// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness___024root.h"

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__112(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__112\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_rsp_ready 
        = ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o) 
                  >> 4U)) | (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o) 
                                   >> 5U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_rsp_ready 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_rsp_ready;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_csr_mux_demux__acc_csr_rsp_ready_o 
        = (((IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_rsp_valid) 
                      >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_rsp_ready))) 
            << 1U) | (1U & ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_rsp_valid) 
                                >> 1U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__snax_csr_rsp_ready))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__113(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__113\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (7U & (((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes
                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__114(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__114\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (7U & (((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes
                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)
                  : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__115(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__115\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d = 0U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d = 1U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__local_prefetch_rsp_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 0U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__refill_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__116(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__116\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_ready) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d = 0U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d = 1U;
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__local_prefetch_rsp_valid) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 0U;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__refill_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d = 1U;
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__117(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__117\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U] 
            >> 4U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            << 2U) | ((2U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                             << 1U)) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            >> 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
                         << 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT____Vcellinp__i_fork__ready_i 
        = (((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__status_cnt_q)) 
            << 2U) | (((3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__status_cnt_q)) 
                       << 1U) | (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__reqrsp_rsp[0U])));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__118(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__118\n"); );
    // Init
    VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0;
    VL_ZERO_W(65, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    VlWide<3>/*64:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0;
    VL_ZERO_W(65, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            << 5U) | ((0x10U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                                << 4U)) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o) 
                                            << 3U) 
                                           | (7U & 
                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[3U] 
            << 0x1dU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
                         >> 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[4U] 
            << 0x1dU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[3U] 
                         >> 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            << 5U) | ((0x10U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                                << 4U)) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o) 
                                            << 3U) 
                                           | (7U & 
                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[4U] 
                                               >> 3U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            >> 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
                         << 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
        = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] = 0U;
    if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
               | (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[0U]));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U]) 
               | (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U]));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            = (7U & ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U]) 
                     | (6U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U])));
    }
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                   << 0x1dU) | (0x1ffffffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U] 
                                               >> 3U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                      >> 3U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                                  << 0x1dU) | (0x1ffffffeU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                                                  >> 3U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            = (7U & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                            >> 3U)) | (6U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                                             >> 3U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
           | ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)) 
              & ((0x85U >= (0xffU & ((IData)(0x43U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                 && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[
                           (7U & (((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select)) 
                                  >> 5U))] >> (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__slave_select))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
        = (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] = 0U;
    if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
               | (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[0U]));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U]) 
               | (0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[1U]));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            = (7U & ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U]) 
                     | (6U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U])));
    }
    if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__fwd))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
               | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                   << 0x1dU) | (0x1ffffffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[2U] 
                                               >> 3U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                      >> 3U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                                  << 0x1dU) | (0x1ffffffeU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[3U] 
                                                  >> 3U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            = (7U & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                            >> 3U)) | (6U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[4U] 
                                             >> 3U))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]) 
           | ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)) 
              & ((0x85U >= (0xffU & ((IData)(0x43U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)))) 
                 && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellinp__i_reqrsp_demux__mst_rsp_i[
                           (7U & (((IData)(0x43U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select)) 
                                  >> 5U))] >> (0x1fU 
                                               & ((IData)(0x43U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__slave_select))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[4U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
                 >> 2U));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))))) {
        VL_ASSIGNSEL_WW(130,65,(0xffU & ((IData)(0x41U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid) 
           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_q[4U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[0U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[1U] 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
            << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[1U] 
                         >> 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0[2U] 
        = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[2U] 
                 >> 2U));
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))))) {
        VL_ASSIGNSEL_WW(130,65,(0xffU & ((IData)(0x41U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__mem_d, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____Vlvbound_hebbe8804__0);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
            >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__req_valid) 
           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n 
            = (((~ ((IData)(3U) << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q), 1U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n)) 
               | (0xffU & (((0x3ffffffeU & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o) 
                                             << 1U) 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                                               >> 2U))) 
                            | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[0U] 
                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
                                        >> 1U)))) << 
                           (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q), 1U)))));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__read_pointer_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__pop_id_fifo)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__push_id_fifo) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n 
            = (((~ ((IData)(3U) << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q), 1U)))) 
                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__mem_n)) 
               | (0xffU & (((0x3ffffffeU & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o) 
                                             << 1U) 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                                               >> 2U))) 
                            | (1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_core__slv_rsp_o[2U] 
                                      >> 3U) & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[0U] 
                                                >> 1U)))) 
                           << (7U & VL_SHIFTL_III(3,32,32, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q), 1U)))));
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__119(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__119\n"); );
    // Body
    if ((0x40000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x3c3fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x3fffffU & (((0xabU >= ((IData)(0x4eU) 
                                           + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))
                                 ? (0xfU & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x4eU) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))
                                              ? 0U : 
                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                              (((IData)(0x51U) 
                                                + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                               >> 5U)] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x4eU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))))) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                               (((IData)(0x4eU) 
                                                 + 
                                                 (0xffU 
                                                  & ((IData)(0x56U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                                >> 5U)] 
                                               >> (0x1fU 
                                                   & ((IData)(0x4eU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))))
                                 : 0U) << 0xeU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x3fcfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x3fffffU & (((0xabU >= ((IData)(0x4cU) 
                                           + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))
                                 ? (3U & (((0U == (0x1fU 
                                                   & ((IData)(0x4cU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))
                                            ? 0U : 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                            (((IData)(0x4dU) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(0x4cU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))))) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                             (((IData)(0x4cU) 
                                               + (0xffU 
                                                  & ((IData)(0x56U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                              >> 5U)] 
                                             >> (0x1fU 
                                                 & ((IData)(0x4cU) 
                                                    + 
                                                    (0xffU 
                                                     & ((IData)(0x56U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))))
                                 : 0U) << 0xcU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x3ff3ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x3fffffU & (((0xabU >= ((IData)(0x4aU) 
                                           + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))
                                 ? (3U & (((0U == (0x1fU 
                                                   & ((IData)(0x4aU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))
                                            ? 0U : 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                            (((IData)(0x4bU) 
                                              + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                             >> 5U)] 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(0x4aU) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))))))) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                             (((IData)(0x4aU) 
                                               + (0xffU 
                                                  & ((IData)(0x56U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx)))) 
                                              >> 5U)] 
                                             >> (0x1fU 
                                                 & ((IData)(0x4aU) 
                                                    + 
                                                    (0xffU 
                                                     & ((IData)(0x56U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx))))))))
                                 : 0U) << 0xaU)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = (0x3c03ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__120(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__120\n"); );
    // Body
    if ((0x200U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U])) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x3ffe1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x3fffffU & (((0xabU >= ((IData)(0x45U) 
                                           + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                                 ? (0xfU & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x45U) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                              ? 0U : 
                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                              (((IData)(0x48U) 
                                                + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                               >> 5U)] 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x45U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                               (((IData)(0x45U) 
                                                 + 
                                                 (0xffU 
                                                  & ((IData)(0x56U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                >> 5U)] 
                                               >> (0x1fU 
                                                   & ((IData)(0x45U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                                 : 0U) << 5U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] 
            = ((0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U]) 
               | ((IData)(((0xabU >= ((IData)(5U) + 
                                      (0xffU & ((IData)(0x56U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                            ? (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                (((IData)(0x44U) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                 >> 5U)])) 
                                << ((0U == (0x1fU & 
                                            ((IData)(5U) 
                                             + (0xffU 
                                                & ((IData)(0x56U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                     ? 0x20U : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(5U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                               | (((0U == (0x1fU & 
                                           ((IData)(5U) 
                                            + (0xffU 
                                               & ((IData)(0x56U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                    ? 0ULL : ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                              (((IData)(0x24U) 
                                                                + 
                                                                (0xffU 
                                                                 & ((IData)(0x56U) 
                                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                               >> 5U)])) 
                                              << ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(5U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                  | ((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                     (((IData)(5U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0x56U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                      >> 5U)])) 
                                     >> (0x1fU & ((IData)(5U) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                            : 0ULL)) << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[1U] 
            = (((IData)(((0xabU >= ((IData)(5U) + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                          ? (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                              (((IData)(0x44U) 
                                                + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                               >> 5U)])) 
                              << ((0U == (0x1fU & ((IData)(5U) 
                                                   + 
                                                   (0xffU 
                                                    & ((IData)(0x56U) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                   ? 0x20U : ((IData)(0x40U) 
                                              - (0x1fU 
                                                 & ((IData)(5U) 
                                                    + 
                                                    (0xffU 
                                                     & ((IData)(0x56U) 
                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                             | (((0U == (0x1fU & ((IData)(5U) 
                                                  + 
                                                  (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                  ? 0ULL : ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                            (((IData)(0x24U) 
                                                              + 
                                                              (0xffU 
                                                               & ((IData)(0x56U) 
                                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(5U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                | ((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                   (((IData)(5U) 
                                                     + 
                                                     (0xffU 
                                                      & ((IData)(0x56U) 
                                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                    >> 5U)])) 
                                   >> (0x1fU & ((IData)(5U) 
                                                + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                          : 0ULL)) >> 0x1bU) | ((IData)(
                                                        (((0xabU 
                                                           >= 
                                                           ((IData)(5U) 
                                                            + 
                                                            (0xffU 
                                                             & ((IData)(0x56U) 
                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                                                           ? 
                                                          (((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                                            (((IData)(0x44U) 
                                                                              + 
                                                                              (0xffU 
                                                                               & ((IData)(0x56U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                                             >> 5U)])) 
                                                            << 
                                                            ((0U 
                                                              == 
                                                              (0x1fU 
                                                               & ((IData)(5U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x56U) 
                                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                                              ? 0x20U
                                                              : 
                                                             ((IData)(0x40U) 
                                                              - 
                                                              (0x1fU 
                                                               & ((IData)(5U) 
                                                                  + 
                                                                  (0xffU 
                                                                   & ((IData)(0x56U) 
                                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                                           | (((0U 
                                                                == 
                                                                (0x1fU 
                                                                 & ((IData)(5U) 
                                                                    + 
                                                                    (0xffU 
                                                                     & ((IData)(0x56U) 
                                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                                                ? 0ULL
                                                                : 
                                                               ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                                                (((IData)(0x24U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0x56U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                                                >> 5U)])) 
                                                                << 
                                                                ((IData)(0x20U) 
                                                                 - 
                                                                 (0x1fU 
                                                                  & ((IData)(5U) 
                                                                     + 
                                                                     (0xffU 
                                                                      & ((IData)(0x56U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                                              | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                                                (((IData)(5U) 
                                                                                + 
                                                                                (0xffU 
                                                                                & ((IData)(0x56U) 
                                                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                                                >> 5U)])) 
                                                                 >> 
                                                                 (0x1fU 
                                                                  & ((IData)(5U) 
                                                                     + 
                                                                     (0xffU 
                                                                      & ((IData)(0x56U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                                                           : 0ULL) 
                                                         >> 0x20U)) 
                                                << 5U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = ((0x3fffe0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]) 
               | (0x3fffffU & ((IData)((((0xabU >= 
                                          ((IData)(5U) 
                                           + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                                          ? (((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                              (((IData)(0x44U) 
                                                                + 
                                                                (0xffU 
                                                                 & ((IData)(0x56U) 
                                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                               >> 5U)])) 
                                              << ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0x56U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                                   ? 0x20U
                                                   : 
                                                  ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0x56U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                             | (((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(5U) 
                                                      + 
                                                      (0xffU 
                                                       & ((IData)(0x56U) 
                                                          * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                                                  ? 0ULL
                                                  : 
                                                 ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                                  (((IData)(0x24U) 
                                                                    + 
                                                                    (0xffU 
                                                                     & ((IData)(0x56U) 
                                                                        * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0x56U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                                                | ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                                                   (((IData)(5U) 
                                                                     + 
                                                                     (0xffU 
                                                                      & ((IData)(0x56U) 
                                                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                                                    >> 5U)])) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(5U) 
                                                       + 
                                                       (0xffU 
                                                        & ((IData)(0x56U) 
                                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                                          : 0ULL) >> 0x20U)) 
                               >> 0x1bU)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] 
            = ((0xffffffe7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U]) 
               | (((0xabU >= ((IData)(3U) + (0xffU 
                                             & ((IData)(0x56U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))
                    ? (3U & (((0U == (0x1fU & ((IData)(3U) 
                                               + (0xffU 
                                                  & ((IData)(0x56U) 
                                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                               ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                       (((IData)(4U) 
                                         + (0xffU & 
                                            ((IData)(0x56U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                        >> 5U)] << 
                                       ((IData)(0x20U) 
                                        - (0x1fU & 
                                           ((IData)(3U) 
                                            + (0xffU 
                                               & ((IData)(0x56U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                (((IData)(3U) + (0xffU 
                                                 & ((IData)(0x56U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                 >> 5U)] >> (0x1fU 
                                             & ((IData)(3U) 
                                                + (0xffU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))))
                    : 0U) << 3U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] 
            = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U]) 
               | (((0xabU >= ((IData)(2U) + (0xffU 
                                             & ((IData)(0x56U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))) 
                   && (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                             (((IData)(2U) + (0xffU 
                                              & ((IData)(0x56U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                              >> 5U)] >> (0x1fU & ((IData)(2U) 
                                                   + 
                                                   (0xffU 
                                                    & ((IData)(0x56U) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))))) 
                  << 2U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] 
            = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U]) 
               | ((0xabU >= (0xffU & ((IData)(0x56U) 
                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))
                   ? (3U & (((0U == (0x1fU & ((IData)(0x56U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))
                              ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                                      (((IData)(1U) 
                                        + (0xffU & 
                                           ((IData)(0x56U) 
                                            * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))) 
                                       >> 5U)] << ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(0x56U) 
                                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)))))) 
                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                               (7U & (((IData)(0x56U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx)) 
                                      >> 5U))] >> (0x1fU 
                                                   & ((IData)(0x56U) 
                                                      * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx))))))
                   : 0U));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
            = (0x3ffe00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    }
}

extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h00a541f1_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h881bc0c4_0;

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__121(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__121\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
    if (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
          >> 0x19U) & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                       >> 0x13U))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((0x100U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (0xffU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (IData)(((0x1200000U == (0x1200000U & 
                                       vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                       & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                          >> 0x11U))))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((0x100U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d) 
                           - (IData)(1U))));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
          >> 8U) & (0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    } else if (((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))) 
                & (0xffU == (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (0x100U | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
        = ((0xbffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
           | (0x40000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[1U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[1U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[2U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[3U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[3U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[3U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[4U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[4U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[4U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[5U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[5U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[5U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[6U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[6U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[6U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[7U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[7U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[7U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[8U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[8U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[8U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[9U] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[9U] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[9U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xaU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xaU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xaU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xbU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xbU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xbU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xcU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xcU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xcU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xdU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xdU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xdU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xeU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xeU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xeU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xfU] 
        = (Vtestharness__ConstPool__CONST_h00a541f1_0[0xfU] 
           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0xfU]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
        = ((0xffe00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
           | (0xfffffU & (Vtestharness__ConstPool__CONST_h00a541f1_0[0x10U] 
                          & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U])));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                    >> 8U) & (~ vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U])))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 2U;
        } else if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT____Vcellout__r_resp_cmd__data_o;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 1U;
        }
    } else if ((1U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[3U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[4U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[5U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[6U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[7U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[8U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[9U] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xaU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xbU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xcU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xdU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xeU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xfU] 
            = Vtestharness__ConstPool__CONST_h881bc0c4_0[0xfU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
            = ((0xfff00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
               | (0xfffffU & Vtestharness__ConstPool__CONST_h881bc0c4_0[0x10U]));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
            = ((0xfff1fU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
               | (0xfffffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                              << 5U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] 
            = ((0xffffffe3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U]) 
               | (0xfffffffcU & (0x10U | ((0U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q)) 
                                          << 2U))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
            = (0x100U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
        if ((1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U])) {
            if ((4U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U])) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d) 
                                - (IData)(1U)));
            }
        }
    } else if ((2U == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                    >> 8U) & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en 
        = ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                   >> 0x10U) & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                                >> 0x14U))) ? (0xffU 
                                               & ((IData)(1U) 
                                                  << 
                                                  (7U 
                                                   & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                                                      >> 0xdU))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en 
        = ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                   >> 8U) & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                             & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U] 
                                >> 2U)))) ? (0xffU 
                                             & ((IData)(1U) 
                                                << 
                                                (7U 
                                                 & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                                                    >> 5U))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
        = (0x7ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
        = ((0xc01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
           | (0x1fe00U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = (0xf01ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
            if ((0x100000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) 
                        & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)))
                        ? 5U : 0U);
            }
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = ((0xe07ffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
                   | (0xff800U & (0x11000U | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                                              << 0xdU))));
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                        >> 0x10U) & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                     >> 0x14U)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 4U;
            }
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = (0x20000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
            if ((IData)((0x1200000U == (0x1200000U 
                                        & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                               >> 0x10U) & (~ (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                               >> 0x14U))))
                        ? 3U : 4U);
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = ((0xdffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
                   | (0x20000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]));
        } else {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = (0x20000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                = ((IData)((0x1200000U == (0x1200000U 
                                           & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))
                    ? ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                               >> 0x10U) & (~ (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                               >> 0x14U))))
                        ? 3U : 4U) : 2U);
        }
    } else {
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
             | (0x80U > (0xffU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = ((0x7ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
                   | (0x80000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]));
        }
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
             | (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
                  >> 0x19U) & (0U == (3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U]))) 
                & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = ((0xdffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]) 
                   | (0x20000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]));
        }
        if (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x14U] 
              >> 0x19U) & (0U != (3U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0x15U])))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                = (0x80000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
            if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 1U;
            } else {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                    = (0x20000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U]);
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((IData)((0x1200000U == (0x1200000U 
                                               & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))
                        ? ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U] 
                                   >> 0x10U) & (~ (
                                                   vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                                   >> 0x14U))))
                            ? 3U : 4U) : 2U);
            }
        }
    }
    if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta = 1U;
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) 
           && VL_REDOR_I((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))));
    if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 1U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 1U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 1U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 1U))));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 2U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 2U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 2U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 2U))));
    if ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 3U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta 
            = ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 3U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta 
            = ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 3U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 3U))));
    if ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 4U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta 
            = ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 4U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta 
            = ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 4U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 4U))));
    if ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 5U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta 
            = ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 5U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta 
            = ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 5U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 5U))));
    if ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 6U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta 
            = ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 6U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta 
            = ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 6U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 6U))));
    if ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en 
            = (1U & VL_REDOR_I((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                         >> 7U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta 
            = ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                     >> 7U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta 
            = ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__push_en) 
                     >> 7U))) && VL_REDOR_I((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__pop_en) 
                                                   >> 7U))));
    if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
            = (1U & ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en)) 
                     || (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en 
            = (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en = 1U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta = 1U;
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta = 0U;
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down 
        = ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) 
           && ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) 
               && (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))));
    if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 1U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 1U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 1U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 1U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 1U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 1U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 1U))));
    if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 2U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 2U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 2U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 2U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 2U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 2U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 2U))));
    if ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 3U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 3U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta 
            = ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 3U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta 
            = ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 3U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta 
            = ((8U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 3U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 3U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 3U))));
    if ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 4U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 4U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta 
            = ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 4U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta 
            = ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 4U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta 
            = ((0x10U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 4U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 4U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 4U))));
    if ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 5U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 5U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta 
            = ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 5U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta 
            = ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 5U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta 
            = ((0x20U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 5U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 5U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 5U))));
    if ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 6U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 6U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta 
            = ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 6U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta 
            = ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 6U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta 
            = ((0x40U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 6U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 6U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 6U))));
    if ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en 
            = (1U & ((1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                            >> 7U)) || (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                                 >> 7U)))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta 
            = ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))
                ? ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                    ? 1U : 2U) : ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                                   ? 0U : 1U));
    } else if ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en 
            = (1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                        >> 7U)));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta 
            = ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 0U : 1U);
    } else {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en 
            = (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                     >> 7U));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta 
            = ((0x80U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en))
                ? 1U : 0U);
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down 
        = ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en) 
                     >> 7U))) && ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en) 
                                            >> 7U))) 
                                  && (1U & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__pop_en) 
                                            >> 7U))));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[3U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[3U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[4U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[4U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[5U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[5U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[6U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[6U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[7U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[7U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[8U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[8U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[9U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[9U];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xaU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xaU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xbU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xbU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xcU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xcU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xdU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xdU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xeU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xeU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0xfU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0xfU];
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0x10U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__0__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__1__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__2__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__3__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__4__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__5__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__6__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q;
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_en) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            - (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta))
                         : ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__i_in_flight_cnt__DOT__counter_q) 
                            + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__gen_counters__BRA__7__KET____DOT__cnt_delta))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
               >> 0x13U)) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
              >> 0x13U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
               >> 0x11U)) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
              >> 0x11U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
            >> 0x10U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
               >> 0x12U)) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
              >> 0x12U));
    vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__mst_resp[0x10U] 
            >> 8U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__122(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__122\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q;
    if (((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[5U] 
          >> 2U) & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 0x15U))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((0x100U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (0xffU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (IData)(((0x2400000U == (0x2400000U & 
                                       vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                       & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                          >> 0x13U))))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = ((0x100U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d)) 
               | (0xffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d) 
                           - (IData)(1U))));
    }
    if ((((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q) 
          >> 8U) & (0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    } else if (((0U == (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))) 
                & (0xffU == (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d))))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d 
            = (0x100U | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_d));
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
        = ((0x2fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
           | (0x100000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[1U];
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
        = ((0x3ffc00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
           | (0x3ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 9U) & (~ vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U])))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 2U;
        } else if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT____Vcellout__r_resp_cmd__data_o;
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 1U;
        }
    } else if ((1U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
            = (0x3ffe00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
            = ((0x3ffe1fU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
               | (0x3fffffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                               << 5U)));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U] 
            = ((0xffffffe3U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U]) 
               | (0xfffffffcU & (0x10U | ((0U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q)) 
                                          << 2U))));
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
            = (0x200U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
        if ((1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U])) {
            if ((4U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U])) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
            } else {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d) 
                                - (IData)(1U)));
            }
        }
    } else if ((2U == (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_q))) {
        if ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U] 
                    >> 9U) & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[0U]))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
        }
    } else {
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_state_d = 0U;
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)) 
                 | (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
        = (0x1fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
        = ((0x3003ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
           | (0x7fc00U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q;
    if ((4U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 0U;
            }
        } else {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = (0x3c03ffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
            if ((0x200000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid) 
                        & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_ready)))
                        ? 5U : 0U);
            }
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = ((0x380fffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
                   | (0x3ff000U & (0x42000U | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q) 
                                               << 0xeU))));
        }
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
            if ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                        >> 0x12U) & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                     >> 0x15U)))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 4U;
            }
        } else {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = (0x80000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
            if ((IData)((0x2400000U == (0x2400000U 
                                        & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                               >> 0x12U) & (~ (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                               >> 0x15U))))
                        ? 3U : 4U);
            }
        }
    } else if ((1U & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_q))) {
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = ((0x37ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
                   | (0x80000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        } else {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = (0x80000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                = ((IData)((0x2400000U == (0x2400000U 
                                           & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))
                    ? ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                               >> 0x12U) & (~ (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                               >> 0x15U))))
                        ? 3U : 4U) : 2U);
        }
    } else {
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream) 
             | (0x80U > (0xffU & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_cnt_q))))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = ((0x1fffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
                   | (0x200000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        }
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) 
             | ((IData)((4U == (0x604U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U]))) 
                & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__complete_w_without_aw_downstream))))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = ((0x37ffffU & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]) 
                   | (0x80000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[2U]));
        }
        if (((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
              >> 2U) & (0U != (3U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                                     >> 9U))))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                = (0x200000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
            if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__aw_without_complete_w_downstream) {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d = 1U;
            } else {
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                    = (0x80000U | vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U]);
                vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__w_state_d 
                    = ((IData)((0x2400000U == (0x2400000U 
                                               & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U])))
                        ? ((1U & ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U] 
                                   >> 0x12U) & (~ (
                                                   vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_req[2U] 
                                                   >> 0x15U))))
                            ? 3U : 4U) : 2U);
            }
        }
    }
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[0U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[0U];
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[1U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[1U];
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
        = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__full_resp[2U];
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
               >> 0x15U)) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_aw__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
              >> 0x15U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
               >> 0x13U)) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_w__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
              >> 0x13U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_b__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
            >> 0x12U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_b__ready_o));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
               >> 0x14U)) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_ar__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & (vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
              >> 0x14U));
    vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT__i_reg_r__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill 
        = ((vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__mst_resp[2U] 
            >> 9U) & (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_cut__DOT__i_axi_cut__DOT____Vcellout__i_reg_r__ready_o));
}

extern const VlWide<21>/*671:0*/ Vtestharness__ConstPool__CONST_h1b90c464_0;
extern const VlWide<10>/*319:0*/ Vtestharness__ConstPool__CONST_h7c08bc10_0;
extern const VlWide<16>/*511:0*/ Vtestharness__ConstPool__CONST_h93e1b771_0;
extern const VlWide<39>/*1247:0*/ Vtestharness__ConstPool__CONST_h9c373c7e_0;
extern const VlWide<8>/*255:0*/ Vtestharness__ConstPool__CONST_h7f3586b3_0;
extern const VlWide<29>/*927:0*/ Vtestharness__ConstPool__CONST_h9fecadc7_0;
extern const VlWide<9>/*287:0*/ Vtestharness__ConstPool__CONST_h478702bb_0;
extern const VlWide<17>/*543:0*/ Vtestharness__ConstPool__CONST_h61b15e54_0;
extern const VlWide<15>/*479:0*/ Vtestharness__ConstPool__CONST_hbd99daea_0;
extern const VlWide<9>/*287:0*/ Vtestharness__ConstPool__CONST_h7f58725f_0;
extern const VlWide<24>/*767:0*/ Vtestharness__ConstPool__CONST_hda9269f3_0;
extern const VlWide<12>/*383:0*/ Vtestharness__ConstPool__CONST_hd6e4ab47_0;
extern const VlWide<23>/*735:0*/ Vtestharness__ConstPool__CONST_h5d4ffe2d_0;

VL_INLINE_OPT void Vtestharness___024root___nba_sequent__TOP__0(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___nba_sequent__TOP__0\n"); );
    // Body
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 0U;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v1 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v7 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v4 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8 = 0U;
    vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v10 = 0U;
    if (VL_UNLIKELY((((((IData)(vlSelf->rst_ni) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_dump)) 
                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o)) 
                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                         >> 1U)) & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall))))) {
        VL_WRITEF_NX("[DUMP] %t Core   0: 0x%3x = 0x%08x, %10#, %f\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,12,
                     (0xfffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                 << 0xaU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                             >> 0x16U))),
                     32,vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result,
                     32,vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result,
                     64,VL_CVT_D_Q((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))));
    }
    if (VL_UNLIKELY((((((IData)(vlSelf->rst_ni) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_dump)) 
                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_snitch__inst_valid_o)) 
                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                         >> 4U)) & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall))))) {
        VL_WRITEF_NX("[DUMP] %t Core   1: 0x%3x = 0x%08x, %10#, %f\n",0,
                     64,VL_TIME_UNITED_Q(1),-12,12,
                     (0xfffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                 << 7U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 0x19U))),
                     32,vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result,
                     32,vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result,
                     64,VL_CVT_D_Q((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))));
    }
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1;
    vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0;
    if ((1U & (~ (IData)(vlSelf->rst_ni)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk4__DOT__i = 1U;
    }
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__b_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__write_served_q 
        = ((IData)(vlSelf->rst_ni) && (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_valid) 
                                        & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready))) 
                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__write_served_q) 
                                          | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__write_ready))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_no_wide_acc_connect__DOT__i_dma_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__valid_q 
        = vlSelf->rst_ni;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__err_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__err_d));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_b_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_r_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read_resp__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_mux_core__DOT__gen_multi_port__DOT__i_resp_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__write_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_stall_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_double_hit_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_prefetch_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_hit_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_icache_miss_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_busy_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_b_done_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_bw_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_done_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_bw_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_done_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_bw_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_done_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_bw_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_done_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_buf_r_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_buf_w_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_w_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_r_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_ar_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_dma_aw_stall_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_acc_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_i_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_load_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_retired_instr_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_core_to_fpu_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_fpu_seq_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_issue_fpu_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_tcdm_congested_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_tcdm_accessed_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_double_hit_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_prefetch_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_hit_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_icache_miss_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_busy_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_b_done_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_bw_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_done_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_bw_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_done_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_bw_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_done_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_bw_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_done_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_buf_r_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_buf_w_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_w_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_r_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_ar_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_dma_aw_stall_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_acc_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_i_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_load_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_retired_instr_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_core_to_fpu_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_fpu_seq_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_issue_fpu_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_tcdm_congested_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_tcdm_accessed_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_double_hit_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_prefetch_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_hit_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_icache_miss_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_busy_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_b_done_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_bw_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_done_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_bw_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_done_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_bw_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_done_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_bw_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_done_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_buf_r_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_buf_w_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_w_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_r_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_ar_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_dma_aw_stall_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_acc_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_i_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    if (vlSelf->rst_ni) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__unnamedblk6__DOT__j = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk5__DOT__i = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__i = 1U;
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable))) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 0x20U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 5U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 8U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x10U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 0x10U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x18U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 0x18U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x20U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 0x20U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U]);
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 = 8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 = 0x10U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 = 0x18U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 = 0x20U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 = 0x28U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 = 0x30U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 = 0x38U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 = 0x40U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 = 0x48U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 = 0x50U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 = 0x58U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 = 0x60U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 = 0x68U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 = 0x70U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 = 0x78U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 = 0x80U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 = 0x88U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 = 0x90U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 = 0x98U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 = 0xa0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 = 0xa8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 = 0xb0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 = 0xb8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 = 0xc0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 = 0xc8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 = 0xd0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 = 0xd8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 = 0xe0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 = 0xe8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 = 0xf0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 = 0xf8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__0__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
            }
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            }
        }
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_enable))) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 0x20U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__genblk2__DOT__unnamedblk7__DOT__unnamedblk8__DOT__j = 5U;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 = 0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 8U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 = 8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x10U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 = 0x10U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x18U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 = 0x18U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0 
                    = (0xffU & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wtag 
                                        >> 0x20U)));
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h50c0a273__0;
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 = 0x20U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U]);
                vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 1U;
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 = 0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 = 8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v1 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 = 0x10U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v2 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[0U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 = 0x18U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v3 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 = 0x20U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v4 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 = 0x28U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v5 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 = 0x30U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v6 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[1U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 = 0x38U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v7 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 = 0x40U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v8 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 = 0x48U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v9 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 = 0x50U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v10 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[2U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 = 0x58U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v11 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 = 0x60U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v12 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 = 0x68U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v13 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 = 0x70U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v14 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[3U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 = 0x78U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v15 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 = 0x80U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v16 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 = 0x88U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v17 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 = 0x90U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v18 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[4U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 = 0x98U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v19 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 = 0xa0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v20 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 = 0xa8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v21 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 = 0xb0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v22 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[5U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 = 0xb8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v23 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 = 0xc0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v24 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 = 0xc8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v25 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 = 0xd0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v26 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[6U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 = 0xd8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v27 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 
                    = (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U]);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 = 0xe0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v28 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                                >> 8U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 = 0xe8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v29 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 
                    = (0xffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                                >> 0x10U));
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 = 0xf0U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v30 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 
                    = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_wdata[7U] 
                       >> 0x18U);
                vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 = 0xf8U;
                vlSelf->__Vdlyvdim0__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_data__DOT__g_cache_data_sets__BRA__1__KET____DOT__i_data__DOT__i_tc_sram__DOT__sram__v31 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
            }
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_write)))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__ram_addr;
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q 
                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT____Vlvbound_h4fd9fd73__0;
            }
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
             & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
             & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_demux_snitch_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__evict_enable) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_evict_lfsr__DOT__g_toggle__DOT__q 
                = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_evict_lfsr__DOT__g_toggle__DOT__q)));
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT__config_valid 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate)) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT___csr_manager_io_csr_config_out_valid));
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__performance_counter 
                = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__performance_counter);
            vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate) 
                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0) 
                      | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1)));
        } else {
            if (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate)) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamerBusy2Idle_REG))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__performance_counter = 0U;
            }
            vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT__config_valid;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT___GEN 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT__config_valid) 
               & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate)));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT___GEN) 
               | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_movement_done)) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0)));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__unnamedblk1__DOT___GEN) 
               | ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__data_movement_done)) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1)));
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_req[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q 
            = (1ULL + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q 
            = (1ULL + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q);
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q 
                = (1ULL + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q);
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q 
                = (1ULL + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q);
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__ptw_req[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_debug__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_debug__DOT__reg_q) 
                     << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_debug__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_debug__DOT__reg_q) 
                     << 1U));
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_valid) 
             & (3U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__status_cnt_q)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id 
                = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q) 
                     << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q) 
                     << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q) 
                     << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q 
            = (2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q) 
                     << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q 
            = ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q) 
                      << 1U)) | (1U & ((IData)(vlSelf->testharness__DOT__msip) 
                                       >> 1U)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q 
            = ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q) 
                      << 1U)) | (1U & (IData)(vlSelf->testharness__DOT__msip)));
        if ((1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set) 
                   | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr)))) {
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0 
                = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set) 
                         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr))));
            vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0 = 1U;
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v0 = 0x34U;
        }
        if ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set) 
                   | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr)))) {
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6 
                = (IData)((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set) 
                            >> 1U) & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_clr) 
                                         >> 1U))));
            vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6 = 1U;
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v6 = 0x34U;
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_reqrsp_mux_ptw__slv_rsp_o[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__oned_trans_complete) 
             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__mem_q) 
                >> (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__read_pointer_q)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id 
                = ((IData)(1U) + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id);
        }
        if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set))) {
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q;
            vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2 = 1U;
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v2 = 4U;
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v3 
                = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_init)
                            ? ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q))
                            : (((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q)) 
                               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                         [0U]))));
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v3 = 0U;
        }
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_set))) {
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__addr_q;
            vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8 = 1U;
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v8 = 4U;
            vlSelf->__Vdlyvval__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v9 
                = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__push_init)
                            ? ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q))
                            : (((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__id_q)) 
                               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q
                                         [1U]))));
            vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v9 = 0U;
        }
        if ((0x80U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q 
                = (0xffU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q)));
        } else if ((1U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__hive_req[0x19U] 
                           >> 0x17U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__hive_req[0xcU] 
                                        >> 0x1bU)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q = 0U;
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_qvalid) 
             & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_qvalid) 
             & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0)) 
             & ((5U >= (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                              >> 0x15U))) && (1U & 
                                              (((0x20U 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_ready) 
                                                    << 5U)) 
                                                | (2U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[4U] 
                                                      >> 0x1eU))) 
                                               >> (7U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                      >> 0x15U))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT____VdfgRegularize_hd13989f2_0_0)) 
             & ((5U >= (7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                              >> 0x15U))) && (1U & 
                                              (((0x20U 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__snax_csr_req_ready) 
                                                    << 4U)) 
                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__dma_qready) 
                                                    << 2U) 
                                                   | (2U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                         >> 1U)))) 
                                               >> (7U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__acc_snitch_demux_q[6U] 
                                                      >> 0x15U))))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U] 
              >> 1U) & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT____VdfgRegularize_h28f62d58_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__snitch_dreq_d[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT____VdfgRegularize_h52e8e637_0_0)) 
             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__merged_drsp[0U])) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q 
                = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q)));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_deq) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__deq_ptr_value 
                = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__deq_ptr_value)));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_enq) {
            vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value 
                = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value)));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_enq) {
            vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value 
                = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value)));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_deq) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value 
                = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value)));
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_ptr_agu_i_ready_0) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_0_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 1U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_1_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 2U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_2_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 3U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_3_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 4U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_4_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 5U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_5_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 6U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_6_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 7U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_7_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8 
            = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_0 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 8U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_0_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_0))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_1 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 9U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_1_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_1))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_2 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xaU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_2_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_2))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_3 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xbU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_3_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_3))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_4 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xcU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_4_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_4))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_5 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xdU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_5_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_5))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_6 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xeU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_6_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_6))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_7 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__unnamedblk1__DOT___GEN_8)) 
               & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                    >> 0xfU) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_7_valid_0)) 
                  | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid) 
                     & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_7))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9 
            = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full)) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                        | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 2U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 3U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 4U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 5U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 6U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6))));
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7 
            = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__unnamedblk1__DOT___GEN_9)) 
                     & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 7U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xeU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xfU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x10U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x11U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x11U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x12U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x12U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x13U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x13U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x14U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x14U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_d[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_perf_counters__DOT__dma_events;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__tcdm_events_q 
            = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_req__popcount_o) 
                << 2U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__i_popcount_con__popcount_o));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q 
            = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o) 
                << 5U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o));
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[2U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[2U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[6U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xeU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xfU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0xfU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x10U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x10U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x11U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x11U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x12U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x12U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x13U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x13U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x14U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x14U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x15U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x15U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x16U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x16U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x17U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x17U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x18U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x18U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x19U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x19U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1aU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1aU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1bU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1bU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1cU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1cU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1dU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1dU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1eU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1eU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1fU] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x1fU];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x20U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x20U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x21U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x21U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x22U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x22U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x23U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x23U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x24U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x24U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x25U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x25U];
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x26U] 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0x26U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_n[7U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xeU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xfU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0xfU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x10U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x10U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x11U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x11U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x12U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x12U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x13U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x13U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x14U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x14U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x15U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x15U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x16U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x16U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x17U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x17U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x18U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x18U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x19U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x19U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1aU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x1aU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1bU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x1bU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1cU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_n[0x1cU];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_n[6U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_n[6U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
        }
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_d;
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid 
                = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
        }
        if (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_ready) {
            vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid 
                = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_push_valid;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xeU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xfU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0xfU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0x10U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0x10U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xeU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0xfU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_n[0x10U];
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[8U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[9U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[9U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xaU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xaU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xbU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xbU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xcU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xcU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xdU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xdU];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xeU] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_n[0xeU];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[2U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[3U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[4U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[5U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[6U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[7U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[7U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[8U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_n[8U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xcU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xdU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xeU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xfU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[2U];
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_n[2U];
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill) 
             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill) 
             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[1U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[2U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[3U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[4U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[5U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[6U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[7U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[8U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[9U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xaU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xbU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xcU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xdU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xeU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xfU] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x10U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x11U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x12U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x13U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x14U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x14U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x15U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x15U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x16U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x16U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x17U] 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_d[0x17U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U] 
            = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U]) 
               | (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[0U]));
        if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[0U])) {
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[4U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[4U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[4U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[5U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[5U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[5U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[6U] 
                    = (0xffffffU & ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[6U]) 
                                    | (0xff0000U & 
                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[6U])));
            }
            if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_ready) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[0U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[1U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[1U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[1U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[2U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[2U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[2U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U] 
                    = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U]) 
                       | ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U]) 
                          | (0xff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U])));
            }
        } else {
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req_ready) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[4U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[4U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[4U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[5U] 
                    = ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[5U]) 
                       | (0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[5U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[6U] 
                    = (0xffffffU & ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[6U]) 
                                    | (0xff0000U & 
                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[6U])));
            }
            if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__write_req_ready) 
                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__read_req_ready))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[0U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[1U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[1U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[1U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[2U] 
                    = ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[2U]) 
                       | (0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[2U]));
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U] 
                    = ((0xffff0000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U]) 
                       | ((0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U]) 
                          | (0xff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_d[3U])));
            }
        }
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[0U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[1U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[2U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[2U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[0U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[1U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[2U] 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_d[2U];
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill) 
             | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
        }
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill) 
             | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_fill;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid) 
             & (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b;
        }
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid) 
             & (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_n;
        }
        if (vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid;
        }
        if (vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_ready) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_b_valid;
        }
        if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill) 
             | (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain))) {
            vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q 
                = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
        }
        if (((IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill) 
             | (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain))) {
            vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q 
                = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU] 
            = vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xbU];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q 
            = vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_n;
        if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready)) 
             | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__lookup_ready))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__valid_q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid) 
                   & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready));
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_d;
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_load) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_d;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_d;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[1U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[2U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[3U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[4U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[5U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[6U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[7U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[8U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[9U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xaU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xbU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xcU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xcU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xdU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xdU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xeU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xeU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xfU] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x10U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x10U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x11U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x11U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x12U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x12U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x13U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x13U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x14U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x14U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x15U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x15U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x16U] 
            = vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_d[0x16U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_n;
        }
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_n;
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_d;
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__write_csr) 
             & (0x200000000ULL == (0x300000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_2 
                = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data 
                           >> 0x20U));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__write_csr) 
             & (0x100000000ULL == (0x300000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_1 
                = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data 
                           >> 0x20U));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__write_csr) 
             & (0ULL == (0x300000000ULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_0 
                = (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data 
                           >> 0x20U));
        }
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__write_csr) 
             & (7U == (7U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_addr))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_7 
                = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc_csr_req_data);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_d;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[0U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[1U];
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_n[2U];
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_icache_prefetch_enable__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_d;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_q 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_n;
        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__gate_clock)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_q 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_n;
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_15__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_14__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_13__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_12__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_11__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_10__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_9__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_8__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_7__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_6__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_6__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_5__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_5__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_4__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_3__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_3__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_2__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_2__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_1__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_0__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_hart_select_0__DOT__wr_en)
                    ? (0x3ffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                                 >> 8U)) : 0U);
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_double_hit_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_prefetch_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_hit_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_miss_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_busy_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_b_done_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_bw_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_done_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_bw_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_done_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_bw_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_done_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_bw_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_done_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_r_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_w_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_stall_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_acc_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_i_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_load_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_instr_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_core_to_fpu_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_seq_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_congested_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_accessed_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_cycle_15__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_15_cycle_15__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_double_hit_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_prefetch_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_hit_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_miss_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_busy_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_b_done_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_bw_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_done_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_bw_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_done_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_bw_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_done_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_bw_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_done_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_r_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_w_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_stall_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_acc_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_i_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_load_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_instr_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_core_to_fpu_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_seq_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_congested_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_accessed_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_cycle_14__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_14_cycle_14__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_double_hit_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_prefetch_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_hit_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_miss_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_busy_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_b_done_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_bw_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_done_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_bw_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_done_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_bw_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_done_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_bw_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_done_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_r_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_w_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_stall_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_acc_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_i_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_load_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_instr_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_core_to_fpu_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_seq_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_congested_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_accessed_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_cycle_13__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_double_hit_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_prefetch_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_hit_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_miss_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_busy_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_b_done_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_bw_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_done_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_bw_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_done_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_bw_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_done_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_bw_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_done_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_r_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_w_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_stall_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_acc_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_i_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_load_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_instr_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_core_to_fpu_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_seq_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_congested_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_accessed_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_cycle_12__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_double_hit_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_prefetch_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_hit_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_miss_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_busy_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_b_done_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_bw_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_done_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_bw_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_done_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_bw_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_done_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_bw_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_done_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_r_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_w_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_stall_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_acc_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_i_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_load_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_instr_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_core_to_fpu_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_seq_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_congested_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_accessed_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_cycle_11__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_double_hit_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_prefetch_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_hit_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_miss_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_busy_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_b_done_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_bw_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_done_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_bw_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_done_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_bw_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_done_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_bw_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_done_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_r_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_w_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_stall_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_acc_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_i_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_load_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_instr_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_core_to_fpu_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_seq_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_congested_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_accessed_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_cycle_10__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_double_hit_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_prefetch_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_hit_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_miss_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_busy_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_b_done_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_bw_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_done_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_bw_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_done_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_bw_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_done_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_bw_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_done_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_r_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_w_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x16U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x15U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x14U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x13U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_stall_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x12U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_acc_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x11U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_i_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x10U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_load_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xfU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_instr_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xeU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_core_to_fpu_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xdU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_seq_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xcU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xbU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_congested_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0xaU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_accessed_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 9U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_cycle_9__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 8U));
        }
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_stall_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 6U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_double_hit_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 5U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_prefetch_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 4U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_hit_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 3U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_miss_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 2U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_busy_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U] 
                      >> 1U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_b_done_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[1U]);
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_bw_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1fU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_done_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1eU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_bw_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1dU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_done_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1cU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_bw_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1bU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_done_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x1aU));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_bw_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x19U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_done_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x18U));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_r_stall_8__q 
                = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en) 
                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__write_fifo_out[0U] 
                      >> 0x17U));
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__i_evict_lfsr__DOT__g_toggle__DOT__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__performance_counter = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_0 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__datamover_states_1 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__cstate = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_debug__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_debug__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__next_id = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_mtip__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_meip__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_mtip__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_meip__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_sync_msip__DOT__reg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_sync_msip__DOT__reg_q = 0U;
        vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v1 = 1U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v1 = 0x34U;
        vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v7 = 1U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v7 = 0x34U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__completed_id = 0U;
        vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v4 = 1U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v4 = 4U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v5 = 0U;
        vlSelf->__Vdlyvset__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v10 = 1U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v10 = 4U;
        vlSelf->__Vdlyvlsb__testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__pending_q__v11 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__init_count_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_req__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_p__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_iso__DOT__i_isochronous_spill_register_q__DOT__gen_isochronous_spill_register__DOT__rd_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__deq_ptr_value = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__enq_ptr_value = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__enq_ptr_value = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_0 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_1 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_2 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_3 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_4 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_5 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_6 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_7 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6 = 0U;
        vlSelf->__Vdly__testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__fcsr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_ar_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite_id_reflect__DOT__i_aw_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_demux__DOT__i_id_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_sel_buf__DOT__fifo_i__DOT__write_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x11U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x12U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x13U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x14U] 
            = Vtestharness__ConstPool__CONST_h1b90c464_0[0x14U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[0U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[1U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[2U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[3U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[4U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[5U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[6U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[7U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[8U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__twod_req_q[9U] 
            = Vtestharness__ConstPool__CONST_h7c08bc10_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_fifo_v3_last_twod_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__genblk1__BRA__0__KET____DOT__i_fifo_v3_response_trgt_store__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__dst_address_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__src_address_q = 0ULL;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__i_w_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__gen_ptw__DOT__i_snitch_ptw__DOT__state_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_resp_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_user_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[1U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[2U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[3U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[4U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[5U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[6U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[7U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[8U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[9U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__result_q = 0ULL;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_user_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__dma_events_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__tcdm_events_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__1__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__i_snitch_icache_tag__DOT__g_cache_tag_sets__BRA__0__KET____DOT__i_tag__DOT__i_tc_sram__DOT__r_addr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__icache_events_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_axi_to_reqrsp__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__num_bursts_q = 0ULL;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0xfU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x10U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x11U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x11U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x12U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x12U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x13U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x13U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x14U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x14U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x15U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x15U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x16U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x16U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x17U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x17U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x18U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x18U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x19U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x19U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1aU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1aU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1bU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1bU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1cU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1cU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1dU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1dU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1eU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1eU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x1fU] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x1fU];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x20U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x20U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x21U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x21U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x22U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x22U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x23U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x23U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x24U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x24U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x25U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x25U];
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0x26U] 
            = Vtestharness__ConstPool__CONST_h9c373c7e_0[0x26U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[0U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[1U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[2U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[3U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[4U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[5U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[6U];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h7f3586b3_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x11U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x12U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x13U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x14U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x14U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x15U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x15U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x16U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x16U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x17U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x17U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x18U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x18U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x19U] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x19U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1aU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x1aU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1bU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x1bU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_twod_ext__DOT__i_twod_req_fifo_v3__DOT__mem_q[0x1cU] 
            = Vtestharness__ConstPool__CONST_h9fecadc7_0[0x1cU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__read_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h478702bb_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[4U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[5U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__mem_q[6U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[4U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[5U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__mem_q[6U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_beats_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_mem_dma__DOT__i_split_read_write__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__id_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd_pop_valid = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__write_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__mem_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h61b15e54_0[0x10U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[1U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[2U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[3U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[4U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[5U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[6U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[7U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[8U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[9U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_data_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[9U] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xaU] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xbU] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xcU] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xdU] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__mem_q[0xeU] 
            = Vtestharness__ConstPool__CONST_hbd99daea_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[0U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[1U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[2U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[3U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[4U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[5U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[6U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[7U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__mem_q[8U] 
            = Vtestharness__ConstPool__CONST_h7f58725f_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[1U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[2U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[3U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[4U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[5U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[6U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[7U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[8U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[9U] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xbU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xcU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xdU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xeU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h93e1b771_0[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_data_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_burst_request_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_ar_emitter__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_last_transaction_queue__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__region_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__qos_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__cache_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__prot_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_mem__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_aw_emitter__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__aw_user_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__g_data_slice__DOT__i_fifo_addr_offset__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[1U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[1U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[2U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[2U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[3U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[3U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[4U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[4U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[5U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[5U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[6U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[6U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[7U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[7U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[8U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[8U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[9U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[9U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xaU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xaU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xbU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xbU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xcU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xcU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xdU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xdU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xeU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xeU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0xfU] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0xfU];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x10U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x10U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x11U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x11U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x12U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x12U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x13U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x13U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x14U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x14U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x15U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x15U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x16U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x16U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__perf_counter_q[0x17U] 
            = Vtestharness__ConstPool__CONST_hda9269f3_0[0x17U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_inj_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__arb_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_refill__DOT__i_fifo_id_queue__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q = 0ULL;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__strb_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_cnt_req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[3U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[4U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[5U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_burst_reshaper__DOT__burst_q[6U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[2U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[0U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[1U] = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[2U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[1U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__ax_q[2U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[0U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[1U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__ax_q[2U] = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_full_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT____Vcellout__slv_b_reg__data_o = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_b_valid = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__slv_r_reg__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[0U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[1U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[2U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[3U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[4U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[5U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[6U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[7U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[8U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[9U];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[0xaU];
        vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU] 
            = Vtestharness__ConstPool__CONST_hd6e4ab47_0[0xbU];
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__rsp_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_lookup__DOT__valid_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__mem_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_counter__DOT__i_counter__DOT__counter_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__r_busy_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_r_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_num_beats_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__read_cnt_q = 0U;
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[1U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[1U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[2U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[2U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[3U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[3U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[4U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[4U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[5U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[5U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[6U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[6U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[7U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[7U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[8U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[8U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[9U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[9U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xaU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xaU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xbU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xbU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xcU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xcU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xdU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xdU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xeU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xeU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0xfU] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0xfU];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x10U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x10U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x11U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x11U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x12U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x12U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x13U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x13U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x14U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x14U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x15U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x15U];
        vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_art__DOT__tbl_q[0x16U] 
            = Vtestharness__ConstPool__CONST_h5d4ffe2d_0[0x16U];
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_w_emitter__DOT__mem_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__mem_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__write_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_2 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_1 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_csrman_wrapper__DOT__i_snax_dream_csrman_CsrManager__DOT__csr_0 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__csr_manager__DOT__csr_7 = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__63__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__62__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__61__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__60__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__59__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__58__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__57__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__56__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__55__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__54__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__53__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__52__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__51__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__50__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__49__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__48__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__47__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__46__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__45__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__44__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__43__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__42__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__41__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__40__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__39__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__38__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__37__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__36__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__35__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__34__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__33__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__32__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__31__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__30__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__29__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__28__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__27__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__26__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__25__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__24__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__23__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__22__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__21__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__20__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__19__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__18__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__17__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__16__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__15__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__14__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__13__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__12__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__11__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__10__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__9__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__8__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__7__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__6__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__5__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__4__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__3__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__2__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__1__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__gen_fifo_buffer__BRA__0__KET____DOT__i_fifo_buffer__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__mem_q[2U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q = 1U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__read_pointer_q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_fifo_r_emitter__DOT__mem_q = 0ULL;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_7__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_6__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_5__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_4__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_3__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_2__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_1__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_hart_select_0__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_double_hit_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_prefetch_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_hit_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_icache_miss_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_busy_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_b_done_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_bw_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_done_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_bw_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_done_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_bw_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_done_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_bw_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_done_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_r_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_buf_w_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_w_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_r_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_ar_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_dma_aw_stall_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_acc_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_i_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_load_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_retired_instr_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_core_to_fpu_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_seq_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_issue_fpu_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_congested_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_tcdm_accessed_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_15_cycle_15__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_double_hit_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_prefetch_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_hit_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_icache_miss_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_busy_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_b_done_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_bw_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_done_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_bw_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_done_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_bw_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_done_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_bw_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_done_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_r_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_buf_w_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_w_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_r_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_ar_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_dma_aw_stall_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_acc_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_i_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_load_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_retired_instr_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_core_to_fpu_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_seq_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_issue_fpu_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_congested_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_tcdm_accessed_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_14_cycle_14__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_double_hit_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_prefetch_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_hit_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_icache_miss_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_busy_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_b_done_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_bw_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_done_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_bw_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_done_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_bw_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_done_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_bw_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_done_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_r_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_buf_w_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_w_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_r_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_ar_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_dma_aw_stall_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_acc_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_i_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_load_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_retired_instr_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_core_to_fpu_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_seq_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_issue_fpu_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_congested_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_tcdm_accessed_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_13_cycle_13__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_double_hit_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_prefetch_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_hit_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_icache_miss_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_busy_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_b_done_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_bw_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_done_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_bw_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_done_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_bw_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_done_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_bw_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_done_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_r_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_buf_w_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_w_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_r_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_ar_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_dma_aw_stall_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_acc_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_i_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_load_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_retired_instr_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_core_to_fpu_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_seq_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_issue_fpu_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_congested_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_tcdm_accessed_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_12_cycle_12__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_double_hit_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_prefetch_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_hit_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_icache_miss_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_busy_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_b_done_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_bw_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_done_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_bw_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_done_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_bw_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_done_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_bw_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_done_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_r_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_buf_w_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_w_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_r_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_ar_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_dma_aw_stall_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_acc_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_i_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_load_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_retired_instr_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_core_to_fpu_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_seq_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_issue_fpu_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_congested_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_tcdm_accessed_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_11_cycle_11__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_double_hit_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_prefetch_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_hit_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_icache_miss_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_busy_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_b_done_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_bw_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_done_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_bw_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_done_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_bw_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_done_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_bw_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_done_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_r_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_buf_w_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_w_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_r_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_ar_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_dma_aw_stall_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_acc_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_i_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_load_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_retired_instr_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_core_to_fpu_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_seq_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_issue_fpu_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_congested_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_tcdm_accessed_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_10_cycle_10__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_double_hit_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_prefetch_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_hit_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_icache_miss_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_busy_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_b_done_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_bw_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_done_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_bw_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_done_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_bw_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_done_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_bw_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_done_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_r_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_buf_w_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_w_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_r_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_ar_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_dma_aw_stall_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_acc_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_i_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_load_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_retired_instr_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_core_to_fpu_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_seq_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_issue_fpu_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_congested_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_tcdm_accessed_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_9_cycle_9__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_stall_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_double_hit_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_prefetch_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_hit_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_icache_miss_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_busy_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_b_done_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_bw_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_w_done_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_bw_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_r_done_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_bw_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_ar_done_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_bw_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_aw_done_8__q = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_perf_counter_enable_8_dma_buf_r_stall_8__q = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_load_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_retired_instr_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_core_to_fpu_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_fpu_seq_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_issue_fpu_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_tcdm_congested_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_tcdm_accessed_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_13_cycle_13__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_double_hit_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_prefetch_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_hit_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_icache_miss_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_busy_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_b_done_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_bw_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_done_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_bw_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_done_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_bw_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_done_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_bw_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_done_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_buf_r_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_buf_w_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_w_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_r_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_ar_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_dma_aw_stall_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_acc_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_i_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_load_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_retired_instr_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_core_to_fpu_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_fpu_seq_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_issue_fpu_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_tcdm_congested_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_tcdm_accessed_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_12_cycle_12__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_double_hit_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_prefetch_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_hit_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_icache_miss_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_busy_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_b_done_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_bw_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_done_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_bw_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_done_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_bw_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_done_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_bw_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_done_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_buf_r_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_buf_w_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_w_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_r_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_ar_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_dma_aw_stall_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_acc_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_i_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_load_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_retired_instr_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_core_to_fpu_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_fpu_seq_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_issue_fpu_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_tcdm_congested_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_tcdm_accessed_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_11_cycle_11__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_double_hit_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_prefetch_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_hit_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_icache_miss_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_busy_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_b_done_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_bw_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_done_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_bw_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_done_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_bw_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_done_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_bw_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_done_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_buf_r_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_buf_w_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_w_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_r_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_ar_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_dma_aw_stall_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_acc_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_i_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_load_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_retired_instr_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_core_to_fpu_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_fpu_seq_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_issue_fpu_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_tcdm_congested_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_tcdm_accessed_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_10_cycle_10__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_double_hit_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_prefetch_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_hit_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_icache_miss_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_busy_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_b_done_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_bw_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_done_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_bw_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_done_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_bw_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_done_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_bw_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_done_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_buf_r_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_buf_w_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_w_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_r_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_ar_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_dma_aw_stall_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_acc_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_i_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_load_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_retired_instr_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_core_to_fpu_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_fpu_seq_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_issue_fpu_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_tcdm_congested_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_tcdm_accessed_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_9_cycle_9__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_double_hit_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_prefetch_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_hit_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_icache_miss_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_busy_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_b_done_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_bw_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_done_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_bw_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_done_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_bw_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_done_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_bw_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_done_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_buf_r_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_buf_w_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_w_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_r_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_ar_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_dma_aw_stall_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_acc_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_i_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_load_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_retired_instr_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_core_to_fpu_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_fpu_seq_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_issue_fpu_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_tcdm_congested_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_tcdm_accessed_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_8_cycle_8__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_double_hit_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_prefetch_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_hit_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_icache_miss_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_busy_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_b_done_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_bw_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_done_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_bw_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_done_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_bw_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_done_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_bw_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_done_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_buf_r_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_buf_w_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_w_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_r_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_ar_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_dma_aw_stall_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_acc_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_i_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_load_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_retired_instr_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_core_to_fpu_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_fpu_seq_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_issue_fpu_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_tcdm_congested_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_tcdm_accessed_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_7_cycle_7__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_double_hit_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_prefetch_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_hit_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_icache_miss_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_busy_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_b_done_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_bw_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_done_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_bw_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_done_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_bw_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_done_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_bw_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_done_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_buf_r_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_buf_w_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_w_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_r_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_ar_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_dma_aw_stall_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_acc_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_i_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_load_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_retired_instr_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_core_to_fpu_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_fpu_seq_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_issue_fpu_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_tcdm_congested_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_tcdm_accessed_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_6_cycle_6__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_double_hit_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_prefetch_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_hit_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_icache_miss_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_busy_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_b_done_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_bw_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_done_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_bw_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_done_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_bw_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_done_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_bw_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_done_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_buf_r_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_buf_w_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_w_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_r_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_ar_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_dma_aw_stall_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_acc_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_i_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_load_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_retired_instr_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_core_to_fpu_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_fpu_seq_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_issue_fpu_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_tcdm_congested_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_tcdm_accessed_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_5_cycle_5__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_double_hit_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_prefetch_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_hit_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_icache_miss_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_busy_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_b_done_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_bw_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_done_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_bw_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_done_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_bw_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_done_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_bw_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_done_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_buf_r_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_buf_w_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_w_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_r_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_ar_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_dma_aw_stall_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_acc_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_i_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_load_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_retired_instr_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_core_to_fpu_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_fpu_seq_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_issue_fpu_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_tcdm_congested_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_tcdm_accessed_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_4_cycle_4__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_double_hit_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_prefetch_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_hit_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_icache_miss_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_busy_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_b_done_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_bw_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_done_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_bw_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_done_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_bw_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_done_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_bw_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_done_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_buf_r_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_buf_w_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_w_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_r_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_ar_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_dma_aw_stall_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_acc_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_i_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_load_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_retired_instr_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_core_to_fpu_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_fpu_seq_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_issue_fpu_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_tcdm_congested_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_tcdm_accessed_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_3_cycle_3__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_double_hit_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_prefetch_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_hit_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_icache_miss_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_busy_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_b_done_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_bw_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_done_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_bw_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_done_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_bw_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_done_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_bw_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_done_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_buf_r_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_buf_w_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_w_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_r_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_ar_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_dma_aw_stall_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_acc_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_i_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_load_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_retired_instr_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_core_to_fpu_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_fpu_seq_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_issue_fpu_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_tcdm_congested_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_tcdm_accessed_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_2_cycle_2__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_double_hit_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_prefetch_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_hit_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_icache_miss_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_busy_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_b_done_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_bw_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_done_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_bw_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_done_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_bw_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_done_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_bw_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_done_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_buf_r_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_buf_w_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_w_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_r_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_ar_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_dma_aw_stall_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_acc_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_i_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_load_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_retired_instr_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_core_to_fpu_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_fpu_seq_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_issue_fpu_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_tcdm_congested_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_tcdm_accessed_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_1_cycle_1__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_double_hit_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_prefetch_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_hit_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_icache_miss_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_busy_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_b_done_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_bw_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_done_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_bw_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_done_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_bw_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_done_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_bw_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_done_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_buf_r_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_buf_w_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_w_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_r_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_ar_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_dma_aw_stall_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_acc_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_i_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_load_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_retired_instr_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_core_to_fpu_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_fpu_seq_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_issue_fpu_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_tcdm_congested_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_tcdm_accessed_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__qe 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT__u_perf_counter_enable_0_cycle_0__DOT__wr_en));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__start_wf_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_q 
        = ((1U & (~ (IData)(vlSelf->rst_ni))) || (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_exokay_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__collect_b_err_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__i_snitch_lsu__DOT__i_fifo_laq__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_load));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_load_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_load));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_acc));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_acc_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_acc));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__in_flight_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__in_flight_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_mst_b_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_write_req__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q 
        = ((IData)(vlSelf->rst_ni) && (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_instr_q 
        = ((IData)(vlSelf->rst_ni) && (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stall))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_resp_regs__BRA__0__KET____DOT__i_ft_reg__DOT__fifo_i__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_i));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retired_i_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__retire_i));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_w_cmd_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlSelf->rst_ni) && ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_ready)) 
                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__prefetch_lookup_req_valid)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_meta_buf__DOT__fifo_i__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlSelf->rst_ni) && ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_aw_trans_reg__DOT__i_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlSelf->rst_ni) && ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____VdfgRegularize_h39b87e36_0_0)) 
                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__atomic_in_flight_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_valid_o));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__r_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_r_valid_o));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_valid_o));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__b_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT____Vcellout__i_atomics__slv_b_valid_o));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_stream_arbiter_miss_refill__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlSelf->rst_ni) && ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req_ready)) 
                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__refill_req_valid)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_d));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__atop_r_resp_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_ready 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_cut_w_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_fork_dynamic__DOT__i_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_amos__DOT__w_valid 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__int_axi_w_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__in_rsp_served_q 
        = ((IData)(vlSelf->rst_ni) && ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_valid) 
                                       & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_handler__DOT__rsp_ready))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__i_l0_to_bypass__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q 
        = ((IData)(vlSelf->rst_ni) && ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_req_ready)) 
                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__bypass_req_valid)));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_b_inj_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__inp_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_dma__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_dma_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__delay_r_for_atomic_q 
        = ((IData)(vlSelf->rst_ni) && ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_valid_write) 
                                       & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__q_ready_write)) 
                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_ptw__DOT__req_is_amo))));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_mem__DOT__gen_atop_support__DOT__i_axi_riscv_atomics_wrap__DOT__i_atomics__DOT__i_lrsc__DOT__i_ar_push_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_axi_dma_backend__DOT__i_axi_dma_data_mover__DOT__i_axi_dma_data_path__DOT__w_cnt_valid_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_sel_buf__DOT__fifo_i__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_valid_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__zero_mem_valid_req_q 
        = ((IData)(vlSelf->rst_ni) && (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_zeromem__DOT__i_axi_to_zeromem__DOT__i_axi_to_detailed_mem__DOT__i_mem_to_banks__DOT__gen_reqs__BRA__0__KET____DOT__i_ft_reg__DOT__empty))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_fifo_read__DOT__read_pointer_n));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__rr_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_reg__DOT__i_axi_lite_to_reg__DOT__i_stream_arbiter__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__1__KET____DOT__oup_state_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_q 
        = ((IData)(vlSelf->rst_ni) && (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_reqrsp_to_axi_core__DOT__i_stream_fork__DOT__gen_oup_state__BRA__0__KET____DOT__oup_state_d));
}
