// Seed: 990758585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_2;
  timeprecision 1ps;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9
);
  wire id_11;
  tri0 id_12 = 1;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_11, id_13
  );
endmodule
