xrun(64): 22.09-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s003: Started on Dec 27, 2024 at 05:58:39 IST
xrun
	-f compile_file.f
		../APB_RTL/APB_Master.v
		../uvm_testbench/apb_top/apb_interface.sv
		../uvm_testbench/apb_top/apb_test_pkg.sv
		../uvm_testbench/apb_test/apb_top.sv
	-uvmhome CDNS-1.1d
	+UVM_TESTNAME=apb_random_test
	-seed 85015
	-debug
	-access +rwc
	-covdut apb_master
	-covworkdir cov_work
	-logfile logs/20241227_055838_apb_random_test_85015/apb_random_test_None_20241227_055838.log
	+UVM_VERBOSITY=UVM_MEDIUM

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

Recompiling... reason: file '../uvm_testbench/apb_agent/apb_monitor.sv' is newer than expected.
	expected: Thu Dec 26 14:13:00 2024
	actual:   Fri Dec 27 05:47:46 2024
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence_march2021/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d
file: ../uvm_testbench/apb_top/apb_test_pkg.sv
            tr.randomize with {pready == 1;};
                       |
xmvlog: *W,FUNTSK (../uvm_testbench/apb_sequence/apb_sequence_slave_rw.sv,19|23): function called as a task without void'().
    property check_penable_low_on_psel;
           |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,20|11): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
    property check_penable_on_next_cycle;
           |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,25|11): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
    property check_for_stability;
           |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,30|11): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
        @(posedge vif,pclock) disable (!vif.presetn)
                                      |
xmvlog: *E,IFFDIS (../uvm_testbench/apb_agent/apb_monitor.sv,31|38): Expected "iff" after "disable".
    assert property (check_penable_low_on_psel);
         |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,35|9): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
    assert property (check_penable_on_next_cycle);
         |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,36|9): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
    assert property (check_for_stability);
         |
xmvlog: *E,ADBLCK (../uvm_testbench/apb_agent/apb_monitor.sv,37|9): SystemVerilog assertion, property or sequence declarations are illegal as a function declaration item.
	package worklib.apb_test_pkg:sv
		errors: 7, warnings: 1
file: ../uvm_testbench/apb_test/apb_top.sv
	module worklib.apb_top:sv
		errors: 0, warnings: 0
xrun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	xrun(64)	22.09-s003: Exiting on Dec 27, 2024 at 05:58:41 IST  (total: 00:00:02)
