// Seed: 2959307321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  assign module_1._id_4 = 0;
  inout wire id_6;
  output wire id_5;
  inout tri id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd2
) (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input supply1 _id_4,
    input tri0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [1 : -1] id_8;
  ;
  logic id_9[id_4 : -1];
endmodule
