
*** Running vivado
    with args -log mult_8bit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mult_8bit.tcl -notrace


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source mult_8bit.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2017.2.1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 574.961 ; gain = 295.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 583.539 ; gain = 8.578
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1072.863 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1072.863 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ff00d197

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1072.863 ; gain = 0.000
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1072.863 ; gain = 497.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_opt.dcp' has been generated.
Command: report_drc -file mult_8bit_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.863 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 31a9ed46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1072.863 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.863 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9fe4fed4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14eea9742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14eea9742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14eea9742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 14eea9742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 9fe4fed4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1072.863 ; gain = 0.000
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.362 . Memory (MB): peak = 1072.863 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1075.984 ; gain = 3.121
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1075.984 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1075.984 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t-fbg676'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6e3b118e ConstDB: 0 ShapeSum: 31a9ed46 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1231f43e4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1319.520 ; gain = 243.535

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1231f43e4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1319.520 ; gain = 243.535

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1231f43e4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1319.520 ; gain = 243.535
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1329.191 ; gain = 253.207

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582
Phase 4 Rip-up And Reroute | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582
Phase 6 Post Hold Fix | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
Phase 7 Route finalize | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1330.566 ; gain = 254.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1332.633 ; gain = 256.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 484860c6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1332.633 ; gain = 256.648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1332.633 ; gain = 256.648

Routing Is Done.
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 1332.633 ; gain = 256.648
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1332.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_routed.dcp' has been generated.
Command: report_drc -file mult_8bit_drc_routed.rpt -pb mult_8bit_drc_routed.pb -rpx mult_8bit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file mult_8bit_methodology_drc_routed.rpt -rpx mult_8bit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file mult_8bit_power_routed.rpt -pb mult_8bit_power_summary_routed.pb -rpx mult_8bit_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 22:37:46 2019...

*** Running vivado
    with args -log mult_8bit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mult_8bit.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mult_8bit.tcl -notrace
Command: link_design -top mult_8bit -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.809 ; gain = 0.000 ; free physical = 293 ; free virtual = 13145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1702.840 ; gain = 89.031 ; free physical = 292 ; free virtual = 13143

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab25f07d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2169.535 ; gain = 466.695 ; free physical = 144 ; free virtual = 12733

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab25f07d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 136 ; free virtual = 12663
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13e49f121

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 136 ; free virtual = 12663
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127d53191

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 136 ; free virtual = 12663
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 127d53191

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 136 ; free virtual = 12663
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 124f0dc08

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 124f0dc08

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
Ending Logic Optimization Task | Checksum: 124f0dc08

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 124f0dc08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 124f0dc08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
Ending Netlist Obfuscation Task | Checksum: 124f0dc08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2248.535 ; gain = 634.727 ; free physical = 135 ; free virtual = 12663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.535 ; gain = 0.000 ; free physical = 135 ; free virtual = 12663
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_8bit_drc_opted.rpt -pb mult_8bit_drc_opted.pb -rpx mult_8bit_drc_opted.rpx
Command: report_drc -file mult_8bit_drc_opted.rpt -pb mult_8bit_drc_opted.pb -rpx mult_8bit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mateus/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.566 ; gain = 0.000 ; free physical = 152 ; free virtual = 12621
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 25fd6ece

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.566 ; gain = 0.000 ; free physical = 152 ; free virtual = 12621
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.566 ; gain = 0.000 ; free physical = 152 ; free virtual = 12621

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0b59907

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2356.844 ; gain = 44.277 ; free physical = 131 ; free virtual = 12600

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12a0ff27a

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2356.844 ; gain = 44.277 ; free physical = 131 ; free virtual = 12600

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12a0ff27a

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2356.844 ; gain = 44.277 ; free physical = 131 ; free virtual = 12600
Phase 1 Placer Initialization | Checksum: 12a0ff27a

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2356.844 ; gain = 44.277 ; free physical = 131 ; free virtual = 12600

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12a0ff27a

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2356.844 ; gain = 44.277 ; free physical = 138 ; free virtual = 12595
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 100a76486

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2416.855 ; gain = 104.289 ; free physical = 134 ; free virtual = 12561

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 100a76486

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2416.855 ; gain = 104.289 ; free physical = 134 ; free virtual = 12561

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 768d2f6d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2416.855 ; gain = 104.289 ; free physical = 133 ; free virtual = 12560

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: dc12b9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2416.855 ; gain = 104.289 ; free physical = 133 ; free virtual = 12560

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: dc12b9e5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2416.855 ; gain = 104.289 ; free physical = 133 ; free virtual = 12560

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 147 ; free virtual = 12554

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 147 ; free virtual = 12554

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 147 ; free virtual = 12554
Phase 3 Detail Placement | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 147 ; free virtual = 12554

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 147 ; free virtual = 12554

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 152 ; free virtual = 12558

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 152 ; free virtual = 12558

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.883 ; gain = 0.000 ; free physical = 152 ; free virtual = 12558
Phase 4.4 Final Placement Cleanup | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 152 ; free virtual = 12558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13aecf962

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 152 ; free virtual = 12558
Ending Placer Task | Checksum: 62f4bca4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2427.883 ; gain = 115.316 ; free physical = 189 ; free virtual = 12595
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.883 ; gain = 0.000 ; free physical = 191 ; free virtual = 12597
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2427.883 ; gain = 0.000 ; free physical = 189 ; free virtual = 12597
INFO: [Common 17-1381] The checkpoint '/home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mult_8bit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2427.883 ; gain = 0.000 ; free physical = 173 ; free virtual = 12579
INFO: [runtcl-4] Executing : report_utilization -file mult_8bit_utilization_placed.rpt -pb mult_8bit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mult_8bit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2427.883 ; gain = 0.000 ; free physical = 187 ; free virtual = 12594
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3cf74dd6 ConstDB: 0 ShapeSum: 25fd6ece RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9b3af9b9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2610.273 ; gain = 167.246 ; free physical = 261 ; free virtual = 12480
Post Restoration Checksum: NetGraph: 885d04d2 NumContArr: 12ddf4e7 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9b3af9b9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2638.270 ; gain = 195.242 ; free physical = 222 ; free virtual = 12440

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9b3af9b9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2638.270 ; gain = 195.242 ; free physical = 222 ; free virtual = 12440
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 708c4682

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.785 ; gain = 209.758 ; free physical = 220 ; free virtual = 12438

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13c316ef2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12437

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12438
Phase 4 Rip-up And Reroute | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12438

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12438
Phase 6 Post Hold Fix | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 219 ; free virtual = 12438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00838142 %
  Global Horizontal Routing Utilization  = 0.00654329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 218 ; free virtual = 12436

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b78a2352

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 217 ; free virtual = 12435

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8446816f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 217 ; free virtual = 12435
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2657.961 ; gain = 214.934 ; free physical = 265 ; free virtual = 12483

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2657.961 ; gain = 230.078 ; free physical = 265 ; free virtual = 12483
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.961 ; gain = 0.000 ; free physical = 265 ; free virtual = 12483
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2657.961 ; gain = 0.000 ; free physical = 263 ; free virtual = 12483
INFO: [Common 17-1381] The checkpoint '/home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mult_8bit_drc_routed.rpt -pb mult_8bit_drc_routed.pb -rpx mult_8bit_drc_routed.rpx
Command: report_drc -file mult_8bit_drc_routed.rpt -pb mult_8bit_drc_routed.pb -rpx mult_8bit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mult_8bit_methodology_drc_routed.rpt -pb mult_8bit_methodology_drc_routed.pb -rpx mult_8bit_methodology_drc_routed.rpx
Command: report_methodology -file mult_8bit_methodology_drc_routed.rpt -pb mult_8bit_methodology_drc_routed.pb -rpx mult_8bit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mateus/ufc/FPGA_Projets/FPGA_Projets/mult_8bit/mult_8bit.runs/impl_1/mult_8bit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mult_8bit_power_routed.rpt -pb mult_8bit_power_summary_routed.pb -rpx mult_8bit_power_routed.rpx
Command: report_power -file mult_8bit_power_routed.rpt -pb mult_8bit_power_summary_routed.pb -rpx mult_8bit_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mult_8bit_route_status.rpt -pb mult_8bit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mult_8bit_timing_summary_routed.rpt -pb mult_8bit_timing_summary_routed.pb -rpx mult_8bit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mult_8bit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mult_8bit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mult_8bit_bus_skew_routed.rpt -pb mult_8bit_bus_skew_routed.pb -rpx mult_8bit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 13:42:36 2019...
