Design Consistency Status Report
--------------------------------

Report File:        D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun (PCB - Design Consistency Status Report).txt
Report Written:     Thursday, March 29, 2018
Design Path:        D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun.pcb
Design Title:       
Created:            1/29/2013 12:01:41 AM
Last Saved:         3/29/2018 7:56:37 AM
Editing Time:       9020 min
Units:              mil (precision 0)


Checking integrity of Schematic "D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun.sch" with PCB "D:\UT Austin\Spring 2018\EE 445L\EE445L---Embedded-Systems\Lab7\Lab7_Tahir_Tianyun.pcb"
==========================================================================================================================================================================================================================


End Of Report.
