// Seed: 2730580971
module module_0;
  wire id_1;
  wire id_2;
  generate
    wire id_3;
  endgenerate
  id_4 :
  assert property (@(posedge id_4) 1'h0)
  else begin : LABEL_0
    id_2 = id_1;
  end
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1 | id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand  id_0,
    output tri   id_1,
    output logic id_2
);
  always_latch id_2 = #id_4 id_4;
  id_5 :
  assert property (@(id_5) id_5)
  else begin : LABEL_0
    id_4 <= id_5;
  end
  module_0 modCall_1 ();
endmodule
