 ```verilog
assign out_lo = in [7:0];
assign out_hi = in [15:8];
endmodule