{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/Codes/Github/RTL-to-GDSII-FLow/runs/RUN_2024-10-26_03-16-15/tmp/146e71331ef646e9bb3fe5b07eb808b6.lib ",
   "modules": {
      "\\adder": {
         "num_wires":         4,
         "num_wire_bits":     16,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 16,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_AND_": 4,
            "$_XOR_": 4
         }
      }
   },
      "design": {
         "num_wires":         4,
         "num_wire_bits":     16,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 16,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_AND_": 4,
            "$_XOR_": 4
         }
      }
}

