// Seed: 2426974804
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  assign module_1.id_6 = 0;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(id_4 != id_10 or posedge id_8) begin : LABEL_0
    $unsigned(2);
    ;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_5 = 32'd36
) (
    output wor   _id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri1  id_3,
    output tri   id_4,
    output tri   _id_5,
    output uwire id_6
);
  localparam id_8 = 1;
  assign id_3 = id_8;
  assign id_6 = id_1 ? 1 : ~id_1 == id_2;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [-1 'd0 ==  1 : ""] id_9;
  logic [1 : id_0  +  id_5] id_10;
  ;
  wire [1 'b0 : 1] id_11;
  assign id_9 = id_11 ? id_11 : -1;
  assign id_4 = 1 ? 1 : id_1 ? id_11 : id_11 == -1;
endmodule
