"""Unified MXFP4/MXFP8/A8W4 GEMM kernel for gfx1250.

Supports FP4 (E2M1), FP8 (E4M3) and A8W4 (FP8 activation + FP4 weight)
data with E8M0 block scales via V_WMMA_SCALE instructions.
Select precision with ``data_format="fp4"|"fp8"|"a8w4"``.
"""

import functools
import os

import flydsl.compiler as flyc
import flydsl.expr as fx

from flydsl._mlir import ir
from flydsl._mlir.dialects import llvm, scf
from flydsl.compiler.kernel_function import CompilationContext
from flydsl.expr import (
    arith,
    buffer_ops,
    const_expr,
    gpu,
    idx2crd,
    make_identity_layout,
    ptrtoint,
    range_constexpr,
    rocdl,
    tdm_ops,
    vector,
)
from flydsl.expr.arith import _to_raw as _raw
from flydsl.expr.typing import T
from flydsl.runtime.device import get_rocm_arch as get_hip_arch
from flydsl.utils.smem_allocator import SmemAllocator, SmemPtr, check_smem_capacity
from aiter.ops.flydsl.kernels.gemm_common_gfx1250 import (
    extract_lds_base_idx,
    get_lds_memref,
    issue_tdm_loads,
    lds_load_b128_raw,
    lds_load_b32_raw,
    lds_store_b64,
    lds_store_b128,
    pipeline_fence,
    pipeline_fence_signal,
    pipeline_fence_wait,
    store_acc_vec8_to_buffer,
    store_acc_vec8_to_lds,
)
from aiter.ops.flydsl.kernels.pipeline_utils import (
    make_tail_plan,
    tdm_epilogue_fence_threshold_bytes,
)
from aiter.ops.flydsl.kernels.quant_utils import (
    emit_f32_to_e2m1,
    emit_mx_e8m0_scale,
)
from aiter.ops.flydsl.kernels.tensor_shim import (
    AITER_FLYDSL_KERNARG_PRELOAD,
    AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
)

# Common constants
WMMA_M, WMMA_N, WMMA_K = 16, 16, 128
WAVE_SIZE = 32
SCALE_BLOCK = 32
SCALES_PER_WMMA = WMMA_K // SCALE_BLOCK  # 4

# n32k4 weight (B) scale layout (see grouped_moe_gfx1250._grouped_b_scale_
# preshuffle_e8m0): a 32-row super-row folds the column as
# col = remain_k*BS_N32K4_KSTEP_BYTES + row32*SCALES_PER_WMMA + r, where remain_k
# is the WMMA-K=128 step, row32 (==lane) the row, r (0-3) the K-block.  The 4 e8m0
# of one WMMA-K step are contiguous (one i32 = one lane's ds_load_b32 scaleB).
BS_N32K4_BLOCK_N = 32  # N rows per super-row
BS_N32K4_SUBBLOCK_N = WMMA_N  # 16, N rows per WMMA N-tile (= one op_sel half)
BS_N32K4_KSTEP_BYTES = BS_N32K4_BLOCK_N * SCALES_PER_WMMA  # 128, WMMA-K step col stride
BS_N32K4_HALF_BYTES = BS_N32K4_SUBBLOCK_N * SCALES_PER_WMMA  # 64, 16-row half stride


def _deepgemm_num_1d_blocks_per_group(
    *,
    block_m: int,
    block_n: int,
    k_is_multicast_on_a: bool = False,
) -> int:
    """Mirror DeepGEMM ``get_num_1d_blocks_per_group`` (candidates 8 and 16).

    Source: ``deep_gemm/include/deep_gemm/common/scheduler.cuh`` in
    https://github.com/deepseek-ai/DeepGEMM — minimizes
    ``candidate * BLOCK_M + ceil_div(num_sms, candidate) * BLOCK_N`` when
    ``kIsMulticastOnA == false`` (M-primary swizzle grouping).
    """
    try:
        from aiter.jit.utils.chip_info import get_cu_num

        num_sms = max(1, int(get_cu_num()))
    except Exception:
        num_sms = 128
    best, min_usage = 8, 2**31
    for cand in (8, 16):
        if k_is_multicast_on_a:
            usage = cand * block_n + (num_sms + cand - 1) // cand * block_m
        else:
            usage = cand * block_m + (num_sms + cand - 1) // cand * block_n
        if usage < min_usage:
            min_usage, best = usage, cand
    return int(best)


LDS_PAD_A_BYTES = 16
LDS_PAD_D_BYTES = 16
# Every LDS buffer (per-stage A/B data + scale sub-buffers, and the stage pitch)
# starts on this boundary. Data-buffer sizes are already 256-multiples for valid
# tile dims, so aligning each start to 256 is a no-op today but makes the
# "every LDS buffer is 256B-aligned" invariant explicit rather than emergent.
LDS_ALIGN_BYTES = 256


def compile_mxscale_gemm(
    *,
    data_format: str = "fp4",
    M: int = 0,
    N: int = 0,
    K: int,
    tile_m: int = 128,
    tile_n: int = 128,
    tile_k: int = 128,
    m_warp: int = 2,
    n_warp: int = 2,
    num_buffers: int = 2,
    waves_per_eu: int = None,
    l2_prefetch_distance: int = 2,
    cluster_m: int = 1,
    cluster_n: int = 1,
    use_tdm_store: bool = True,
    out_dtype: str = "f32",
    inst_prefetch: bool = False,
    wave_specialized_tdm: bool = False,
    tdm_as_in_prologue: bool = False,
    split_k: int = 1,
    use_scale_opsel: bool = False,
    expert_sched_mode: bool = True,
    atomic_barrier_enable: bool = False,
    batch_count: int = 1,
    grouped_masked_m: bool = False,
    grouped_persistent_m: bool = False,
    grouped_contiguous_m: bool = False,
    grouped_contiguous_num_1d_blocks: int | None = None,
    persistent_workers: int | None = None,
    stage1_act: str | None = None,
    stage1_weight_layout: str = "gguu",
    epilogue_bias: bool = False,
    stage1_quant_out: str | None = None,
    stage1_quant_wmma_rep: int = 1,
    kernel_tag: str = "gemm",
):
    """Compile an MXFP4 or MXFP8 GEMM kernel with TDM async copy.

    Args:
        data_format: "fp4" for FP4/E2M1, "fp8" for FP8/E4M3.

    Data layout (both formats):
        A: [M, K_packed] uint8 (FP4: K_packed=K//2, FP8: K_packed=K)
        B: [N, K_packed] uint8, preshuffled (16x16 byte tiles)
        scale_A: [M, K//32] uint8 E8M0 (preshuffled)
        scale_B: [N, K//32] uint8 E8M0 (preshuffled)

    Returns a JitFunction:
        launch_fn(arg_c, arg_a, arg_b, arg_a_scale, arg_b_scale, M, N, stream)
    """
    if data_format not in ("fp4", "fp8", "a8w4"):
        raise ValueError(
            f"data_format must be 'fp4', 'fp8', or 'a8w4', got {data_format!r}"
        )

    is_fp4 = data_format == "fp4"
    is_a8w4 = data_format == "a8w4"

    if out_dtype not in ("f32", "bf16", "f16"):
        raise ValueError(
            f"out_dtype must be 'f32', 'bf16', or 'f16', got {out_dtype!r}"
        )
    elem_bytes_d = 2 if out_dtype in ("bf16", "f16") else 4

    if num_buffers not in (2, 3, 4):
        raise ValueError(f"num_buffers must be 2, 3, or 4, got {num_buffers}")
    if split_k < 1:
        raise ValueError(f"split_k must be >= 1, got {split_k}")
    if batch_count < 1:
        raise ValueError(f"batch_count must be >= 1, got {batch_count}")
    if grouped_masked_m and batch_count <= 1:
        raise ValueError("grouped_masked_m requires batch_count > 1")
    if grouped_persistent_m and not grouped_masked_m:
        raise ValueError("grouped_persistent_m requires grouped_masked_m=True")
    if grouped_contiguous_m and not grouped_masked_m:
        raise ValueError("grouped_contiguous_m requires grouped_masked_m=True")
    if grouped_contiguous_m and grouped_persistent_m:
        raise ValueError("grouped_contiguous_m is only for non-persistent grouped GEMM")
    _env_1d = os.environ.get("AITER_DEEPGEMM_NUM_1D_BLOCKS", "").strip()
    if grouped_contiguous_m:
        if grouped_contiguous_num_1d_blocks is not None:
            _k_contiguous_1d = int(grouped_contiguous_num_1d_blocks)
        elif _env_1d in ("8", "16"):
            _k_contiguous_1d = int(_env_1d)
        else:
            _k_contiguous_1d = _deepgemm_num_1d_blocks_per_group(
                block_m=int(tile_m),
                block_n=int(tile_n),
                k_is_multicast_on_a=False,
            )
        if _k_contiguous_1d not in (8, 16):
            raise ValueError(
                "grouped_contiguous_num_1d_blocks / AITER_DEEPGEMM_NUM_1D_BLOCKS "
                "must be 8 or 16 (DeepGEMM scheduler.cuh candidates)"
            )
    else:
        _k_contiguous_1d = 8
    stage1_act_mode = None if stage1_act in (None, "", "none") else str(stage1_act)
    stage1_weight_layout_mode = str(stage1_weight_layout)
    if stage1_weight_layout_mode not in ("gguu", "gugu"):
        raise ValueError(
            f"stage1_weight_layout must be 'gguu' or 'gugu', got {stage1_weight_layout!r}"
        )
    epilogue_bias_mode = bool(epilogue_bias)
    if epilogue_bias_mode and out_dtype not in ("bf16", "f16"):
        raise ValueError("epilogue_bias currently supports f16/bf16 outputs only")
    if stage1_act_mode is not None:
        if stage1_act_mode not in ("silu", "swiglu"):
            raise ValueError(
                f"stage1_act must be None, 'silu', or 'swiglu', got {stage1_act!r}"
            )
        if split_k != 1:
            raise ValueError("stage1_act GEMM epilogue fuse requires split_k == 1")
        if wave_specialized_tdm and stage1_weight_layout_mode != "gugu":
            # gguu is dual-B: gate+up are separate weights -> 6 TDM streams
            # (A, B_gate, B_up, As, Bs_gate, Bs_up), which cannot map onto the
            # 4-wave / 4-way wave-specialized load model. The gugu (interleaved)
            # layout is single-B (4 streams: A, B, As, Bs) and IS supported.
            raise ValueError(
                "stage1_act fused epilogue supports wave_specialized_tdm only for "
                "the gugu (interleaved single-B) layout, not gguu (dual-B)"
            )
        if stage1_weight_layout_mode == "gugu" and N % 2 != 0:
            raise ValueError("stage1 gugu fused epilogue requires raw N == 2*inter_dim")

    # Fused stage1 output quant+preshuffle: the activated (silu/swiglu) output is
    # cast to MXFP4 (e2m1) and the e8m0 block scales are written straight into
    # gemm2's preshuffled A-scale (WMMA) layout, folding the standalone
    # moe_fused_quant_preshuffle kernel into this GEMM's epilogue.
    stage1_quant_out_mode = (
        None if stage1_quant_out in (None, "", "none") else str(stage1_quant_out)
    )
    if stage1_quant_out_mode is not None:
        if stage1_quant_out_mode != "fp4":
            raise ValueError(
                f"stage1_quant_out currently supports only 'fp4', got "
                f"{stage1_quant_out!r}"
            )
        if stage1_act_mode is None or stage1_weight_layout_mode not in (
            "gugu",
            "gguu",
        ):
            raise ValueError(
                "stage1_quant_out requires a fused stage1 activation epilogue "
                "(stage1_act set, stage1_weight_layout in {'gugu','gguu'})"
            )
        if epilogue_bias_mode:
            raise ValueError("stage1_quant_out is not supported together with bias")
        if split_k != 1:
            raise ValueError("stage1_quant_out requires split_k == 1")
        if int(stage1_quant_wmma_rep) < 1:
            raise ValueError("stage1_quant_wmma_rep must be >= 1")
    if grouped_persistent_m and (cluster_m > 1 or cluster_n > 1):
        raise ValueError(
            "grouped_persistent_m currently requires cluster_m=cluster_n=1"
        )
    if grouped_persistent_m:
        if persistent_workers is None:
            from aiter.jit.utils.chip_info import get_cu_num

            _persistent_workers = int(get_cu_num())
        else:
            _persistent_workers = int(persistent_workers)
        if _persistent_workers < 1:
            raise ValueError(
                f"persistent_workers must be >= 1, got {_persistent_workers}"
            )
    else:
        _persistent_workers = 0

    use_cluster = cluster_m > 1 or cluster_n > 1
    if use_cluster:
        if cluster_m * cluster_n > 16:
            raise ValueError(
                f"cluster_m * cluster_n must be <= 16, got {cluster_m}*{cluster_n}"
            )
    effective_waves_per_eu = waves_per_eu
    if use_cluster and effective_waves_per_eu is None:
        effective_waves_per_eu = 2

    num_warps = m_warp * n_warp
    block_threads = num_warps * WAVE_SIZE
    if block_threads > 1024:
        raise ValueError(f"block_threads must be <= 1024, got {block_threads}")

    if wave_specialized_tdm and num_warps != 4:
        raise ValueError(
            f"wave_specialized_tdm requires exactly 4 waves, got {num_warps}"
        )

    # -- Format-dependent compile-time constants --
    # A8W4: activation is FP8 (PACK_FACTOR_A=1), weight is FP4 (PACK_FACTOR_B=2)
    if is_a8w4:
        PACK_FACTOR_A = 1  # FP8 activation
        PACK_FACTOR_B = 2  # FP4 weight
    elif is_fp4:
        PACK_FACTOR_A = 2
        PACK_FACTOR_B = 2
    else:
        PACK_FACTOR_A = 1
        PACK_FACTOR_B = 1

    WMMA_N_EFF = 32 if is_fp4 else 16  # N-cols covered per WMMA instruction
    ACC_VEC_SIZE = 16 if is_fp4 else 8  # accumulator vector width
    DS_LOADS_PER_A_FRAG = 2 if is_fp4 else 4

    packed_tile_k_a = tile_k // PACK_FACTOR_A
    packed_tile_k_b = tile_k // PACK_FACTOR_B
    scale_k_per_tile = tile_k // SCALE_BLOCK
    if scale_k_per_tile % 4 != 0:
        # n32k4 column stride is one WMMA-K=128 step (4 e8m0); a k-tile must be a
        # whole number of WMMA-K steps (tile_k % 128 == 0 -> scale_k_per_tile%4==0).
        raise ValueError(f"n32k4 B-scale requires tile_k%128==0, got tile_k={tile_k}")
    K_packed_a = K // PACK_FACTOR_A
    K_packed_b = K // PACK_FACTOR_B
    K_scale = K // SCALE_BLOCK
    split_k_chunk = K // split_k
    stage1_act_interleave = (
        stage1_act_mode is not None and stage1_weight_layout_mode == "gugu"
    )
    stage1_dual_b = stage1_act_mode is not None and not stage1_act_interleave
    if wave_specialized_tdm and stage1_dual_b:
        # The WST B-split (wave0+wave1=B, wave2=A, wave3=Bs) has no spare wave
        # for the second (gate) B/Bs stream that dual-B requires.
        raise ValueError("wave_specialized_tdm is incompatible with stage1_dual_b")
    if tdm_as_in_prologue and stage1_dual_b:
        # Untested combination; the prologue As path is validated for single-B
        # only (wst gugu / non-fused). Guard it off until dual-B is exercised.
        raise ValueError("tdm_as_in_prologue is not supported with stage1_dual_b")
    B_TOTAL_N = N if stage1_act_interleave else (N * 2 if stage1_dual_b else N)
    C_N = N // 2 if stage1_act_interleave else N

    # Fused stage1 quant epilogue geometry (MXFP4 payload + preshuffled e8m0).
    # feat_dim = C_N (== inter_dim), quantized in 32-elem MX blocks along the
    # output feature dim (gemm2's K). The scale-preshuffle tile geometry keys on
    # gemm2's warp_tile_m (stage1_quant_wmma_rep = gemm2.warp_tile_m // 16), NOT
    # on this GEMM's own tiling.
    if stage1_quant_out_mode is not None:
        # The GEMM's stage1 output (bf16 tensor_store) is replaced by MXFP4
        # payload + scale buffer_stores, so the LDS D-tile TDM store path is off.
        use_tdm_store = False
        if C_N % 32 != 0:
            raise ValueError(
                f"stage1_quant_out requires C_N (inter_dim) %32==0, got {C_N}"
            )
        _q_feat_dim = C_N
        _q_scale_bytes_per_row = _q_feat_dim // 32
        if _q_scale_bytes_per_row % 4 != 0:
            raise ValueError(
                f"stage1_quant_out requires (inter_dim//32)%4==0, got "
                f"{_q_scale_bytes_per_row}"
            )
        _q_scale_dwords_per_row = _q_scale_bytes_per_row // 4
        _q_wmma_rep = int(stage1_quant_wmma_rep)
        _q_rows_per_tile = _q_wmma_rep * 16
        _q_dst_scale_dwords_per_row = _q_scale_dwords_per_row * _q_wmma_rep
        _q_payload_bytes_per_row = _q_feat_dim // 2

    if K % tile_k != 0:
        raise ValueError(f"K must be divisible by tile_k={tile_k}, got K={K}")
    if K % split_k != 0:
        raise ValueError(f"K must be divisible by split_k={split_k}, got K={K}")
    if split_k_chunk % tile_k != 0:
        raise ValueError(
            f"K/split_k must be divisible by tile_k={tile_k}, got {split_k_chunk}"
        )
    if tile_k % WMMA_K != 0:
        raise ValueError(f"tile_k must be a multiple of {WMMA_K}, got {tile_k}")
    if tile_m % WMMA_M != 0:
        raise ValueError(f"tile_m must be a multiple of {WMMA_M}, got {tile_m}")
    if tile_n % WMMA_N != 0:
        raise ValueError(f"tile_n must be a multiple of {WMMA_N}, got {tile_n}")
    if packed_tile_k_a % 4 != 0:
        raise ValueError(
            f"packed_tile_k_a must be a multiple of 4, got {packed_tile_k_a}"
        )
    if packed_tile_k_b % 4 != 0:
        raise ValueError(
            f"packed_tile_k_b must be a multiple of 4, got {packed_tile_k_b}"
        )
    if scale_k_per_tile % 4 != 0:
        raise ValueError(
            f"scale_k_per_tile must be a multiple of 4 (tile_k >= 128), got {scale_k_per_tile}"
        )

    warp_tile_m = tile_m // m_warp
    warp_tile_n = tile_n // n_warp
    if stage1_quant_out_mode is not None:
        # The 32-elem MX block reduction (local amax + one shuffle_xor(16) across
        # the lane_kgrp pair) is only self-contained when a warp covers a whole
        # number of 32-col output MX blocks. gugu de-interleaves (output cols =
        # raw//2) so needs warp_tile_n%64==0; gguu keeps output cols == raw so
        # needs warp_tile_n%32==0.
        if not is_fp4:
            raise ValueError("stage1_quant_out requires data_format='fp4'")
        _q_warp_align = 32 if stage1_dual_b else 64
        if warp_tile_n % _q_warp_align != 0:
            raise ValueError(
                "stage1_quant_out requires warp_tile_n (tile_n//n_warp) "
                f"%{_q_warp_align}==0 so each warp spans whole MX blocks, got "
                f"warp_tile_n={warp_tile_n}"
            )
    if warp_tile_m % WMMA_M != 0:
        raise ValueError(f"warp_tile_m={warp_tile_m} must be a multiple of {WMMA_M}")
    if warp_tile_n % WMMA_N_EFF != 0:
        raise ValueError(
            f"warp_tile_n={warp_tile_n} must be a multiple of {WMMA_N_EFF}"
        )

    num_k_tiles = split_k_chunk // tile_k
    if num_k_tiles < num_buffers:
        raise ValueError(
            f"{num_buffers}-stage buffering requires num_k_tiles >= {num_buffers}, "
            f"got {num_k_tiles}"
        )

    gpu_arch = str(get_hip_arch())
    assert gpu_arch.startswith("gfx1250"), f"Expected gfx1250, got {gpu_arch}"

    k_wmma_steps = tile_k // WMMA_K

    wmma_m_rep = warp_tile_m // WMMA_M
    wmma_n_rep = warp_tile_n // WMMA_N_EFF
    n_accs = wmma_m_rep * wmma_n_rep
    # A warp must own whole super-rows, or exactly one 16-row half of one
    # (warp_tile_n==16, the per-tile read; needs tile_n%32==0 so LDS still stages
    # whole super-rows).
    if warp_tile_n % BS_N32K4_BLOCK_N != 0 and warp_tile_n != BS_N32K4_SUBBLOCK_N:
        raise ValueError(
            f"n32k4 B-scale requires warp_tile_n%32==0 or ==16, got {warp_tile_n}"
        )
    if warp_tile_n == BS_N32K4_SUBBLOCK_N and tile_n % BS_N32K4_BLOCK_N != 0:
        raise ValueError(
            f"n32k4 B-scale with warp_tile_n==16 requires tile_n%32==0, got {tile_n}"
        )
    # op_sel packs two 16-row N-tiles into one scaleB dword (the op_sel bit picks
    # the half).  Only for 16x16x128 (a8w4/fp8) with >1 N-tile per warp.  fp4's
    # 32x16x128 op spans the whole super-row -> op_sel is constant 0 (_emit_wmma).
    b_opsel_on = (not is_fp4) and (warp_tile_n > WMMA_N)
    # FP4 A/B swap: BScale rep derived from WMMA_M, not WMMA_N_EFF
    b_scale_load_rep = warp_tile_n // WMMA_M if is_fp4 else wmma_n_rep

    _b_frag_loads_per_wn = 2 if is_a8w4 else 4
    # n32k4 ds_load_b32 count per K-subtile: one dword per N-tile (op_sel off) or
    # per N-tile PAIR (op_sel on); _half is the fp4 COL_BAND per-bank-half slice.
    _b_scale_ds_loads_full = wmma_n_rep // 2 if b_opsel_on else wmma_n_rep
    _b_scale_ds_loads_half = wmma_n_rep // 2
    _bs_ds_loads = (
        wmma_n_rep * _b_frag_loads_per_wn
        + _b_scale_ds_loads_full
        + (wmma_m_rep + 3) // 4
    )

    lds_a_stride_bytes = packed_tile_k_a + LDS_PAD_A_BYTES

    def _align_up(value: int, align: int) -> int:
        if value % align == 0:
            return value
        return (value + align - 1) // align * align

    lds_a_data_bytes = tile_m * lds_a_stride_bytes
    lds_b_data_bytes = tile_n * packed_tile_k_b
    # Scale-buffer "guard" == round each scale buffer up to LDS_ALIGN_BYTES. The
    # padding (0 when the scale bytes are already aligned) absorbs the b128
    # scale-load tail over-fetch (ds_load_b128 always pulls a full 16B / 4 dwords
    # even when the per-lane scale count isn't a multiple of 4) and keeps the
    # next buffer aligned.
    lds_a_scale_bytes = _align_up(tile_m * scale_k_per_tile, LDS_ALIGN_BYTES)
    lds_b_scale_bytes = _align_up(tile_n * scale_k_per_tile, LDS_ALIGN_BYTES)
    interleaved_scale_cols_a = wmma_m_rep * scale_k_per_tile

    # TDM descriptors partition a tile cooperatively across ``num_warps`` by
    # deriving per-wave offsets from ``wave_id``. In wave-specialized mode we
    # dedicate one loader wave to each tensor (A/B/A_scale/B_scale), so each
    # active loader wave must issue a full-tile descriptor by itself.
    tdm_desc_num_warps = 1 if wave_specialized_tdm else num_warps
    # WST B-split: only when A-scale is hoisted to the prologue (tdm_as_in_prologue)
    # does the As loader wave free up, letting B be loaded cooperatively by two
    # waves (wave0 + wave1) with a 2-warp descriptor. Otherwise B stays single
    # (wst) / cooperative-by-all (non-wst).
    b_desc_num_warps = (
        2 if (wave_specialized_tdm and tdm_as_in_prologue) else tdm_desc_num_warps
    )

    # All pipeline stages share the same intra-stage layout. Keep that layout
    # unchanged and only remap each logical stage to a physical base inside one
    # LDS arena so TDM epilogue can alias the dead prefix of the arena.
    stage_layout = SmemAllocator(
        None, arch=gpu_arch, global_sym_name=f"mxscale_{data_format}_layout"
    )
    stage_a_data_rel_off = stage_layout._align(stage_layout.ptr, LDS_ALIGN_BYTES)
    stage_layout.ptr = stage_a_data_rel_off + lds_a_data_bytes
    # A-scale immediately after A-data (B and B-scale follow) so its b128 tail
    # over-fetch spills into the following B-data (valid LDS), not past the buffer.
    if tdm_as_in_prologue:
        # A-scale is hoisted to a single resident full-K buffer at the front of
        # the arena (allocated below); under this mode the per-stage A-scale ring
        # is neither loaded (the per-step As TDM op is dropped) nor read
        # (_load_a_scales reads the resident buffer), so don't reserve it per
        # stage -- that slot would be dead LDS.
        stage_a_scale_rel_off = 0
    else:
        stage_a_scale_rel_off = stage_layout._align(stage_layout.ptr, LDS_ALIGN_BYTES)
        stage_layout.ptr = stage_a_scale_rel_off + lds_a_scale_bytes
    stage_b_data_rel_off = stage_layout._align(stage_layout.ptr, LDS_ALIGN_BYTES)
    stage_layout.ptr = stage_b_data_rel_off + lds_b_data_bytes
    if stage1_dual_b:
        stage_b_up_data_rel_off = stage_layout._align(stage_layout.ptr, LDS_ALIGN_BYTES)
        stage_layout.ptr = stage_b_up_data_rel_off + lds_b_data_bytes
    else:
        stage_b_up_data_rel_off = 0
    stage_b_scale_rel_off = stage_layout._align(stage_layout.ptr, LDS_ALIGN_BYTES)
    stage_layout.ptr = stage_b_scale_rel_off + lds_b_scale_bytes
    if stage1_dual_b:
        stage_b_up_scale_rel_off = stage_layout._align(
            stage_layout.ptr, LDS_ALIGN_BYTES
        )
        stage_layout.ptr = stage_b_up_scale_rel_off + lds_b_scale_bytes
    else:
        stage_b_up_scale_rel_off = 0
    stage_bytes = _align_up(stage_layout.ptr, 128)

    pre_loaded = num_buffers - 1
    loop_iters = (num_k_tiles - pre_loaded) // num_buffers
    _tail_start = loop_iters * num_buffers
    extra = num_k_tiles - _tail_start - pre_loaded
    _base_tail_plan = make_tail_plan(num_buffers, pre_loaded, extra)

    _last_compute_stage = _base_tail_plan[-1][1]

    # Each stage's scale buffers are already 256-aligned, so round the whole stage
    # to a 256B pitch; every stage base then lands on a 256 boundary.
    _stage_pitch_align = LDS_ALIGN_BYTES
    stage_pitch_bytes = _align_up(stage_bytes, _stage_pitch_align)
    arena_alloc = SmemAllocator(
        None,
        arch=gpu_arch,
        global_sym_name=(
            f"mxscale_{data_format}_{tile_m}x{tile_n}x{tile_k}_"
            f"{m_warp}x{n_warp}_{num_buffers}buf_arena"
        ),
    )

    # tdm_as_in_prologue: a single resident A-scale buffer holding this K-chunk's
    # entire A-scale, loaded once by wave0 in the prologue. Same 2D layout as the
    # global tile -- (WMMA_M*m_warp) super-rows, num_k_tiles tiles side by side,
    # so the row stride is num_k_tiles * interleaved_scale_cols_a. Placed at the
    # FRONT of the arena (offset 0): As-full is a b128 reader whose tail load
    # over-fetches up to 12B, so it must be followed by valid LDS (stage0's data),
    # not sit at the arena end where the over-read would run past the buffer. The
    # epilogue D-store (also at offset 0) may alias it -- As is dead by then.
    as_full_row_stride = num_k_tiles * interleaved_scale_cols_a
    _as_lds_cols = (
        as_full_row_stride if tdm_as_in_prologue else interleaved_scale_cols_a
    )
    lds_a_scale_full_bytes = _align_up(
        tile_m * scale_k_per_tile * num_k_tiles, LDS_ALIGN_BYTES
    )
    if tdm_as_in_prologue:
        as_full_rel_off = 0
        # Stages start on the next 256 boundary after the resident As-full buffer.
        _stage_region_base = _align_up(lds_a_scale_full_bytes, _stage_pitch_align)
    else:
        as_full_rel_off = 0
        _stage_region_base = 0

    stage_phys_order = [i for i in range(num_buffers) if i != _last_compute_stage]
    stage_phys_order.append(_last_compute_stage)
    stage_base_off = [0] * num_buffers
    for phys_i, logical_i in enumerate(stage_phys_order):
        stage_base_off[logical_i] = _stage_region_base + phys_i * stage_pitch_bytes
    arena_alloc.ptr = _stage_region_base + stage_pitch_bytes * num_buffers
    arena_total_bytes = arena_alloc.ptr

    epilogue_fence_threshold_bytes = tdm_epilogue_fence_threshold_bytes(
        stage_base_off=stage_base_off,
        tail_plan=_base_tail_plan,
        loop_iters=loop_iters,
        extra=extra,
    )

    stage_a_data_off = [
        stage_base_off[i] + stage_a_data_rel_off for i in range(num_buffers)
    ]
    stage_b_data_off = [
        stage_base_off[i] + stage_b_data_rel_off for i in range(num_buffers)
    ]
    stage_b_up_data_off = [
        stage_base_off[i] + stage_b_up_data_rel_off for i in range(num_buffers)
    ]
    stage_a_scale_off = [
        stage_base_off[i] + stage_a_scale_rel_off for i in range(num_buffers)
    ]
    stage_b_scale_off = [
        stage_base_off[i] + stage_b_scale_rel_off for i in range(num_buffers)
    ]
    stage_b_up_scale_off = [
        stage_base_off[i] + stage_b_up_scale_rel_off for i in range(num_buffers)
    ]

    if use_tdm_store:
        # TDM store copies the LDS tile as described; it does not de-pad rows.
        # Keep the output LDS tile tightly packed so the store extent is exactly
        # the per-warp column count. gugu (stage1_act_interleave) writes the
        # de-interleaved swiglu output (C_N = N/2), so each warp stores
        # warp_tile_n/2 columns; otherwise the raw warp_tile_n columns.
        _tdm_store_warp_n = warp_tile_n // 2 if stage1_act_interleave else warp_tile_n
        lds_d_row_stride = _tdm_store_warp_n * elem_bytes_d
        warp_d_bytes = warp_tile_m * lds_d_row_stride
        total_d_bytes = num_warps * warp_d_bytes
        d_output_off = 0
        _lds_d_stride_elems = lds_d_row_stride // 2
        _warp_d_elems = warp_d_bytes // 2
        # per-WMMA-N column stride and per-lane-kgrp stride in bf16 elements.
        # gugu de-interleaves (raw 2 cols -> 1 output col), so both halve.
        _n_col_d_elems = (
            (WMMA_N // 2 if stage1_act_interleave else WMMA_N) * elem_bytes_d // 2
        )
        _kgrp_d_elems = 4 if stage1_act_interleave else (4 * elem_bytes_d)
        d_need_epilogue_fence = total_d_bytes > epilogue_fence_threshold_bytes
        if total_d_bytes > arena_total_bytes:
            arena_total_bytes = total_d_bytes
            arena_alloc.ptr = total_d_bytes
    check_smem_capacity(arena_total_bytes, gpu_arch)

    # TENSORcnt is tracked per-wave in hardware. The regular path issues four
    # tensor ops per wave per K-stage, while the wave-specialized path issues
    # only one tensor op from each dedicated loader wave. When A-scale is hoisted
    # to the prologue (tdm_as_in_prologue), the non-wst loop drops the per-step As
    # load (4->3, dual-B 6->5); the wst loop still issues one op per wave (the
    # freed As wave now carries the second B half).
    TDM_LOADS_PER_STEP = (
        1
        if wave_specialized_tdm
        else ((6 if stage1_dual_b else 4) - (1 if tdm_as_in_prologue else 0))
    )
    tail_plan = [
        (ls, cs, o * TDM_LOADS_PER_STEP // 2 if o > 0 else o)
        for ls, cs, o in _base_tail_plan
    ]

    # Pre-compute epilogue sub-tile layout (unified for FP4 vec16 and FP8 vec8)
    _sub_tiles = []
    for _wm in range(wmma_m_rep):
        for _wn in range(wmma_n_rep):
            if is_fp4:
                # vec<16,f32>: split into 2 x 8 elements (2 x 16-col halves)
                for _half in range(2):
                    acc_idx = _wm * wmma_n_rep + _wn
                    vec_base = _half * 8
                    m_off = _wm * WMMA_M
                    n_sub = _wn * 2 + _half
                    _sub_tiles.append((acc_idx, vec_base, m_off, n_sub))
            else:
                # vec<8,f32>: single 8-element block
                acc_idx = _wm * wmma_n_rep + _wn
                m_off = _wm * WMMA_M
                n_sub = _wn
                _sub_tiles.append((acc_idx, 0, m_off, n_sub))

    COMPUTE_SCHEDULE_ROW_MAJOR_STREAMING = "row_major_streaming"
    COMPUTE_SCHEDULE_FP4_COL_BAND = "fp4_col_band"

    def _pick_compute_schedule_kind():
        # The FP4 col-band (quadrant) schedule reduces VGPR bank conflicts by
        # splitting B loads into left/right halves and processing four quadrants
        # (top-left, bottom-left, top-right, bottom-right).  This distributes
        # accumulator writes across different VGPR bank groups and overlaps
        # B-right loading with quadrant-1 WMMA compute.
        if not is_fp4:
            return COMPUTE_SCHEDULE_ROW_MAJOR_STREAMING
        if wmma_m_rep % 2 != 0 or wmma_n_rep % 2 != 0:
            return COMPUTE_SCHEDULE_ROW_MAJOR_STREAMING
        if n_accs < 8:
            return COMPUTE_SCHEDULE_ROW_MAJOR_STREAMING
        return COMPUTE_SCHEDULE_FP4_COL_BAND

    compute_schedule_kind = _pick_compute_schedule_kind()
    use_fp4_bank_friendly_schedule = (
        compute_schedule_kind == COMPUTE_SCHEDULE_FP4_COL_BAND
    )
    needs_grouped_row_masked_store = grouped_masked_m and (M % tile_m != 0)
    kernel_tag_mode = str(kernel_tag).replace("-", "_")
    _act_tag = stage1_act_mode if stage1_act_mode is not None else "noact"
    _quant_tag = (
        f"_q{stage1_quant_out_mode}r{int(stage1_quant_wmma_rep)}"
        if stage1_quant_out_mode is not None
        else ""
    )
    module_name = (
        f"kernel_mxscale_moe_gemm_{data_format}"
        f"_m{M}n{N}k{K}e{batch_count}"
        f"_t{tile_m}x{tile_n}x{tile_k}_w{m_warp}x{n_warp}"
        f"_b{num_buffers}_sk{split_k}"
        f"_{_act_tag}_{out_dtype}"
        f"_wst{int(wave_specialized_tdm)}"
        f"_asprol{int(tdm_as_in_prologue)}"
        f"_bias{int(epilogue_bias_mode)}"
        f"_masked{int(grouped_masked_m)}"
        f"_pers{int(grouped_persistent_m)}"
        f"_contig{int(grouped_contiguous_m)}"
        f"{_quant_tag}"
    ).replace("-", "_")

    if use_fp4_bank_friendly_schedule:
        _bank_half_wm = wmma_m_rep // 2
        _bank_half_wn = wmma_n_rep // 2
        _bank_group_size = _bank_half_wm * _bank_half_wn
        _bank_half_b_scale_rep = b_scale_load_rep // 2
        _bank_group_to_row_major = []
        for _wm in range(_bank_half_wm):
            for _wn in range(_bank_half_wn):
                _bank_group_to_row_major.append(_wm * wmma_n_rep + _wn)
        for _wm in range(_bank_half_wm, wmma_m_rep):
            for _wn in range(_bank_half_wn):
                _bank_group_to_row_major.append(_wm * wmma_n_rep + _wn)
        for _wm in range(_bank_half_wm):
            for _wn in range(_bank_half_wn, wmma_n_rep):
                _bank_group_to_row_major.append(_wm * wmma_n_rep + _wn)
        for _wm in range(_bank_half_wm, wmma_m_rep):
            for _wn in range(_bank_half_wn, wmma_n_rep):
                _bank_group_to_row_major.append(_wm * wmma_n_rep + _wn)

    @flyc.kernel(name=module_name, known_block_size=[block_threads, 1, 1])
    def kernel_mxscale_gemm(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_bias: fx.Pointer,
        arg_masked_m: fx.Pointer,
        arg_m_tile_prefix: fx.Pointer,
        arg_m_tile_map: fx.Pointer,
        i32_m_tile_bound: fx.Int32,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        f32_swiglu_limit: fx.Float32,
    ):
        # Enable back-to-back WMMA issue (SCHED_MODE bit[4] = DISABLE_VALU_STALL)
        rocdl.disable_xdl_arb_stall()

        if const_expr(inst_prefetch):
            from flydsl._mlir.dialects import llvm as llvm_dialect

            if arith.cmpi(
                arith.CmpIPredicate.eq, rocdl.wave_id(), arith.constant(0, type=T.i32)
            ):
                _prefetch_lines = [
                    "s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 8, 1), 1"
                ]
                for _pg in range_constexpr(10):
                    _prefetch_lines.append(
                        f"s_prefetch_inst_pc_rel {_pg * 4096}, s0, 31"
                    )
                llvm_dialect.inline_asm(
                    None,
                    [],
                    "\n".join(_prefetch_lines),
                    "",
                    has_side_effects=True,
                )

        tx = gpu.thread_id("x")
        bx = arith.index_cast(T.index, _raw(gpu.block_id("x")))
        by = arith.index_cast(T.index, _raw(gpu.block_id("y")))
        m_tiles_per_batch = (arith.index(M) + arith.index(tile_m - 1)) // arith.index(
            tile_m
        )

        def build_buffer_resource_from_ptr(p, *, num_records_bytes=None):
            """Build an AMD buffer resource from an ``fx.Pointer`` kernel arg.

            Replaces ``buffer_ops.create_buffer_resource(memref, ...)`` now that the
            kernel receives bare pointers (so kernarg preload is not blocked by the
            per-tensor shape/stride aggregate). ``num_records_bytes=None`` requests
            the maximum buffer size, matching the old ``max_size=True`` behavior.
            """
            addr_i64 = arith.index_cast(T.i64, ptrtoint(p))
            return buffer_ops.create_buffer_resource_from_addr(
                addr_i64, num_records_bytes=num_records_bytes
            )

        def build_memref_from_ptr(p):
            """Adapt an ``fx.Pointer`` for ``make_tensor_descriptor_2d`` / ``l2_prefetch_tile``.

            Those helpers read ``global_ptr.__extract_to_ir_values__()[0]`` and feed it
            to ``fly.extract_aligned_pointer_as_index``, whose verifier requires a
            memref -- not the ``!fly.ptr`` that a bare pointer kernel arg lowers to. A
            1-D identity view over the pointer yields a global memref whose aligned base
            is the pointer; the view's shape is irrelevant because the descriptor
            supplies its own ``tensor_shape``/``strides``.
            """
            return p.view(make_identity_layout((1,)))

        def _emit_tile(
            batch_idx,
            bx_local,
            by_local,
            bz,
            tile_valid_override=None,
            valid_m_override=None,
            flat_m_base_override=None,
        ):
            blk_m = bx_local * arith.index(tile_m)
            blk_n = by_local * arith.index(tile_n)
            split_k_base = bz * arith.index(split_k_chunk)
            batch_m_base = batch_idx * arith.index(M)
            batch_b_base = batch_idx * arith.index(B_TOTAL_N // 16)
            batch_as_base = batch_idx * arith.index(M // wmma_m_rep)
            batch_bs_base = batch_idx * arith.index(B_TOTAL_N // BS_N32K4_BLOCK_N)
            m_idx = arith.index_cast(T.index, i32_m.ir_value())
            if const_expr(grouped_contiguous_m):
                split_k_m_offset = bz * m_idx
            else:
                split_k_m_offset = bz * arith.index(batch_count * M)
            flat_m_base_input = batch_m_base + blk_m
            if flat_m_base_override is not None:
                flat_m_base_input = flat_m_base_override
            group_m_base = flat_m_base_input - blk_m
            flat_m_base = split_k_m_offset + flat_m_base_input
            tile_valid = arith.constant(1, type=ir.IntegerType.get_signless(1))
            valid_m_i32 = i32_m.ir_value()
            if const_expr(grouped_masked_m):
                if valid_m_override is not None:
                    valid_m_i32 = valid_m_override
                else:
                    masked_m_rsrc = build_buffer_resource_from_ptr(arg_masked_m)
                    valid_m_i32 = buffer_ops.buffer_load(
                        masked_m_rsrc,
                        arith.index_cast(T.i32, batch_idx),
                        vec_width=1,
                        dtype=T.i32,
                    )
                if const_expr(grouped_persistent_m):
                    if tile_valid_override is not None:
                        tile_valid = tile_valid_override
                else:
                    if tile_valid_override is not None:
                        tile_valid = tile_valid_override
                    else:
                        tile_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, blk_m),
                            valid_m_i32,
                        )

            _oob_a_row_bound = None
            if const_expr(grouped_masked_m):
                _oob_a_row_bound = group_m_base + arith.index_cast(T.index, valid_m_i32)

            if const_expr(use_cluster):
                local_x, local_y = gpu.compute_cluster_position()
                a_mcast_mask, b_mcast_mask = gpu.compute_mcast_masks(
                    local_x, local_y, cluster_m, cluster_n
                )
            else:
                a_mcast_mask = 0
                b_mcast_mask = 0

            layout_thr = fx.make_layout(
                (m_warp, n_warp, 2, 16), (n_warp * WAVE_SIZE, WAVE_SIZE, 16, 1)
            )
            thr_coord = idx2crd(fx.Int32(tx), layout_thr)
            wave_m_idx, wave_n_idx, lane_kgrp, lane16 = (
                fx.get(thr_coord, 0),
                fx.get(thr_coord, 1),
                fx.get(thr_coord, 2),
                fx.get(thr_coord, 3),
            )

            warp_m_base = wave_m_idx * arith.index(warp_tile_m)
            warp_n_base = wave_n_idx * arith.index(warp_tile_n)

            n_stride = arith.index(C_N)
            if const_expr(grouped_contiguous_m):
                c_rows = m_idx * arith.index(split_k)
            elif const_expr(batch_count > 1):
                c_rows = arith.index(split_k * batch_count * M)
            else:
                c_rows = m_idx * arith.index(split_k)
            c_nrec = c_rows * n_stride * arith.index(elem_bytes_d)
            c_rsrc = build_buffer_resource_from_ptr(arg_c, num_records_bytes=c_nrec)
            if const_expr(epilogue_bias_mode):
                bias_rsrc = build_buffer_resource_from_ptr(arg_bias)
            zero_i32 = arith.constant(0, type=T.i32)

            # TDM descriptors / L2 prefetch take a memref-style global_ptr; adapt
            # the bare pointer kernel args once here (see build_memref_from_ptr).
            _a_src = build_memref_from_ptr(arg_a)
            _b_src = build_memref_from_ptr(arg_b)
            _as_src = build_memref_from_ptr(arg_a_scale)
            _bs_src = build_memref_from_ptr(arg_b_scale)
            _c_src = build_memref_from_ptr(arg_c)

            def make_desc_a(memref, k_base):
                k_packed_off = k_base // arith.index(PACK_FACTOR_A)
                return tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_a_src,
                    lds_memref=memref,
                    global_offset=(flat_m_base_input, k_packed_off),
                    tensor_shape=(
                        m_idx if const_expr(grouped_contiguous_m) else batch_count * M,
                        K_packed_a,
                    ),
                    strides=(K_packed_a, 1),
                    tile_shape=(tile_m, packed_tile_k_a),
                    elem_bytes=1,
                    pad_interval=packed_tile_k_a,
                    pad_amount=LDS_PAD_A_BYTES,
                    num_warps=tdm_desc_num_warps,
                    workgroup_mask=a_mcast_mask,
                    atomic_barrier_enable=atomic_barrier_enable,
                    oob_outer_bound=_oob_a_row_bound,
                )

            def make_desc_b(memref, k_base, n_offset=0):
                k_packed_off = k_base // arith.index(PACK_FACTOR_B)
                return tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_b_src,
                    lds_memref=memref,
                    global_offset=(
                        batch_b_base
                        + (blk_n + arith.index(n_offset)) // arith.index(16),
                        k_packed_off * arith.index(16),
                    ),
                    tensor_shape=(batch_count * (B_TOTAL_N // 16), K_packed_b * 16),
                    strides=(K_packed_b * 16, 1),
                    tile_shape=(tile_n // 16, packed_tile_k_b * 16),
                    elem_bytes=1,
                    pad_interval=0,
                    pad_amount=0,
                    num_warps=b_desc_num_warps,
                    workgroup_mask=b_mcast_mask,
                    atomic_barrier_enable=atomic_barrier_enable,
                )

            def make_desc_as(memref, k_base):
                k_scale_off = k_base // arith.index(SCALE_BLOCK)
                outer_off = blk_m // arith.index(wmma_m_rep)
                inner_off = k_scale_off * arith.index(wmma_m_rep)
                a_scale_row_base = batch_as_base + outer_off
                if flat_m_base_override is not None:
                    a_scale_row_base = flat_m_base_input // arith.index(wmma_m_rep)
                return tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_as_src,
                    lds_memref=memref,
                    global_offset=(a_scale_row_base, inner_off),
                    tensor_shape=(
                        (
                            m_idx // arith.index(wmma_m_rep)
                            if const_expr(grouped_contiguous_m)
                            else batch_count * (M // wmma_m_rep)
                        ),
                        K_scale * wmma_m_rep,
                    ),
                    strides=(wmma_m_rep * K_scale, 1),
                    tile_shape=(WMMA_M * m_warp, interleaved_scale_cols_a),
                    elem_bytes=1,
                    pad_interval=0,
                    pad_amount=0,
                    num_warps=tdm_desc_num_warps,
                    workgroup_mask=a_mcast_mask,
                    atomic_barrier_enable=atomic_barrier_enable,
                )

            def make_desc_as_prologue(memref, k_base):
                # One-shot resident A-scale load for tdm_as_in_prologue: a single
                # wave (num_warps=1, issued from wave0) brings the whole K-chunk's
                # A-scale tile (full width = as_full_row_stride) into LDS, matching
                # the global 2D layout so the compute reads it with the same
                # within-tile interleave, just a wider row stride.
                k_scale_off = k_base / arith.index(SCALE_BLOCK)
                outer_off = blk_m / arith.index(wmma_m_rep)
                inner_off = k_scale_off * arith.index(wmma_m_rep)
                a_scale_row_base = batch_as_base + outer_off
                if flat_m_base_override is not None:
                    a_scale_row_base = flat_m_base / arith.index(wmma_m_rep)
                return tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_as_src,
                    lds_memref=memref,
                    global_offset=(a_scale_row_base, inner_off),
                    tensor_shape=(
                        (
                            c_rows / arith.index(wmma_m_rep)
                            if const_expr(grouped_contiguous_m)
                            else batch_count * (M // wmma_m_rep)
                        ),
                        K_scale * wmma_m_rep,
                    ),
                    strides=(wmma_m_rep * K_scale, 1),
                    tile_shape=(WMMA_M * m_warp, as_full_row_stride),
                    elem_bytes=1,
                    pad_interval=0,
                    pad_amount=0,
                    num_warps=1,
                    workgroup_mask=a_mcast_mask,
                    atomic_barrier_enable=atomic_barrier_enable,
                )

            def make_desc_bs(memref, k_base, n_offset=0):
                # n32k4 gmem: (batch*(N//32) super-rows, K_scale*32 cols); each tile
                # is (tile_n//32) super-rows x (scale_k_per_tile*32) cols.
                k_scale_off = k_base // arith.index(SCALE_BLOCK)
                outer_off = (blk_n + arith.index(n_offset)) // arith.index(
                    BS_N32K4_BLOCK_N
                )
                inner_off = k_scale_off * arith.index(BS_N32K4_BLOCK_N)
                return tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_bs_src,
                    lds_memref=memref,
                    global_offset=(batch_bs_base + outer_off, inner_off),
                    tensor_shape=(
                        batch_count * (B_TOTAL_N // BS_N32K4_BLOCK_N),
                        K_scale * BS_N32K4_BLOCK_N,
                    ),
                    strides=(K_scale * BS_N32K4_BLOCK_N, 1),
                    tile_shape=(
                        tile_n // BS_N32K4_BLOCK_N,
                        scale_k_per_tile * BS_N32K4_BLOCK_N,
                    ),
                    elem_bytes=1,
                    pad_interval=0,
                    pad_amount=0,
                    num_warps=tdm_desc_num_warps,
                    workgroup_mask=b_mcast_mask,
                    atomic_barrier_enable=atomic_barrier_enable,
                )

            if const_expr(wave_specialized_tdm):
                tdm_wave_id = rocdl.wave_id()
                if const_expr(tdm_as_in_prologue):
                    # wave0/wave1 -> B (cooperative halves), wave2 -> A, wave3 -> Bs.
                    tdm_wave_is_b = tdm_wave_id < fx.Int32(2)
                    tdm_wave_is_a = tdm_wave_id == fx.Int32(2)

                    def _select_wave_tdm_value(a_value, b_value, as_value, bs_value):
                        # wave2 -> A, default (wave3) -> Bs; as_value is unused.
                        result = arith.select(tdm_wave_is_a, a_value, bs_value)
                        # wave0, wave1 -> B (per-wave half already baked in).
                        return arith.select(tdm_wave_is_b, b_value, result)

                else:
                    # Original wst: one tensor per wave -- wave0=A, wave1=B,
                    # wave2=A-scale, wave3=B-scale.
                    tdm_wave_is_a = tdm_wave_id == fx.Int32(0)
                    tdm_wave_is_b = tdm_wave_id == fx.Int32(1)
                    tdm_wave_is_as = tdm_wave_id == fx.Int32(2)

                    def _select_wave_tdm_value(a_value, b_value, as_value, bs_value):
                        result = arith.select(tdm_wave_is_as, as_value, bs_value)
                        result = arith.select(tdm_wave_is_b, b_value, result)
                        return arith.select(tdm_wave_is_a, a_value, result)

            elem_ty_lds = T.f16

            def _precompute_a_lane_bases(lds_ptr):
                """Precompute per-wm A fragment lane base addresses (byte offsets)."""
                row_base = (warp_m_base + lane16) * arith.index(lds_a_stride_bytes)
                # K-dimension interleaving: kgrp0/kgrp1 read alternating 128-bit chunks
                # All formats: kgrp offset = 16 bytes (one ds_load_b128 width)
                k_half_off = lane_kgrp * arith.index(16)
                bases = []
                for wm in range_constexpr(wmma_m_rep):
                    base = (
                        row_base
                        + arith.index(wm * WMMA_M * lds_a_stride_bytes)
                        + k_half_off
                    )
                    bases.append(base)
                return lds_ptr, bases

            def load_a_frag(lds_buffer, a_lane_base, ks):
                """Load one A-fragment from LDS.

                FP4: vec<8xi32> via 2 x ds_load_b128 (32 bytes per lane).
                FP8/A8W4: vec<16xi32> via 4 x ds_load_b128 (64 bytes per lane).
                  Interleaved K layout:
                  kgrp0 reads bytes [0:15],[32:47],[64:79],[96:111] (stride=32)
                  kgrp1 reads bytes [16:31],[48:63],[80:95],[112:127] (stride=32)
                """
                k_byte_off = arith.index(ks * WMMA_K // PACK_FACTOR_A)
                byte_off = a_lane_base + k_byte_off
                v0 = lds_load_b128_raw(lds_buffer, byte_off)
                if const_expr(is_fp4):
                    # Interleaved stride=32: +0, +32
                    v1 = lds_load_b128_raw(lds_buffer, byte_off + arith.index(32))
                    return vector.shuffle(v0, v1, list(range(8)))
                else:
                    # Interleaved stride=32: +0, +32, +64, +96
                    v1 = lds_load_b128_raw(lds_buffer, byte_off + arith.index(32))
                    v2 = lds_load_b128_raw(lds_buffer, byte_off + arith.index(64))
                    v3 = lds_load_b128_raw(lds_buffer, byte_off + arith.index(96))
                    v01 = vector.shuffle(v0, v1, list(range(8)))
                    v23 = vector.shuffle(v2, v3, list(range(8)))
                    return vector.shuffle(v01, v23, list(range(16)))

            def _precompute_b_lane_bases(lds_ptr):
                """Precompute per-wn B fragment lane base addresses (byte offsets).

                FP4: 2 bases per wn (32-col WMMA = 2 N-groups of 16).
                FP8: 1 base per wn (16-col WMMA = 1 N-group).
                A8W4: 1 base per wn (16-col WMMA, FP4 packed weight).

                K-dimension interleaving for FP8/A8W4:
                  kgrp0 and kgrp1 read alternating 16x16 tiles (stride = 2 tiles).
                  kgrp offset = 1 tile = 256 bytes.
                """
                _ngroup_stride = packed_tile_k_b * 16
                _n_group_base = arith.index(warp_tile_n // 16) * wave_n_idx
                row_off = lane16 * arith.index(16)
                # All formats: interleaved -- kgrp offset = 1 tile = 256 bytes
                k_tile_off = lane_kgrp * arith.index(256)
                bases = []
                if const_expr(is_fp4):
                    for wn_half in range_constexpr(wmma_n_rep * 2):
                        ngroup_off = _n_group_base * arith.index(
                            _ngroup_stride
                        ) + arith.index(wn_half * _ngroup_stride)
                        bases.append(ngroup_off + row_off + k_tile_off)
                else:
                    # FP8 and A8W4: 1 base per wn (16-col WMMA)
                    for wn in range_constexpr(wmma_n_rep):
                        ngroup_off = _n_group_base * arith.index(
                            _ngroup_stride
                        ) + arith.index(wn * _ngroup_stride)
                        bases.append(ngroup_off + row_off + k_tile_off)
                return lds_ptr, bases

            def load_b_frag(lds_buffer, b_lane_bases, wn, ks):
                """Load one B-fragment from preshuffled LDS.

                FP4: 32x128 -> vec<16xi32> from 2 N-groups (bases[wn*2], bases[wn*2+1]).
                FP8: 16x128 -> vec<16xi32> from 1 N-group (bases[wn]).
                A8W4: 16x128 FP4 -> vec<8xi32> from 1 N-group (bases[wn]).

                K-dimension interleaving (FP8/A8W4):
                  Stride = 2 tiles = 512 bytes between loads.
                  kgrp0 reads tiles 0,2,4,6; kgrp1 reads tiles 1,3,5,7.
                """
                if const_expr(is_fp4):
                    # FP4: 2 N-groups per wn, 4 tiles per N-group
                    # Interleaved stride=512 (2 tiles): kgrp0->tiles 0,2; kgrp1->tiles 1,3
                    _num_tiles = (
                        WMMA_K // PACK_FACTOR_B // 16
                    )  # 4 tiles total per N-group
                    k_subtile_off = arith.index(ks * _num_tiles * 256)
                    base0 = b_lane_bases[wn * 2] + k_subtile_off
                    v0 = lds_load_b128_raw(lds_buffer, base0)
                    v1 = lds_load_b128_raw(lds_buffer, base0 + arith.index(512))
                    base1 = b_lane_bases[wn * 2 + 1] + k_subtile_off
                    v2 = lds_load_b128_raw(lds_buffer, base1)
                    v3 = lds_load_b128_raw(lds_buffer, base1 + arith.index(512))
                    v01 = vector.shuffle(v0, v1, list(range(8)))
                    v23 = vector.shuffle(v2, v3, list(range(8)))
                    return vector.shuffle(v01, v23, list(range(16)))
                elif const_expr(is_a8w4):
                    # A8W4: FP4 weight, 4 tiles per N-group
                    # Interleaved stride=512: kgrp0->tiles 0,2; kgrp1->tiles 1,3
                    _num_tiles = WMMA_K // PACK_FACTOR_B // 16  # 4 tiles total
                    k_subtile_off = arith.index(ks * _num_tiles * 256)
                    base0 = b_lane_bases[wn] + k_subtile_off
                    v0 = lds_load_b128_raw(lds_buffer, base0)
                    v1 = lds_load_b128_raw(lds_buffer, base0 + arith.index(512))
                    return vector.shuffle(v0, v1, list(range(8)))
                else:
                    # FP8: 8 tiles per N-group
                    # Interleaved stride=512: kgrp0->tiles 0,2,4,6; kgrp1->tiles 1,3,5,7
                    _num_tiles = WMMA_K // PACK_FACTOR_B // 16  # 8 tiles total
                    k_subtile_off = arith.index(ks * _num_tiles * 256)
                    base0 = b_lane_bases[wn] + k_subtile_off
                    v0 = lds_load_b128_raw(lds_buffer, base0)
                    v1 = lds_load_b128_raw(lds_buffer, base0 + arith.index(512))
                    v2 = lds_load_b128_raw(lds_buffer, base0 + arith.index(1024))
                    v3 = lds_load_b128_raw(lds_buffer, base0 + arith.index(1536))
                    v01 = vector.shuffle(v0, v1, list(range(8)))
                    v23 = vector.shuffle(v2, v3, list(range(8)))
                    return vector.shuffle(v01, v23, list(range(16)))

            def _precompute_scale_lane_bases(
                lds_ptr, warp_base, reps, interleaved_cols
            ):
                """Precompute scale lane bases (byte offsets)."""
                warp_lds_row = warp_base // arith.index(reps) + lane16
                base = warp_lds_row * arith.index(interleaved_cols)
                if const_expr(is_fp4 or is_a8w4):
                    # FP4/A8W4: always add lane_kgrp offset (no opsel on BScale)
                    base = base + lane_kgrp * arith.index(SCALES_PER_WMMA)
                else:
                    # FP8: conditional on opsel
                    if const_expr(use_scale_opsel):
                        base = base + lane_kgrp * arith.index(SCALES_PER_WMMA)
                return lds_ptr, [base]

            def load_scale_b128(lds_buffer, scale_base, reps, ks=0):
                """Load all wmma_rep scales via ds_load_b128(s) for K-subtile *ks*."""
                ks_byte_off = ks * reps * SCALES_PER_WMMA
                eff_base = (
                    scale_base
                    if ks_byte_off == 0
                    else scale_base + arith.index(ks_byte_off)
                )
                num_loads = (reps + 3) // 4
                vecs = []
                for ld in range_constexpr(num_loads):
                    off = eff_base if ld == 0 else eff_base + arith.index(ld * 16)
                    vecs.append(lds_load_b128_raw(lds_buffer, off))
                results = []
                for i in range_constexpr(reps):
                    vi = vector.extract(
                        vecs[i // 4], static_position=[i % 4], dynamic_position=[]
                    )
                    results.append(vi)
                return results

            # Runtime byte offset into the resident full-As LDS buffer for the
            # tile currently being computed (set by the compute loop before each
            # compute_tile call). Only used when tdm_as_in_prologue is on.
            _as_full_base_off = [arith.index(0)]

            def _load_a_scales(as_buf, as_bases, reps, ks=0):
                """A-scale fragments for one K-subtile.

                Default: load the current stage's A-scale tile from the rotating
                LDS ring (load_scale_b128).

                tdm_as_in_prologue: the entire A-scale was loaded once in the
                prologue into a single full-size LDS buffer; read this tile's
                slice via a runtime base offset (_as_full_base_off) into it.
                """
                if const_expr(tdm_as_in_prologue):
                    return load_scale_b128(
                        as_buf, as_bases[0] + _as_full_base_off[0], reps, ks
                    )
                return load_scale_b128(as_buf, as_bases[0], reps, ks)

            is_full_n32k4 = is_fp4 or b_opsel_on  # warp covers a full 32-row super-row
            _bs_row_bytes = scale_k_per_tile * BS_N32K4_BLOCK_N  # LDS super-row width

            def _precompute_b_scale_n32k4_base(lds_ptr, warp_n_base):
                """Per-lane byte base at this warp's first super-row, ks 0, tile 0."""
                super_local = warp_n_base / arith.index(BS_N32K4_BLOCK_N)
                base = super_local * arith.index(_bs_row_bytes) + lane16 * arith.index(
                    SCALES_PER_WMMA  # each lane owns one dword (row32 == lane)
                )
                if const_expr(is_full_n32k4):
                    # lane_kgrp picks the 16-row half; op_sel selects the N-tile.
                    base = base + lane_kgrp * arith.index(BS_N32K4_HALF_BYTES)
                elif const_expr(warp_tile_n < BS_N32K4_BLOCK_N):
                    # warp_tile_n==16: two warps share a super-row — even wave_n_idx
                    # = low half, odd = high half (mirrors per-pair's lane_kgrp).
                    warp_half = wave_n_idx % arith.index(2)
                    base = base + warp_half * arith.index(BS_N32K4_HALF_BYTES)
                return lds_ptr, [base]

            def _load_b_scale_n32k4(lds_buffer, scale_base, ks, wn_start, wn_count):
                # per-pair: wn picks the super-row; per-tile: wn is always 0 (single
                # N-tile) so this reduces to k_off, with the base holding the half.
                k_off = ks * BS_N32K4_KSTEP_BYTES
                results = []
                for i in range_constexpr(wn_count):
                    wn = wn_start + i
                    off = scale_base + arith.index(wn * _bs_row_bytes + k_off)
                    results.append(lds_load_b32_raw(lds_buffer, off))
                return results

            def _load_b_and_scales(
                b_buf, b_bases, bs_buf, bs_bases, as_buf, as_bases, ks
            ):
                """Load B frags + all scales for one K-subtile."""
                b_frags = [
                    load_b_frag(b_buf, b_bases, wn, ks)
                    for wn in range_constexpr(wmma_n_rep)
                ]
                _n_units = wmma_n_rep // 2 if b_opsel_on else wmma_n_rep
                b_scales = _load_b_scale_n32k4(bs_buf, bs_bases[0], ks, 0, _n_units)
                a_scales_all = _load_a_scales(as_buf, as_bases, wmma_m_rep, ks)
                if const_expr(use_scale_opsel):
                    a_scales = a_scales_all[::2]
                else:
                    a_scales = a_scales_all
                return b_frags, b_scales, a_scales

            def _emit_wmma(accs, wm, wn, ks, a_frag, b_frags, a_scales, b_scales):
                """Emit one WMMA instruction (format-specific)."""
                idx = wm * wmma_n_rep + wn
                if const_expr(use_scale_opsel):
                    a_scale_idx = wm // 2
                    a_opsel = wm % 2
                else:
                    a_scale_idx = wm
                    a_opsel = 0

                if const_expr(is_fp4):
                    # 32x16 WMMA with A/B swap: SRC0=B, SRC1=A
                    accs[idx] = rocdl.wmma_scale_f32_32x16x128_f4(
                        T.vec(16, T.f32),
                        b_frags[wn],
                        a_frag,
                        accs[idx],
                        b_scales[wn],
                        a_scales[a_scale_idx],
                        scaleAType=0,
                        scaleBType=a_opsel,
                    )
                else:
                    # 16x16x128 WMMA: A8W4 (fmtA=FP4) or FP8 (fmtA=FP8).
                    if const_expr(b_opsel_on):
                        b_scale_idx = wn // 2
                        b_opsel = wn % 2
                    else:
                        b_scale_idx = wn
                        b_opsel = 0
                    accs[idx] = rocdl.wmma_scale_f32_16x16x128_f8f6f4(
                        T.vec(8, T.f32),
                        b_frags[wn],
                        a_frag,
                        accs[idx],
                        b_scales[b_scale_idx],
                        a_scales[a_scale_idx],
                        fmtA=4 if is_a8w4 else 0,
                        fmtB=0,
                        scaleAType=b_opsel,
                        scaleBType=a_opsel,
                    )

            def _a_streaming_compute(
                accs,
                a_buf,
                a_bases,
                b_frags,
                b_scales,
                a_scales,
                ks,
                emit_filler=None,
                next_bs_info=None,
                mid_compute_callback=None,
            ):
                """Half-based A-streaming with zigzag wn ordering.

                When *next_bs_info* is provided, the next K-subtile's B+scale
                loads are issued BEFORE the s_wait_dscnt so they overlap with
                the current WMMA execution (partial drain pattern).
                """
                next_result = None
                _front_wm = (wmma_m_rep + 1) // 2
                _back_wm = wmma_m_rep - _front_wm

                def _emit_rows(start_wm, a_frags):
                    for frag_i in range_constexpr(len(a_frags)):
                        wm = start_wm + frag_i
                        is_last = wm == wmma_m_rep - 1
                        if const_expr(is_last and emit_filler is not None):
                            rocdl.sched_barrier(0)
                            emit_filler()
                        for wn_raw in range_constexpr(wmma_n_rep):
                            wn = (wmma_n_rep - 1 - wn_raw) if (wm % 2 == 1) else wn_raw
                            _emit_wmma(
                                accs,
                                wm,
                                wn,
                                ks,
                                a_frags[frag_i],
                                b_frags,
                                a_scales,
                                b_scales,
                            )

                # WST + as_prologue issues a single (per-wave) next-stage TDM, so
                # issue it as early as possible -- its global->LDS DMA then overlaps
                # the ENTIRE WMMA body (front + back rows). For the other paths the
                # callback issues several TDMs (e.g. non-WST = 6) whose addresses
                # would bloat register pressure if hoisted, so keep them mid-compute.
                _cb_early = wave_specialized_tdm and tdm_as_in_prologue
                if const_expr(mid_compute_callback is not None and _cb_early):
                    rocdl.sched_barrier(0)
                    mid_compute_callback()
                    rocdl.sched_barrier(0)

                a_frags_front = [
                    load_a_frag(a_buf, a_bases[wm], ks)
                    for wm in range_constexpr(_front_wm)
                ]

                _use_partial_drain = (
                    next_bs_info is not None and _front_wm * wmma_n_rep >= 4
                )

                if const_expr(_use_partial_drain):
                    nb_buf, nb_bases, nbs_buf, nbs_bases, nas_buf, nas_bases, n_ks = (
                        next_bs_info
                    )
                    next_result = _load_b_and_scales(
                        nb_buf, nb_bases, nbs_buf, nbs_bases, nas_buf, nas_bases, n_ks
                    )
                    rocdl.s_wait_dscnt(_bs_ds_loads)
                else:
                    rocdl.s_wait_dscnt(0)

                _emit_rows(0, a_frags_front)

                if const_expr(mid_compute_callback is not None and not _cb_early):
                    rocdl.sched_barrier(0)
                    mid_compute_callback()

                if const_expr(_back_wm > 0):
                    a_frags_back = [
                        load_a_frag(a_buf, a_bases[_front_wm + h], ks)
                        for h in range_constexpr(_back_wm)
                    ]
                    _back_drain = _bs_ds_loads if _use_partial_drain else 0
                    rocdl.s_wait_dscnt(_back_drain)
                    _emit_rows(_front_wm, a_frags_back)

                if const_expr(_use_partial_drain):
                    return accs, next_result
                if const_expr(next_bs_info is not None):
                    nb_buf, nb_bases, nbs_buf, nbs_bases, nas_buf, nas_bases, n_ks = (
                        next_bs_info
                    )
                    next_result = _load_b_and_scales(
                        nb_buf, nb_bases, nbs_buf, nbs_bases, nas_buf, nas_bases, n_ks
                    )
                    return accs, next_result
                return accs

            # -- Compute on one LDS buffer --
            def compute_tile(
                accs_in,
                lds_a,
                lds_b,
                lds_as,
                lds_bs,
                emit_filler=None,
                mid_compute_callback=None,
            ):
                current_accs = list(accs_in)
                a_buf, a_bases = _precompute_a_lane_bases(lds_a)
                b_buf, b_bases = _precompute_b_lane_bases(lds_b)
                as_buf, as_bases = _precompute_scale_lane_bases(
                    lds_as, warp_m_base, wmma_m_rep, _as_lds_cols
                )
                bs_buf, bs_bases = _precompute_b_scale_n32k4_base(lds_bs, warp_n_base)

                if const_expr(k_wmma_steps == 1):
                    b_frags, b_scales, a_scales = _load_b_and_scales(
                        b_buf, b_bases, bs_buf, bs_bases, as_buf, as_bases, 0
                    )
                    current_accs = _a_streaming_compute(
                        current_accs,
                        a_buf,
                        a_bases,
                        b_frags,
                        b_scales,
                        a_scales,
                        0,
                        emit_filler=emit_filler,
                        mid_compute_callback=mid_compute_callback,
                    )
                else:
                    prev_b, prev_bs, prev_as = _load_b_and_scales(
                        b_buf, b_bases, bs_buf, bs_bases, as_buf, as_bases, 0
                    )
                    for ks in range_constexpr(k_wmma_steps - 1):
                        _mid_cb = mid_compute_callback if ks == 0 else None
                        current_accs, (prev_b, prev_bs, prev_as) = _a_streaming_compute(
                            current_accs,
                            a_buf,
                            a_bases,
                            prev_b,
                            prev_bs,
                            prev_as,
                            ks,
                            next_bs_info=(
                                b_buf,
                                b_bases,
                                bs_buf,
                                bs_bases,
                                as_buf,
                                as_bases,
                                ks + 1,
                            ),
                            mid_compute_callback=_mid_cb,
                        )
                    current_accs = _a_streaming_compute(
                        current_accs,
                        a_buf,
                        a_bases,
                        prev_b,
                        prev_bs,
                        prev_as,
                        k_wmma_steps - 1,
                        emit_filler=emit_filler,
                    )
                return current_accs

            def compute_tile_fp4_bank_friendly(
                accs_in,
                lds_a,
                lds_b,
                lds_as,
                lds_bs,
                emit_filler=None,
                mid_compute_callback=None,
            ):
                current_accs = list(accs_in)
                a_buf, a_bases = _precompute_a_lane_bases(lds_a)
                b_buf, b_bases = _precompute_b_lane_bases(lds_b)
                as_buf, as_bases = _precompute_scale_lane_bases(
                    lds_as, warp_m_base, wmma_m_rep, _as_lds_cols
                )
                bs_buf, bs_bases = _precompute_b_scale_n32k4_base(lds_bs, warp_n_base)
                _b_half_scale_loads = _b_scale_ds_loads_half

                def _fp4_get_a_scale_and_opsel(a_scales_all, wm_idx):
                    if const_expr(use_scale_opsel):
                        return a_scales_all[(wm_idx // 2) * 2], wm_idx % 2
                    return a_scales_all[wm_idx], 0

                def _load_a_group(wm_base, wm_count, ks):
                    return [
                        load_a_frag(a_buf, a_bases[wm_base + wm_local], ks)
                        for wm_local in range_constexpr(wm_count)
                    ]

                def _load_b_half(wn_base, ks):
                    return [
                        load_b_frag(b_buf, b_bases, wn_base + wn_local, ks)
                        for wn_local in range_constexpr(_bank_half_wn)
                    ]

                def _load_b_half_bundle(wn_base, rep_start, ks):
                    b_frags = _load_b_half(wn_base, ks)
                    b_scales = _load_b_scale_n32k4(
                        bs_buf,
                        bs_bases[0],
                        ks,
                        rep_start // _bank_half_b_scale_rep,
                        _bank_half_wn,
                    )
                    return b_frags, b_scales

                def _emit_group_rows(
                    group_base,
                    wm_base,
                    a_frags,
                    b_frags,
                    a_scales,
                    b_scales,
                    row_start,
                    row_count,
                    emit_filler_now=False,
                ):
                    if const_expr(emit_filler_now and emit_filler is not None):
                        rocdl.sched_barrier(0)
                        emit_filler()
                    for row_offset in range_constexpr(row_count):
                        wm_local = row_start + row_offset
                        a_frag = a_frags[wm_local]
                        global_wm = wm_base + wm_local
                        a_scale, a_opsel = _fp4_get_a_scale_and_opsel(
                            a_scales, global_wm
                        )
                        row_base = group_base + wm_local * _bank_half_wn
                        for wn_local in range_constexpr(_bank_half_wn):
                            idx = row_base + wn_local
                            current_accs[idx] = rocdl.wmma_scale_f32_32x16x128_f4(
                                T.vec(16, T.f32),
                                b_frags[wn_local],
                                a_frag,
                                current_accs[idx],
                                b_scales[wn_local],
                                a_scale,
                                scaleAType=0,
                                scaleBType=a_opsel,
                            )

                def _emit_group(
                    group_base,
                    wm_base,
                    a_frags,
                    b_frags,
                    a_scales,
                    b_scales,
                    emit_filler_now=False,
                ):
                    _emit_group_rows(
                        group_base,
                        wm_base,
                        a_frags,
                        b_frags,
                        a_scales,
                        b_scales,
                        0,
                        _bank_half_wm,
                        emit_filler_now=emit_filler_now,
                    )

                b_left_frags, b_left_scales = _load_b_half_bundle(0, 0, 0)

                for ks in range_constexpr(k_wmma_steps):
                    is_last_ks = ks == k_wmma_steps - 1
                    a_scales_all = _load_a_scales(as_buf, as_bases, wmma_m_rep, ks)

                    a_top_frags = _load_a_group(0, _bank_half_wm, ks)
                    a_bottom_frags = _load_a_group(_bank_half_wm, _bank_half_wm, ks)

                    # Wait for bottom-A loads; top-A stays in flight during Q1.
                    rocdl.s_wait_dscnt(_bank_half_wm * DS_LOADS_PER_A_FRAG)

                    _emit_group(
                        0,
                        0,
                        a_top_frags,
                        b_left_frags,
                        a_scales_all,
                        b_left_scales,
                    )

                    if const_expr(ks == 0 and mid_compute_callback is not None):
                        rocdl.sched_barrier(0)
                        mid_compute_callback()

                    b_right_frags, b_right_scales = _load_b_half_bundle(
                        _bank_half_wn, _bank_half_b_scale_rep, ks
                    )

                    # Hold only the next B half outstanding while the second
                    # quadrant consumes the current left-half fragments.
                    rocdl.s_wait_dscnt(_bank_half_wn * 4 + _b_half_scale_loads)

                    _emit_group(
                        _bank_group_size,
                        _bank_half_wm,
                        a_bottom_frags,
                        b_left_frags,
                        a_scales_all,
                        b_left_scales,
                    )

                    if const_expr(not is_last_ks):
                        next_left_frags, next_left_scales = _load_b_half_bundle(
                            0, 0, ks + 1
                        )
                        # Older right-half loads must be ready before consuming
                        # them, while the next ks left-half preload can remain in
                        # flight under the final two quadrants.
                        rocdl.s_wait_dscnt(_bank_half_wn * 4 + _b_half_scale_loads)
                    else:
                        rocdl.s_wait_dscnt(0)

                    _emit_group(
                        _bank_group_size * 2,
                        0,
                        a_top_frags,
                        b_right_frags,
                        a_scales_all,
                        b_right_scales,
                    )
                    _emit_group(
                        _bank_group_size * 3,
                        _bank_half_wm,
                        a_bottom_frags,
                        b_right_frags,
                        a_scales_all,
                        b_right_scales,
                        emit_filler_now=is_last_ks,
                    )

                    if const_expr(not is_last_ks):
                        b_left_frags = next_left_frags
                        b_left_scales = next_left_scales

                return current_accs

            def hot_loop_scheduler():
                _half_wm = wmma_m_rep // 2
                _half_wmma = _half_wm * wmma_n_rep
                _b_loads_per_frag = 2 if is_a8w4 else 4
                _a_scale_hint = (wmma_m_rep + 3) // 4
                # Per-ks scale-prefetch hint = (per-ks b-scale) + a-scale.
                _scale_hint = _b_scale_ds_loads_full + _a_scale_hint

                for _ks in range_constexpr(k_wmma_steps):
                    if const_expr(_ks == 0):
                        rocdl.sched_dsrd(
                            wmma_n_rep * _b_loads_per_frag
                            + _scale_hint
                            + _half_wm * DS_LOADS_PER_A_FRAG
                        )
                    else:
                        rocdl.sched_dsrd(_half_wm * DS_LOADS_PER_A_FRAG)
                    rocdl.sched_mfma(_half_wmma)
                    rocdl.sched_dsrd(_half_wm * DS_LOADS_PER_A_FRAG)
                    rocdl.sched_mfma(_half_wmma)
                    if const_expr(_ks < k_wmma_steps - 1):
                        rocdl.sched_dsrd(wmma_n_rep * _b_loads_per_frag + _scale_hint)
                rocdl.sched_barrier(0)

            def hot_loop_scheduler_fp4_bank_friendly():
                _a_all_loads = wmma_m_rep * DS_LOADS_PER_A_FRAG
                _a_scale_loads = (wmma_m_rep + 3) // 4
                _b_half_loads = _bank_half_wn * 4
                _b_half_scale_loads = _b_scale_ds_loads_half
                _group_wmma = _bank_group_size
                _right_half_loads = _b_half_loads + _b_half_scale_loads

                for _ks in range_constexpr(k_wmma_steps):
                    if const_expr(_ks == 0):
                        rocdl.sched_dsrd(
                            _a_all_loads
                            + _a_scale_loads
                            + _b_half_loads
                            + _b_half_scale_loads
                        )
                    else:
                        rocdl.sched_dsrd(_a_all_loads + _a_scale_loads)
                    rocdl.sched_mfma(_group_wmma)
                    rocdl.sched_dsrd(_right_half_loads)
                    rocdl.sched_mfma(_group_wmma)
                    if const_expr(_ks < k_wmma_steps - 1):
                        rocdl.sched_dsrd(_right_half_loads)
                    rocdl.sched_mfma(_group_wmma)
                    rocdl.sched_mfma(_group_wmma)
                rocdl.sched_barrier(0)

            def compute_tile_scheduled(
                accs_in,
                lds_a,
                lds_b,
                lds_as,
                lds_bs,
                emit_filler=None,
                mid_compute_callback=None,
            ):
                if const_expr(compute_schedule_kind == COMPUTE_SCHEDULE_FP4_COL_BAND):
                    return compute_tile_fp4_bank_friendly(
                        accs_in,
                        lds_a,
                        lds_b,
                        lds_as,
                        lds_bs,
                        emit_filler=emit_filler,
                        mid_compute_callback=mid_compute_callback,
                    )
                return compute_tile(
                    accs_in,
                    lds_a,
                    lds_b,
                    lds_as,
                    lds_bs,
                    emit_filler=emit_filler,
                    mid_compute_callback=mid_compute_callback,
                )

            def hot_loop_scheduler_scheduled():
                if const_expr(compute_schedule_kind == COMPUTE_SCHEDULE_FP4_COL_BAND):
                    hot_loop_scheduler_fp4_bank_friendly()
                else:
                    hot_loop_scheduler()

            # -- Epilogue (unified via _sub_tiles) --
            def _get_acc_sub8(accs, acc_idx, vec_base):
                """Extract 8-element sub-vector from accumulator."""
                if const_expr(ACC_VEC_SIZE == 8):
                    return accs[acc_idx]
                indices = [vec_base + i for i in range_constexpr(8)]
                return vector.shuffle(accs[acc_idx], accs[acc_idx], indices)

            def epilogue_prepare_addrs():
                addrs = []
                _bf16_out = out_dtype in ("bf16", "f16")
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    row = flat_m_base + warp_m_base + arith.index(m_off) + lane16
                    col_base = (
                        blk_n
                        + warp_n_base
                        + arith.index(wn * WMMA_N)
                        + lane_kgrp * arith.index(8)
                    )
                    if const_expr(_bf16_out):
                        c_off_bytes = (row * n_stride + col_base) * arith.index(
                            elem_bytes_d
                        )
                        addrs.append(c_off_bytes)
                    else:
                        for half in range_constexpr(2):
                            col = col_base + arith.index(half * 4)
                            c_off = row * n_stride + col
                            addrs.append(c_off)
                return addrs

            _bf16_out = out_dtype in ("bf16", "f16")
            _out_elem_local = (
                T.bf16
                if out_dtype == "bf16"
                else (T.f16 if out_dtype == "f16" else None)
            )

            def _load_bias_vec8(wn, n_offset=0):
                elems = []
                col_base = (
                    blk_n
                    + warp_n_base
                    + arith.index(wn * WMMA_N)
                    + lane_kgrp * arith.index(8)
                    + arith.index(n_offset)
                )
                bias_base = batch_idx * arith.index(B_TOTAL_N) + col_base
                for vi in range_constexpr(8):
                    bias_h = buffer_ops.buffer_load(
                        bias_rsrc,
                        arith.index_cast(T.i32, bias_base + arith.index(vi)),
                        vec_width=1,
                        dtype=_out_elem_local,
                    )
                    elems.append(bias_h.extf(T.f32))
                return vector.from_elements(T.vec(8, T.f32), elems)

            def _add_bias_vec8(acc_vec8, wn, n_offset=0):
                if const_expr(not epilogue_bias_mode):
                    return acc_vec8
                bias_v8 = _load_bias_vec8(wn, n_offset)
                biased = acc_vec8 + bias_v8
                if const_expr(split_k > 1):
                    is_first_split = arith.cmpi(
                        arith.CmpIPredicate.eq,
                        arith.index_cast(T.i32, bz),
                        arith.constant(0, type=T.i32),
                    )
                    elems = []
                    for vi in range_constexpr(8):
                        acc_elem = vector.extract(
                            acc_vec8, static_position=[vi], dynamic_position=[]
                        )
                        biased_elem = vector.extract(
                            biased, static_position=[vi], dynamic_position=[]
                        )
                        elems.append(
                            arith.select(is_first_split, biased_elem, acc_elem)
                        )
                    return vector.from_elements(T.vec(8, T.f32), elems)
                return biased

            def epilogue_stores(final_accs, addrs):
                addr_idx = 0
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                    sub8 = _add_bias_vec8(sub8, wn)
                    if const_expr(needs_grouped_row_masked_store):
                        row_local = blk_m + warp_m_base + arith.index(m_off) + lane16
                        row_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, row_local),
                            valid_m_i32,
                        )
                        store_valid = arith.andi(tile_valid, row_valid)
                        store_if = scf.IfOp(store_valid, results_=[], has_else=False)
                        with ir.InsertionPoint(store_if.then_block):
                            if const_expr(_bf16_out):
                                store_acc_vec8_to_buffer(
                                    sub8,
                                    c_rsrc,
                                    addrs[addr_idx],
                                    out_elem=_out_elem_local,
                                    offset_is_bytes=True,
                                )
                            else:
                                store_acc_vec8_to_buffer(
                                    sub8, c_rsrc, addrs[addr_idx : addr_idx + 2]
                                )
                            scf.YieldOp([])
                        addr_idx += 1 if _bf16_out else 2
                    else:
                        if const_expr(_bf16_out):
                            addr_idx += store_acc_vec8_to_buffer(
                                sub8,
                                c_rsrc,
                                addrs[addr_idx],
                                out_elem=_out_elem_local,
                                offset_is_bytes=True,
                            )
                        else:
                            addr_idx += store_acc_vec8_to_buffer(
                                sub8, c_rsrc, addrs[addr_idx : addr_idx + 2]
                            )

            def _stage1_silu_elem(g):
                neg_log2e = arith.constant(-1.4426950408889634, type=T.f32)
                one = arith.constant(1.0, type=T.f32)
                emu = llvm.call_intrinsic(
                    T.f32, "llvm.amdgcn.exp2.f32", [g * neg_log2e], [], []
                )
                sig = llvm.call_intrinsic(
                    T.f32, "llvm.amdgcn.rcp.f32", [one + emu], [], []
                )
                return g * sig

            def _stage1_act_mul_scalar(g, u):
                one = arith.constant(1.0, type=T.f32)
                alpha = arith.constant(1.702, type=T.f32)
                neg_log2e = arith.constant(-1.4426950408889634, type=T.f32)
                # Runtime clamp bound: host passes the limit (7.0 default for
                # swiglu) or +inf to disable clamping (silu without a limit).
                # min(x, lim) == -max(-x, -lim), expressed via wrapped maximumf.
                neg_lim = -f32_swiglu_limit
                g = -((-g).maximumf(neg_lim))
                u = (-((-u).maximumf(neg_lim))).maximumf(neg_lim)
                if const_expr(stage1_act_mode == "swiglu"):
                    emu = llvm.call_intrinsic(
                        T.f32, "llvm.amdgcn.exp2.f32", [g * alpha * neg_log2e], [], []
                    )
                    sig = llvm.call_intrinsic(
                        T.f32, "llvm.amdgcn.rcp.f32", [one + emu], [], []
                    )
                    return g * sig * (u + one)
                return _stage1_silu_elem(g) * u

            def _stage1_act_mul_vec8(gate_v8, up_v8):
                elems = []
                for vi in range_constexpr(8):
                    g = vector.extract(
                        gate_v8, static_position=[vi], dynamic_position=[]
                    )
                    u = vector.extract(up_v8, static_position=[vi], dynamic_position=[])
                    elems.append(_stage1_act_mul_scalar(g, u))
                return vector.from_elements(T.vec(8, T.f32), elems)

            def epilogue_stage1_act_stores(gate_accs, up_accs, addrs):
                addr_idx = 0
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    gate_sub8 = _get_acc_sub8(gate_accs, acc_idx, vec_base)
                    up_sub8 = _get_acc_sub8(up_accs, acc_idx, vec_base)
                    gate_sub8 = _add_bias_vec8(gate_sub8, wn)
                    up_sub8 = _add_bias_vec8(up_sub8, wn, N)
                    out_sub8 = _stage1_act_mul_vec8(gate_sub8, up_sub8)
                    if const_expr(needs_grouped_row_masked_store):
                        row_local = blk_m + warp_m_base + arith.index(m_off) + lane16
                        row_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, row_local),
                            valid_m_i32,
                        )
                        store_valid = arith.andi(tile_valid, row_valid)
                        store_if = scf.IfOp(store_valid, results_=[], has_else=False)
                        with ir.InsertionPoint(store_if.then_block):
                            if const_expr(_bf16_out):
                                store_acc_vec8_to_buffer(
                                    out_sub8,
                                    c_rsrc,
                                    addrs[addr_idx],
                                    out_elem=_out_elem_local,
                                    offset_is_bytes=True,
                                )
                            else:
                                store_acc_vec8_to_buffer(
                                    out_sub8, c_rsrc, addrs[addr_idx : addr_idx + 2]
                                )
                            scf.YieldOp([])
                        addr_idx += 1 if _bf16_out else 2
                    else:
                        if const_expr(_bf16_out):
                            addr_idx += store_acc_vec8_to_buffer(
                                out_sub8,
                                c_rsrc,
                                addrs[addr_idx],
                                out_elem=_out_elem_local,
                                offset_is_bytes=True,
                            )
                        else:
                            addr_idx += store_acc_vec8_to_buffer(
                                out_sub8, c_rsrc, addrs[addr_idx : addr_idx + 2]
                            )

            def epilogue_stage1_act_interleaved_stores(final_accs):
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    raw_sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                    raw_sub8 = _add_bias_vec8(raw_sub8, wn)
                    row_local = blk_m + warp_m_base + arith.index(m_off) + lane16
                    row = flat_m_base + warp_m_base + arith.index(m_off) + lane16
                    raw_col_base = (
                        blk_n
                        + warp_n_base
                        + arith.index(wn * WMMA_N)
                        + lane_kgrp * arith.index(8)
                    )
                    out_col_base = raw_col_base // arith.index(2)
                    store_valid = tile_valid
                    if const_expr(needs_grouped_row_masked_store):
                        row_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, row_local),
                            valid_m_i32,
                        )
                        store_valid = arith.andi(store_valid, row_valid)
                    if const_expr(N % tile_n != 0):
                        col_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, out_col_base + arith.index(3)),
                            arith.constant(C_N, type=T.i32),
                        )
                        store_valid = arith.andi(store_valid, col_valid)
                    out_vals = []
                    for pair in range_constexpr(4):
                        g = vector.extract(
                            raw_sub8, static_position=[pair * 2], dynamic_position=[]
                        )
                        u = vector.extract(
                            raw_sub8,
                            static_position=[pair * 2 + 1],
                            dynamic_position=[],
                        )
                        out_vals.append(_stage1_act_mul_scalar(g, u))
                    store_if = scf.IfOp(store_valid, results_=[], has_else=False)
                    with ir.InsertionPoint(store_if.then_block):
                        elem_off = row * arith.index(C_N) + out_col_base
                        if const_expr(_bf16_out):
                            h_vals = [
                                arith.trunc_f(_out_elem_local, v) for v in out_vals
                            ]
                            h_vec = vector.from_elements(
                                T.vec(4, _out_elem_local), h_vals
                            )
                            i32_vec = vector.bitcast(T.vec(2, T.i32), h_vec)
                            byte_off = elem_off * arith.index(elem_bytes_d)
                            buffer_ops.buffer_store(
                                i32_vec,
                                c_rsrc,
                                arith.index_cast(T.i32, byte_off),
                                offset_is_bytes=True,
                            )
                        else:
                            f_vec = vector.from_elements(T.vec(4, T.f32), out_vals)
                            buffer_ops.buffer_store(
                                f_vec, c_rsrc, arith.index_cast(T.i32, elem_off)
                            )
                        scf.YieldOp([])

            def _emit_stage1_quant_blocks(entries):
                # Shared MXFP4 quant + scale-preshuffle store for the fused stage1
                # output, folding moe_fused_quant_preshuffle into the epilogue.
                # `entries` is a list of (m_off, mx_block_i32, chunks) where each
                # chunk is (out_col_base_i32, [f32 vals]) of consecutive de-quant
                # output columns (even length). Both the gugu (interleaved) and
                # gguu (dual-B) front-ends feed this: a warp owns whole 32-col MX
                # block(s), each block split as 16 cols/lane over the lane_kgrp
                # pair, so the block amax = local reduce + one shuffle_xor(16).
                payload_rsrc = build_buffer_resource_from_ptr(arg_c)
                scale_rsrc = build_buffer_resource_from_ptr(arg_bias)
                c4_i32 = arith.constant(4, type=T.i32)
                c16_i32 = arith.constant(16, type=T.i32)
                c23_i32 = arith.constant(23, type=T.i32)
                c254_i32 = arith.constant(254, type=T.i32)
                c_flt_max = arith.constant(3.4028234663852886e38, type=T.f32)
                lane_kgrp_i32 = arith.index_cast(T.i32, lane_kgrp)
                is_kgrp0 = arith.cmpi(
                    arith.CmpIPredicate.eq, lane_kgrp_i32, arith.constant(0, type=T.i32)
                )

                for m_off, mx_block, chunks in entries:
                    row = flat_m_base + warp_m_base + arith.index(m_off) + lane16
                    row_local = blk_m + warp_m_base + arith.index(m_off) + lane16
                    row_i32 = arith.index_cast(T.i32, row)
                    row_local_i32 = arith.index_cast(T.i32, row_local)

                    # Match the non-fused path (activated output is written to the
                    # bf16/f16 intermediate, then quantized): round each activated
                    # value to the output element type before amax + fp4 cast so
                    # the fused epilogue is bit-consistent with gemm1(bf16) +
                    # standalone quant. Skips only when out_dtype is f32.
                    if const_expr(_bf16_out):
                        chunks = [
                            (
                                _oc,
                                [
                                    arith.extf(T.f32, arith.trunc_f(_out_elem_local, v))
                                    for v in _vals
                                ],
                            )
                            for _oc, _vals in chunks
                        ]

                    # Per-block amax over this lane's cols, then combine the
                    # lane_kgrp peer's cols for the full 32-col block amax.
                    block_amax = arith.constant(0.0, type=T.f32)
                    for _out_col_base, vals in chunks:
                        for o in vals:
                            a = llvm.call_intrinsic(
                                T.f32, "llvm.fabs.f32", [_raw(o)], [], []
                            )
                            block_amax = arith.maxnumf(block_amax, a)
                    block_amax = arith.minnumf(block_amax, c_flt_max)
                    peer = block_amax.shuffle_xor(
                        c16_i32, arith.constant(WAVE_SIZE, type=T.i32)
                    )
                    block_amax = arith.maxnumf(block_amax, peer)
                    e8m0 = emit_mx_e8m0_scale(block_amax)
                    recip = ((c254_i32 - e8m0) << c23_i32).bitcast(T.f32)
                    e8m0_byte = arith.trunci(T.i8, e8m0)

                    # Pack each chunk's consecutive cols into fp4x2 bytes.
                    payload_writes = []
                    for out_col_base, vals in chunks:
                        nibs = [emit_f32_to_e2m1(v * recip) for v in vals]
                        nbytes = len(vals) // 2
                        byte_vals = [
                            nibs[2 * k] | (nibs[2 * k + 1] << c4_i32)
                            for k in range(nbytes)
                        ]
                        packed = functools.reduce(
                            lambda acc, k: acc
                            | (byte_vals[k] << arith.constant(8 * k, type=T.i32)),
                            range(1, nbytes),
                            byte_vals[0],
                        )
                        if const_expr(nbytes == 1):
                            store_val = arith.trunci(T.i8, packed)
                        elif const_expr(nbytes == 2):
                            store_val = arith.trunci(T.i16, packed)
                        else:
                            store_val = packed  # i32 (nbytes == 4)
                        # payload byte offset within row = out_col_base // 2.
                        chunk_byte = out_col_base >> arith.constant(1, type=T.i32)
                        payload_byte_off = (
                            row_i32
                            * arith.constant(_q_payload_bytes_per_row, type=T.i32)
                            + chunk_byte
                        )
                        payload_writes.append((payload_byte_off, store_val))

                    # Preshuffled e8m0 scale destination (mirrors the standalone
                    # moe_fused_quant_preshuffle geometry).
                    scale_dword = arith.divui(mx_block, c4_i32)
                    byte_in_dword = mx_block - scale_dword * c4_i32
                    if const_expr(grouped_contiguous_m):
                        base_dwords = arith.constant(0, type=T.i32)
                        slot_i32 = row_i32
                    else:
                        base_dwords = arith.index_cast(
                            T.i32, batch_idx
                        ) * arith.constant(M * _q_scale_dwords_per_row, type=T.i32)
                        slot_i32 = row_local_i32
                    scale_tile = arith.divui(
                        slot_i32, arith.constant(_q_rows_per_tile, type=T.i32)
                    )
                    row_in_tile = slot_i32 - scale_tile * arith.constant(
                        _q_rows_per_tile, type=T.i32
                    )
                    wmma_row = arith.divui(row_in_tile, c16_i32)
                    row_lane16 = row_in_tile - wmma_row * c16_i32
                    out_row = scale_tile * c16_i32 + row_lane16
                    scale_row_dword_base = (
                        base_dwords
                        + out_row
                        * arith.constant(_q_dst_scale_dwords_per_row, type=T.i32)
                        + wmma_row
                    )
                    dst_scale_dword = (
                        scale_row_dword_base
                        + scale_dword * arith.constant(_q_wmma_rep, type=T.i32)
                    )
                    dst_scale_byte = dst_scale_dword * c4_i32 + byte_in_dword

                    store_valid = tile_valid
                    if const_expr(needs_grouped_row_masked_store):
                        row_valid = arith.cmpi(
                            arith.CmpIPredicate.slt, row_local_i32, valid_m_i32
                        )
                        store_valid = arith.andi(tile_valid, row_valid)
                    store_if = scf.IfOp(store_valid, results_=[], has_else=False)
                    with ir.InsertionPoint(store_if.then_block):
                        for payload_byte_off, store_val in payload_writes:
                            buffer_ops.buffer_store(
                                store_val,
                                payload_rsrc,
                                payload_byte_off,
                                offset_is_bytes=True,
                            )
                        k0_if = scf.IfOp(is_kgrp0, results_=[], has_else=False)
                        with ir.InsertionPoint(k0_if.then_block):
                            buffer_ops.buffer_store(
                                e8m0_byte, scale_rsrc, dst_scale_byte
                            )
                            scf.YieldOp([])
                        scf.YieldOp([])

            def epilogue_stage1_act_interleaved_quant_stores(final_accs):
                # gugu (interleaved single-B) front-end: de-interleave raw pairs
                # -> silu/swiglu -> 4 output cols per sub-tile. C_N == N//2, so
                # output col == raw_col//2 and one 32-col MX block spans 4 sub-
                # tiles (wn//4), i.e. warp_tile_n%64==0.
                c6_i32 = arith.constant(6, type=T.i32)
                warp_mx_block0 = arith.index_cast(T.i32, blk_n + warp_n_base) >> c6_i32
                _q_groups = {}
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    _q_groups.setdefault((m_off, wn // 4), []).append(
                        (acc_idx, vec_base, wn)
                    )
                entries = []
                for (m_off, blk_in_warp), subs in _q_groups.items():
                    chunks = []
                    for acc_idx, vec_base, wn in subs:
                        raw_sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                        raw_sub8 = _add_bias_vec8(raw_sub8, wn)
                        raw_col_base = (
                            blk_n
                            + warp_n_base
                            + arith.index(wn * WMMA_N)
                            + lane_kgrp * arith.index(8)
                        )
                        out_col_base = arith.index_cast(
                            T.i32, raw_col_base
                        ) >> arith.constant(1, type=T.i32)
                        vals = []
                        for pair in range_constexpr(4):
                            g = vector.extract(
                                raw_sub8,
                                static_position=[pair * 2],
                                dynamic_position=[],
                            )
                            u = vector.extract(
                                raw_sub8,
                                static_position=[pair * 2 + 1],
                                dynamic_position=[],
                            )
                            vals.append(_stage1_act_mul_scalar(g, u))
                        chunks.append((out_col_base, vals))
                    entries.append(
                        (
                            m_off,
                            warp_mx_block0 + arith.constant(blk_in_warp, type=T.i32),
                            chunks,
                        )
                    )
                _emit_stage1_quant_blocks(entries)

            def epilogue_stage1_act_dual_b_quant_stores(gate_accs, up_accs):
                # gguu (dual-B) front-end: silu/swiglu(gate)*up -> 8 output cols
                # per sub-tile. C_N == N, so output col == raw_col and one 32-col
                # MX block spans 2 sub-tiles (wn//2), i.e. warp_tile_n%32==0.
                c5_i32 = arith.constant(5, type=T.i32)
                warp_mx_block0 = arith.index_cast(T.i32, blk_n + warp_n_base) >> c5_i32
                _q_groups = {}
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    _q_groups.setdefault((m_off, wn // 2), []).append(
                        (acc_idx, vec_base, wn)
                    )
                entries = []
                for (m_off, blk_in_warp), subs in _q_groups.items():
                    chunks = []
                    for acc_idx, vec_base, wn in subs:
                        gate_sub8 = _get_acc_sub8(gate_accs, acc_idx, vec_base)
                        up_sub8 = _get_acc_sub8(up_accs, acc_idx, vec_base)
                        gate_sub8 = _add_bias_vec8(gate_sub8, wn)
                        up_sub8 = _add_bias_vec8(up_sub8, wn, N)
                        out_sub8 = _stage1_act_mul_vec8(gate_sub8, up_sub8)
                        out_col_base = arith.index_cast(
                            T.i32,
                            blk_n
                            + warp_n_base
                            + arith.index(wn * WMMA_N)
                            + lane_kgrp * arith.index(8),
                        )
                        vals = [
                            vector.extract(
                                out_sub8, static_position=[vi], dynamic_position=[]
                            )
                            for vi in range_constexpr(8)
                        ]
                        chunks.append((out_col_base, vals))
                    entries.append(
                        (
                            m_off,
                            warp_mx_block0 + arith.constant(blk_in_warp, type=T.i32),
                            chunks,
                        )
                    )
                _emit_stage1_quant_blocks(entries)

            def epilogue_stage1_act_interleaved_lds_stores(final_accs, d_buf, d_base):
                # Same de-interleave + swiglu as the buffer-store path, but write
                # the 4 activated outputs per sub-tile into the C_N-wide LDS output
                # tile (de-interleaved layout) for a subsequent tensor_store_2d.
                # No per-row mask here: the TDM-store path is gated on
                # not needs_grouped_row_masked_store.
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    raw_sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                    raw_sub8 = _add_bias_vec8(raw_sub8, wn)
                    out_vals = []
                    for pair in range_constexpr(4):
                        g = vector.extract(
                            raw_sub8, static_position=[pair * 2], dynamic_position=[]
                        )
                        u = vector.extract(
                            raw_sub8,
                            static_position=[pair * 2 + 1],
                            dynamic_position=[],
                        )
                        out_vals.append(_stage1_act_mul_scalar(g, u))
                    off = d_base + arith.index(
                        m_off * _lds_d_stride_elems + wn * _n_col_d_elems
                    )
                    if const_expr(_bf16_out):
                        h_vec = vector.from_elements(
                            T.vec(4, _out_elem_local),
                            [arith.trunc_f(_out_elem_local, v) for v in out_vals],
                        )
                        lds_store_b64(d_buf, off, h_vec)
                    else:
                        f_vec = vector.from_elements(T.vec(4, T.f32), out_vals)
                        lds_store_b128(d_buf, off, f_vec)

            def epilogue_lds_stores(final_accs, d_buf, d_base):
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                    sub8 = _add_bias_vec8(sub8, wn)
                    imm = m_off * _lds_d_stride_elems + wn * _n_col_d_elems
                    store_acc_vec8_to_lds(
                        d_buf, d_base, imm, sub8, out_elem=_out_elem_local
                    )

            def epilogue_lds_stores_act_dual_b(gate_accs, up_accs, d_buf, d_base):
                # Fused stage1 activation for the TDM store path: mirrors
                # `epilogue_lds_stores` but writes silu/swiglu(gate) * up into the
                # D LDS tile instead of the raw accumulator.  Valid only for the
                # dual-B "gguu" layout, where the output tile width equals
                # warp_tile_n so the 2D store descriptor is shared.
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    gate_sub8 = _get_acc_sub8(gate_accs, acc_idx, vec_base)
                    up_sub8 = _get_acc_sub8(up_accs, acc_idx, vec_base)
                    gate_sub8 = _add_bias_vec8(gate_sub8, wn)
                    up_sub8 = _add_bias_vec8(up_sub8, wn, N)
                    out_sub8 = _stage1_act_mul_vec8(gate_sub8, up_sub8)
                    imm = m_off * _lds_d_stride_elems + wn * _n_col_d_elems
                    store_acc_vec8_to_lds(
                        d_buf, d_base, imm, out_sub8, out_elem=_out_elem_local
                    )

            def _atomic_add_acc_vec8_to_buffer(acc_vec8, addr):
                if const_expr(_bf16_out):
                    h_vec = arith.trunc_f(T.vec(8, _out_elem_local), acc_vec8)
                    pair_ty = T.vec(2, _out_elem_local)
                    for pair in range_constexpr(4):
                        e0 = vector.extract(
                            h_vec, static_position=[pair * 2], dynamic_position=[]
                        )
                        e1 = vector.extract(
                            h_vec, static_position=[pair * 2 + 1], dynamic_position=[]
                        )
                        pair_vec = vector.from_elements(pair_ty, [e0, e1])
                        byte_off = arith.index_cast(T.i32, addr + arith.index(pair * 4))
                        rocdl.raw_ptr_buffer_atomic_fadd(
                            pair_vec, c_rsrc, byte_off, zero_i32, zero_i32
                        )
                    return 1

                for half in range_constexpr(2):
                    base_addr = addr[half] if isinstance(addr, (list, tuple)) else addr
                    for vi in range_constexpr(4):
                        val = vector.extract(
                            acc_vec8,
                            static_position=[half * 4 + vi],
                            dynamic_position=[],
                        )
                        byte_off = arith.index_cast(
                            T.i32, (base_addr + arith.index(vi)) * arith.index(4)
                        )
                        rocdl.raw_ptr_buffer_atomic_fadd(
                            val, c_rsrc, byte_off, zero_i32, zero_i32
                        )
                return 2

            def epilogue_atomic_adds(final_accs, addrs):
                addr_idx = 0
                for acc_idx, vec_base, m_off, wn in _sub_tiles:
                    sub8 = _get_acc_sub8(final_accs, acc_idx, vec_base)
                    sub8 = _add_bias_vec8(sub8, wn)
                    if const_expr(needs_grouped_row_masked_store):
                        row_local = blk_m + warp_m_base + arith.index(m_off) + lane16
                        row_valid = arith.cmpi(
                            arith.CmpIPredicate.slt,
                            arith.index_cast(T.i32, row_local),
                            valid_m_i32,
                        )
                        store_valid = arith.andi(tile_valid, row_valid)
                        store_if = scf.IfOp(store_valid, results_=[], has_else=False)
                        with ir.InsertionPoint(store_if.then_block):
                            if const_expr(_bf16_out):
                                _atomic_add_acc_vec8_to_buffer(sub8, addrs[addr_idx])
                            else:
                                _atomic_add_acc_vec8_to_buffer(
                                    sub8, addrs[addr_idx : addr_idx + 2]
                                )
                            scf.YieldOp([])
                        addr_idx += 1 if _bf16_out else 2
                    else:
                        if const_expr(_bf16_out):
                            addr_idx += _atomic_add_acc_vec8_to_buffer(
                                sub8, addrs[addr_idx]
                            )
                        else:
                            addr_idx += _atomic_add_acc_vec8_to_buffer(
                                sub8, addrs[addr_idx : addr_idx + 2]
                            )

            def grouped_accs_to_row_major(accs_grouped):
                row_major = [None] * n_accs
                for group_idx in range_constexpr(n_accs):
                    row_major[_bank_group_to_row_major[group_idx]] = accs_grouped[
                        group_idx
                    ]
                return row_major

            def finalize_acc_layout(accs_in):
                if const_expr(compute_schedule_kind == COMPUTE_SCHEDULE_FP4_COL_BAND):
                    return grouped_accs_to_row_major(accs_in)
                return accs_in

            _effective_l2_pf = 2  # num_buffers + 1
            if const_expr(use_cluster and _effective_l2_pf > 0):
                _effective_l2_pf = max(1, _effective_l2_pf - 1)

            def _l2_prefetch(k_base):
                if const_expr(_effective_l2_pf <= 0):
                    return
                pf_k = k_base + arith.index(_effective_l2_pf * tile_k)
                # A L2 prefetch disabled (only B is prefetched); pf_k_packed_a omitted.
                pf_k_packed_b = pf_k / arith.index(PACK_FACTOR_B)
                # A L2 prefetch disabled (only B is prefetched).
                # tdm_ops.l2_prefetch_tile(
                #     arg_a,
                #     (flat_m_base, pf_k_packed_a),
                #     (tile_m, packed_tile_k_a),
                #     (K_packed_a, 1),
                #     elem_bytes=1,
                #     thread_id=tx,
                #     block_threads=block_threads,
                # )
                tdm_ops.l2_prefetch_tile(
                    _b_src,
                    (
                        batch_b_base + blk_n // arith.index(16),
                        pf_k_packed_b * arith.index(16),
                    ),
                    (tile_n // 16, packed_tile_k_b * 16),
                    (K_packed_b * 16, 1),
                    elem_bytes=1,
                    thread_id=tx,
                    block_threads=block_threads,
                )

            # ====== Multi-stage pipeline ======
            acc_zero = arith.constant_vector(0.0, T.vec(ACC_VEC_SIZE, T.f32))
            accs = [acc_zero] * n_accs
            accs_up = [acc_zero] * n_accs

            lds_a_data_f16 = lds_a_data_bytes // 2
            lds_b_data_f16 = lds_b_data_bytes // 2
            lds_a_scale_f16 = lds_a_scale_bytes // 2
            lds_b_scale_f16 = lds_b_scale_bytes // 2

            arena_base_ptr = arena_alloc.get_base()

            stages_a = [
                SmemPtr(
                    arena_base_ptr,
                    stage_a_data_off[i],
                    elem_ty_lds,
                    shape=(lds_a_data_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]
            stages_b = [
                SmemPtr(
                    arena_base_ptr,
                    stage_b_data_off[i],
                    elem_ty_lds,
                    shape=(lds_b_data_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]
            stages_b_up = [
                SmemPtr(
                    arena_base_ptr,
                    stage_b_up_data_off[i],
                    elem_ty_lds,
                    shape=(lds_b_data_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]
            stages_as = [
                SmemPtr(
                    arena_base_ptr,
                    stage_a_scale_off[i],
                    elem_ty_lds,
                    shape=(lds_a_scale_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]
            stages_bs = [
                SmemPtr(
                    arena_base_ptr,
                    stage_b_scale_off[i],
                    elem_ty_lds,
                    shape=(lds_b_scale_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]
            stages_bs_up = [
                SmemPtr(
                    arena_base_ptr,
                    stage_b_up_scale_off[i],
                    elem_ty_lds,
                    shape=(lds_b_scale_f16,),
                )
                for i in range_constexpr(num_buffers)
            ]

            stages_a_mem = [stages_a[i].get() for i in range_constexpr(num_buffers)]
            stages_b_mem = [stages_b[i].get() for i in range_constexpr(num_buffers)]
            stages_b_up_mem = [
                stages_b_up[i].get() for i in range_constexpr(num_buffers)
            ]
            stages_as_mem = [stages_as[i].get() for i in range_constexpr(num_buffers)]
            stages_bs_mem = [stages_bs[i].get() for i in range_constexpr(num_buffers)]
            stages_bs_up_mem = [
                stages_bs_up[i].get() for i in range_constexpr(num_buffers)
            ]

            stages_a_idx = [
                extract_lds_base_idx(stages_a[i]) for i in range_constexpr(num_buffers)
            ]
            stages_b_idx = [
                extract_lds_base_idx(stages_b[i]) for i in range_constexpr(num_buffers)
            ]
            stages_b_up_idx = [
                extract_lds_base_idx(stages_b_up[i])
                for i in range_constexpr(num_buffers)
            ]
            stages_as_idx = [
                extract_lds_base_idx(stages_as[i]) for i in range_constexpr(num_buffers)
            ]
            stages_bs_idx = [
                extract_lds_base_idx(stages_bs[i]) for i in range_constexpr(num_buffers)
            ]
            stages_bs_up_idx = [
                extract_lds_base_idx(stages_bs_up[i])
                for i in range_constexpr(num_buffers)
            ]

            # tdm_as_in_prologue: single resident full-chunk A-scale buffer.
            if const_expr(tdm_as_in_prologue):
                lds_a_scale_full_f16 = lds_a_scale_full_bytes // 2
                as_full = SmemPtr(
                    arena_base_ptr,
                    as_full_rel_off,
                    elem_ty_lds,
                    shape=(lds_a_scale_full_f16,),
                )
                as_full_mem = as_full.get()
                as_full_idx = extract_lds_base_idx(as_full)

            if const_expr(use_tdm_store and not needs_grouped_row_masked_store):
                d_lds_base_ptr = arena_base_ptr
                d_lds_f16_count = total_d_bytes // 2
                d_smem = SmemPtr(
                    d_lds_base_ptr, d_output_off, elem_ty_lds, shape=(d_lds_f16_count,)
                )
                d_lds_buffer = get_lds_memref(d_smem)
                warp_lds_off = (
                    wave_m_idx * arith.index(n_warp) + wave_n_idx
                ) * arith.index(_warp_d_elems)
                d_lane_base = (
                    warp_lds_off
                    + lane16 * arith.index(_lds_d_stride_elems)
                    + lane_kgrp * arith.index(_kgrp_d_elems)
                )
                # Keep the TDM store descriptor in the same block-local warp
                # coordinate system as the LDS stores above.  Using the raw
                # hardware wave id here can point the descriptor at the wrong
                # LDS tile when persistent workers are resident together.
                local_wave_idx = wave_m_idx * arith.index(n_warp) + wave_n_idx
                d_warp_off_sgpr = local_wave_idx * arith.index(
                    warp_d_bytes
                ) + arith.index(d_output_off)
                warp_m_off_sgpr = wave_m_idx * arith.index(warp_tile_m)
                # gugu output is de-interleaved (C_N = N/2): the store tile, global
                # N extent, stride and per-warp N offset all halve.
                _store_N = C_N if stage1_act_interleave else N
                _store_warp_n = (
                    warp_tile_n // 2 if stage1_act_interleave else warp_tile_n
                )
                warp_n_off_sgpr = wave_n_idx * arith.index(_store_warp_n)
                _store_blk_n = (
                    blk_n / arith.index(2) if stage1_act_interleave else blk_n
                )
                d_desc = tdm_ops.make_tensor_descriptor_2d(
                    global_ptr=_c_src,
                    lds_memref=d_lds_base_ptr,
                    global_offset=(
                        flat_m_base + warp_m_off_sgpr,
                        _store_blk_n + warp_n_off_sgpr,
                    ),
                    tensor_shape=(split_k * batch_count * M, _store_N),
                    strides=(_store_N, 1),
                    tile_shape=(warp_tile_m, _store_warp_n),
                    elem_bytes=elem_bytes_d,
                    pad_interval=0,
                    pad_amount=0,
                    num_warps=1,
                    lds_byte_offset=d_warp_off_sgpr,
                    for_store=True,
                )

            # Precompute LDS addresses for TDM descriptor switching
            stages_a_lds_addr = []
            stages_b_lds_addr = []
            stages_b_up_lds_addr = []
            stages_as_lds_addr = []
            stages_bs_lds_addr = []
            stages_bs_up_lds_addr = []
            for i in range_constexpr(num_buffers):
                stages_a_lds_addr.append(
                    vector.extract(
                        make_desc_a(stages_a_mem[i], arith.index(0)).dgroup0,
                        static_position=[1],
                        dynamic_position=[],
                    )
                )
                stages_b_lds_addr.append(
                    vector.extract(
                        make_desc_b(stages_b_mem[i], arith.index(0)).dgroup0,
                        static_position=[1],
                        dynamic_position=[],
                    )
                )
                if const_expr(stage1_dual_b):
                    stages_b_up_lds_addr.append(
                        vector.extract(
                            make_desc_b(stages_b_up_mem[i], arith.index(0), N).dgroup0,
                            static_position=[1],
                            dynamic_position=[],
                        )
                    )
                stages_as_lds_addr.append(
                    vector.extract(
                        make_desc_as(stages_as_mem[i], arith.index(0)).dgroup0,
                        static_position=[1],
                        dynamic_position=[],
                    )
                )
                stages_bs_lds_addr.append(
                    vector.extract(
                        make_desc_bs(stages_bs_mem[i], arith.index(0)).dgroup0,
                        static_position=[1],
                        dynamic_position=[],
                    )
                )
                if const_expr(stage1_dual_b):
                    stages_bs_up_lds_addr.append(
                        vector.extract(
                            make_desc_bs(
                                stages_bs_up_mem[i], arith.index(0), N
                            ).dgroup0,
                            static_position=[1],
                            dynamic_position=[],
                        )
                    )

            desc_a_init = make_desc_a(stages_a_mem[0], split_k_base)
            desc_b_init = make_desc_b(stages_b_mem[0], split_k_base)
            desc_as_init = make_desc_as(stages_as_mem[0], split_k_base)
            desc_bs_init = make_desc_bs(stages_bs_mem[0], split_k_base)
            if const_expr(stage1_dual_b):
                desc_b_up_init = make_desc_b(stages_b_up_mem[0], split_k_base, N)
                desc_bs_up_init = make_desc_bs(stages_bs_up_mem[0], split_k_base, N)

            adv_a_i32 = arith.constant(tile_k // PACK_FACTOR_A, type=T.i32)
            adv_b_i32 = arith.constant(packed_tile_k_b * 16, type=T.i32)
            adv_as_i32 = arith.constant(tile_k // SCALE_BLOCK * wmma_m_rep, type=T.i32)
            # Per-k-tile B-scale descriptor advance must match make_desc_bs's
            # per-tile column stride (k_scale_off * BS_N32K4_BLOCK_N).
            adv_bs_i32 = arith.constant(
                tile_k // SCALE_BLOCK * BS_N32K4_BLOCK_N, type=T.i32
            )

            if const_expr(grouped_masked_m):
                pred_const = arith.select(
                    tile_valid,
                    arith.constant(1, type=T.i32),
                    arith.constant(0, type=T.i32),
                )
            else:
                pred_const = arith.constant(1, type=T.i32)

            if const_expr(wave_specialized_tdm):
                active_stage_lds_addr = [
                    _select_wave_tdm_value(
                        stages_a_lds_addr[i],
                        stages_b_lds_addr[i],
                        stages_as_lds_addr[i],
                        stages_bs_lds_addr[i],
                    )
                    for i in range_constexpr(num_buffers)
                ]
                active_addr_lo = _select_wave_tdm_value(
                    vector.extract(
                        desc_a_init.dgroup0, static_position=[2], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_b_init.dgroup0, static_position=[2], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_as_init.dgroup0, static_position=[2], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_bs_init.dgroup0, static_position=[2], dynamic_position=[]
                    ),
                )
                active_addr_hi = _select_wave_tdm_value(
                    vector.extract(
                        desc_a_init.dgroup0, static_position=[3], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_b_init.dgroup0, static_position=[3], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_as_init.dgroup0, static_position=[3], dynamic_position=[]
                    ),
                    vector.extract(
                        desc_bs_init.dgroup0, static_position=[3], dynamic_position=[]
                    ),
                )
                active_dgroup1 = _select_wave_tdm_value(
                    desc_a_init.dgroup1,
                    desc_b_init.dgroup1,
                    desc_as_init.dgroup1,
                    desc_bs_init.dgroup1,
                )
                active_adv_i32 = _select_wave_tdm_value(
                    adv_a_i32, adv_b_i32, adv_as_i32, adv_bs_i32
                )
            else:
                addr_lo_a = vector.extract(
                    desc_a_init.dgroup0, static_position=[2], dynamic_position=[]
                )
                addr_hi_a = vector.extract(
                    desc_a_init.dgroup0, static_position=[3], dynamic_position=[]
                )
                addr_lo_b = vector.extract(
                    desc_b_init.dgroup0, static_position=[2], dynamic_position=[]
                )
                addr_hi_b = vector.extract(
                    desc_b_init.dgroup0, static_position=[3], dynamic_position=[]
                )
                if const_expr(stage1_dual_b):
                    addr_lo_b_up = vector.extract(
                        desc_b_up_init.dgroup0, static_position=[2], dynamic_position=[]
                    )
                    addr_hi_b_up = vector.extract(
                        desc_b_up_init.dgroup0, static_position=[3], dynamic_position=[]
                    )
                addr_lo_as = vector.extract(
                    desc_as_init.dgroup0, static_position=[2], dynamic_position=[]
                )
                addr_hi_as = vector.extract(
                    desc_as_init.dgroup0, static_position=[3], dynamic_position=[]
                )
                addr_lo_bs = vector.extract(
                    desc_bs_init.dgroup0, static_position=[2], dynamic_position=[]
                )
                addr_hi_bs = vector.extract(
                    desc_bs_init.dgroup0, static_position=[3], dynamic_position=[]
                )
                if const_expr(stage1_dual_b):
                    addr_lo_bs_up = vector.extract(
                        desc_bs_up_init.dgroup0,
                        static_position=[2],
                        dynamic_position=[],
                    )
                    addr_hi_bs_up = vector.extract(
                        desc_bs_up_init.dgroup0,
                        static_position=[3],
                        dynamic_position=[],
                    )

                dgroup1_a = desc_a_init.dgroup1
                dgroup1_b = desc_b_init.dgroup1
                if const_expr(stage1_dual_b):
                    dgroup1_b_up = desc_b_up_init.dgroup1
                dgroup1_as = desc_as_init.dgroup1
                dgroup1_bs = desc_bs_init.dgroup1
                if const_expr(stage1_dual_b):
                    dgroup1_bs_up = desc_bs_up_init.dgroup1

                def _advance_addr(lo, hi, adv):
                    # Clean i64 carry-add (no select) -> stays uniform/SGPR.
                    return tdm_ops.add_addr_with_carry(lo, hi, adv)

            # tdm_as_in_prologue: load this K-chunk's ENTIRE A-scale once, from
            # wave0 only (issue_tdm_loads wave_specialized=True -> descriptor index
            # 0 -> wave0), then fully drain (tensor_wait 0) + barrier so it is
            # LDS-visible to every wave before the main loop. As is tiny and
            # one-shot; the main loop never loads it again, and the drain keeps it
            # out of the data-prologue fence accounting below.
            if const_expr(tdm_as_in_prologue):
                _as_desc = make_desc_as_prologue(as_full_mem, split_k_base)
                issue_tdm_loads(_as_desc, wave_specialized=True)

            # Prologue
            if const_expr(wave_specialized_tdm):
                for i in range_constexpr(pre_loaded):
                    dg0 = vector.from_elements(
                        T.vec(4, T.i32),
                        [
                            pred_const,
                            active_stage_lds_addr[i],
                            active_addr_lo,
                            active_addr_hi,
                        ],
                    )
                    tdm_ops.tensor_load_2d(tdm_ops.TDMDescriptor2D(dg0, active_dgroup1))
                    active_addr_lo = arith.addi(active_addr_lo, active_adv_i32)
            else:
                for i in range_constexpr(pre_loaded):
                    dg0_a = vector.from_elements(
                        T.vec(4, T.i32),
                        [pred_const, stages_a_lds_addr[i], addr_lo_a, addr_hi_a],
                    )
                    dg0_b = vector.from_elements(
                        T.vec(4, T.i32),
                        [pred_const, stages_b_lds_addr[i], addr_lo_b, addr_hi_b],
                    )
                    dg0_as = vector.from_elements(
                        T.vec(4, T.i32),
                        [pred_const, stages_as_lds_addr[i], addr_lo_as, addr_hi_as],
                    )
                    dg0_bs = vector.from_elements(
                        T.vec(4, T.i32),
                        [pred_const, stages_bs_lds_addr[i], addr_lo_bs, addr_hi_bs],
                    )
                    if const_expr(stage1_dual_b):
                        dg0_b_up = vector.from_elements(
                            T.vec(4, T.i32),
                            [
                                pred_const,
                                stages_b_up_lds_addr[i],
                                addr_lo_b_up,
                                addr_hi_b_up,
                            ],
                        )
                        dg0_bs_up = vector.from_elements(
                            T.vec(4, T.i32),
                            [
                                pred_const,
                                stages_bs_up_lds_addr[i],
                                addr_lo_bs_up,
                                addr_hi_bs_up,
                            ],
                        )

                    _prologue_descs = [
                        tdm_ops.TDMDescriptor2D(dg0_a, dgroup1_a),
                        tdm_ops.TDMDescriptor2D(dg0_b, dgroup1_b),
                    ]
                    if const_expr(not tdm_as_in_prologue):
                        _prologue_descs.append(
                            tdm_ops.TDMDescriptor2D(dg0_as, dgroup1_as)
                        )
                    _prologue_descs.append(tdm_ops.TDMDescriptor2D(dg0_bs, dgroup1_bs))
                    issue_tdm_loads(
                        *_prologue_descs,
                        wave_specialized=wave_specialized_tdm,
                    )
                    if const_expr(stage1_dual_b):
                        tdm_ops.tensor_load_2d(
                            tdm_ops.TDMDescriptor2D(dg0_b_up, dgroup1_b_up)
                        )
                        tdm_ops.tensor_load_2d(
                            tdm_ops.TDMDescriptor2D(dg0_bs_up, dgroup1_bs_up)
                        )

                    addr_lo_a, addr_hi_a = _advance_addr(
                        addr_lo_a, addr_hi_a, adv_a_i32
                    )
                    addr_lo_b, addr_hi_b = _advance_addr(
                        addr_lo_b, addr_hi_b, adv_b_i32
                    )
                    if const_expr(stage1_dual_b):
                        addr_lo_b_up, addr_hi_b_up = _advance_addr(
                            addr_lo_b_up, addr_hi_b_up, adv_b_i32
                        )
                    addr_lo_as, addr_hi_as = _advance_addr(
                        addr_lo_as, addr_hi_as, adv_as_i32
                    )
                    addr_lo_bs, addr_hi_bs = _advance_addr(
                        addr_lo_bs, addr_hi_bs, adv_bs_i32
                    )
                    if const_expr(stage1_dual_b):
                        addr_lo_bs_up, addr_hi_bs_up = _advance_addr(
                            addr_lo_bs_up, addr_hi_bs_up, adv_bs_i32
                        )

            # Entry fence: only needed when there is NO main loop (loop_iters==0,
            # everything runs in the tail). When loop_iters>0 the main loop's
            # first pipeline_fence_signal uses the same `outstanding` immediately
            # after, with no TDM/compute/LDS-write in between, so this is redundant.
            if const_expr(loop_iters == 0):
                pipeline_fence(
                    outstanding=TDM_LOADS_PER_STEP * (num_buffers - 2),
                    use_cluster=use_cluster,
                )

            # Main loop -- acc_mixed style: fence at top, TDM_load mid-compute.
            # This overlaps TDM DMA with the remaining WMMA instructions,
            _fence_outstanding = TDM_LOADS_PER_STEP * (num_buffers - 2)

            if const_expr(loop_iters > 0):
                if const_expr(wave_specialized_tdm):
                    init_args = list(accs) + [active_addr_lo]

                    for loop_iter, state in range(0, loop_iters, 1, init=init_args):
                        accs_in = list(state[:n_accs])
                        cur_addr_lo = state[n_accs]

                        for buf_idx in range_constexpr(num_buffers):
                            load_stage = (buf_idx + num_buffers - 1) % num_buffers

                            pipeline_fence_signal(
                                outstanding=_fence_outstanding, use_cluster=use_cluster
                            )
                            pipeline_fence_wait(use_cluster=use_cluster)

                            addr_box = [cur_addr_lo]

                            def _issue_tdm_ws(
                                _ls=load_stage,
                                _ab=addr_box,
                            ):
                                dg0 = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        active_stage_lds_addr[_ls],
                                        _ab[0],
                                        active_addr_hi,
                                    ],
                                )
                                tdm_ops.tensor_load_2d(
                                    tdm_ops.TDMDescriptor2D(dg0, active_dgroup1)
                                )
                                _ab[0] = arith.addi(_ab[0], active_adv_i32)

                            # L2 prefetch stays a mid-compute callback so it issues
                            # inside the WMMA body (overlapping compute), separate
                            # from the hoisted TDM above.
                            def _mid_prefetch_ws(
                                _k_off=(
                                    split_k_base
                                    + loop_iter * arith.index(num_buffers * tile_k)
                                    + arith.index(buf_idx * tile_k)
                                ),
                            ):
                                _l2_prefetch(_k_off)

                            if const_expr(tdm_as_in_prologue):
                                _as_full_base_off[0] = loop_iter * arith.index(
                                    num_buffers * interleaved_scale_cols_a
                                ) + arith.index(buf_idx * interleaved_scale_cols_a)
                            _as_idx = (
                                as_full_idx
                                if tdm_as_in_prologue
                                else stages_as_idx[buf_idx]
                            )
                            # Hoist the TDM to be the FIRST load after the fence
                            # wait: issue it here (before compute's B/scale ds_loads)
                            # so its global->LDS DMA overlaps the entire compute
                            # body. sched_barrier(0) pins it -- the compiler may not
                            # sink it below the ds_loads. The L2 prefetch still rides
                            # the mid-compute callback (overlapping the WMMA body).
                            rocdl.sched_barrier(0)
                            _issue_tdm_ws()
                            rocdl.sched_barrier(0)
                            accs_in = compute_tile_scheduled(
                                accs_in,
                                stages_a_idx[buf_idx],
                                stages_b_idx[buf_idx],
                                _as_idx,
                                stages_bs_idx[buf_idx],
                                mid_compute_callback=_mid_prefetch_ws,
                            )
                            cur_addr_lo = addr_box[0]
                            hot_loop_scheduler_scheduled()

                        results = yield list(accs_in) + [cur_addr_lo]

                    accs = list(results[:n_accs])
                    active_addr_lo = results[n_accs]
                else:
                    if const_expr(stage1_dual_b):
                        init_args = (
                            list(accs)
                            + list(accs_up)
                            + [
                                addr_lo_a,
                                addr_hi_a,
                                addr_lo_b,
                                addr_hi_b,
                                addr_lo_b_up,
                                addr_hi_b_up,
                                addr_lo_as,
                                addr_hi_as,
                                addr_lo_bs,
                                addr_hi_bs,
                                addr_lo_bs_up,
                                addr_hi_bs_up,
                            ]
                        )
                    else:
                        init_args = list(accs) + [
                            addr_lo_a,
                            addr_hi_a,
                            addr_lo_b,
                            addr_hi_b,
                            addr_lo_as,
                            addr_hi_as,
                            addr_lo_bs,
                            addr_hi_bs,
                        ]

                    for loop_iter, state in range(0, loop_iters, 1, init=init_args):
                        accs_in = list(state[:n_accs])
                        if const_expr(stage1_dual_b):
                            accs_up_in = list(state[n_accs : 2 * n_accs])
                            _state_off = 2 * n_accs
                            cur_lo_a = state[_state_off]
                            cur_hi_a = state[_state_off + 1]
                            cur_lo_b = state[_state_off + 2]
                            cur_hi_b = state[_state_off + 3]
                            cur_lo_b_up = state[_state_off + 4]
                            cur_hi_b_up = state[_state_off + 5]
                            cur_lo_as = state[_state_off + 6]
                            cur_hi_as = state[_state_off + 7]
                            cur_lo_bs = state[_state_off + 8]
                            cur_hi_bs = state[_state_off + 9]
                            cur_lo_bs_up = state[_state_off + 10]
                            cur_hi_bs_up = state[_state_off + 11]
                        else:
                            cur_lo_a = state[n_accs]
                            cur_hi_a = state[n_accs + 1]
                            cur_lo_b = state[n_accs + 2]
                            cur_hi_b = state[n_accs + 3]
                            cur_lo_as = state[n_accs + 4]
                            cur_hi_as = state[n_accs + 5]
                            cur_lo_bs = state[n_accs + 6]
                            cur_hi_bs = state[n_accs + 7]

                        for buf_idx in range_constexpr(num_buffers):
                            load_stage = (buf_idx + num_buffers - 1) % num_buffers

                            pipeline_fence_signal(
                                outstanding=_fence_outstanding, use_cluster=use_cluster
                            )
                            pipeline_fence_wait(use_cluster=use_cluster)

                            if const_expr(stage1_dual_b):
                                addr_boxes = [
                                    [cur_lo_a, cur_hi_a],
                                    [cur_lo_b, cur_hi_b],
                                    [cur_lo_b_up, cur_hi_b_up],
                                    [cur_lo_as, cur_hi_as],
                                    [cur_lo_bs, cur_hi_bs],
                                    [cur_lo_bs_up, cur_hi_bs_up],
                                ]
                            else:
                                addr_boxes = [
                                    [cur_lo_a, cur_hi_a],
                                    [cur_lo_b, cur_hi_b],
                                    [cur_lo_as, cur_hi_as],
                                    [cur_lo_bs, cur_hi_bs],
                                ]

                            def _mid_tdm_nws(
                                _ls=load_stage,
                                _ab=addr_boxes,
                                _k_off=(
                                    split_k_base
                                    + arith.index(pre_loaded * tile_k)
                                    + loop_iter * arith.index(num_buffers * tile_k)
                                    + arith.index(buf_idx * tile_k)
                                ),
                            ):
                                dg0_a = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        stages_a_lds_addr[_ls],
                                        _ab[0][0],
                                        _ab[0][1],
                                    ],
                                )
                                dg0_b = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        stages_b_lds_addr[_ls],
                                        _ab[1][0],
                                        _ab[1][1],
                                    ],
                                )
                                if const_expr(stage1_dual_b):
                                    dg0_b_up = vector.from_elements(
                                        T.vec(4, T.i32),
                                        [
                                            pred_const,
                                            stages_b_up_lds_addr[_ls],
                                            _ab[2][0],
                                            _ab[2][1],
                                        ],
                                    )
                                dg0_as = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        stages_as_lds_addr[_ls],
                                        _ab[3][0] if stage1_dual_b else _ab[2][0],
                                        _ab[3][1] if stage1_dual_b else _ab[2][1],
                                    ],
                                )
                                dg0_bs = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        stages_bs_lds_addr[_ls],
                                        _ab[4][0] if stage1_dual_b else _ab[3][0],
                                        _ab[4][1] if stage1_dual_b else _ab[3][1],
                                    ],
                                )
                                if const_expr(stage1_dual_b):
                                    dg0_bs_up = vector.from_elements(
                                        T.vec(4, T.i32),
                                        [
                                            pred_const,
                                            stages_bs_up_lds_addr[_ls],
                                            _ab[5][0],
                                            _ab[5][1],
                                        ],
                                    )
                                _loop_descs = [
                                    tdm_ops.TDMDescriptor2D(dg0_a, dgroup1_a),
                                    tdm_ops.TDMDescriptor2D(dg0_b, dgroup1_b),
                                ]
                                if const_expr(not tdm_as_in_prologue):
                                    _loop_descs.append(
                                        tdm_ops.TDMDescriptor2D(dg0_as, dgroup1_as)
                                    )
                                _loop_descs.append(
                                    tdm_ops.TDMDescriptor2D(dg0_bs, dgroup1_bs)
                                )
                                issue_tdm_loads(
                                    *_loop_descs,
                                    wave_specialized=wave_specialized_tdm,
                                )
                                if const_expr(stage1_dual_b):
                                    tdm_ops.tensor_load_2d(
                                        tdm_ops.TDMDescriptor2D(dg0_b_up, dgroup1_b_up)
                                    )
                                    tdm_ops.tensor_load_2d(
                                        tdm_ops.TDMDescriptor2D(
                                            dg0_bs_up, dgroup1_bs_up
                                        )
                                    )
                                _ab[0][0], _ab[0][1] = _advance_addr(
                                    _ab[0][0], _ab[0][1], adv_a_i32
                                )
                                _ab[1][0], _ab[1][1] = _advance_addr(
                                    _ab[1][0], _ab[1][1], adv_b_i32
                                )
                                if const_expr(stage1_dual_b):
                                    _ab[2][0], _ab[2][1] = _advance_addr(
                                        _ab[2][0], _ab[2][1], adv_b_i32
                                    )
                                    _ab[3][0], _ab[3][1] = _advance_addr(
                                        _ab[3][0], _ab[3][1], adv_as_i32
                                    )
                                    _ab[4][0], _ab[4][1] = _advance_addr(
                                        _ab[4][0], _ab[4][1], adv_bs_i32
                                    )
                                    _ab[5][0], _ab[5][1] = _advance_addr(
                                        _ab[5][0], _ab[5][1], adv_bs_i32
                                    )
                                else:
                                    _ab[2][0], _ab[2][1] = _advance_addr(
                                        _ab[2][0], _ab[2][1], adv_as_i32
                                    )
                                    _ab[3][0], _ab[3][1] = _advance_addr(
                                        _ab[3][0], _ab[3][1], adv_bs_i32
                                    )
                                _l2_prefetch(_k_off)

                            if const_expr(tdm_as_in_prologue):
                                _as_full_base_off[0] = loop_iter * arith.index(
                                    num_buffers * interleaved_scale_cols_a
                                ) + arith.index(buf_idx * interleaved_scale_cols_a)
                            _as_idx = (
                                as_full_idx
                                if tdm_as_in_prologue
                                else stages_as_idx[buf_idx]
                            )
                            rocdl.sched_barrier(0)
                            accs_in = compute_tile_scheduled(
                                accs_in,
                                stages_a_idx[buf_idx],
                                stages_b_idx[buf_idx],
                                _as_idx,
                                stages_bs_idx[buf_idx],
                                mid_compute_callback=_mid_tdm_nws,
                            )
                            if const_expr(stage1_dual_b):
                                hot_loop_scheduler_scheduled()
                                accs_up_in = compute_tile_scheduled(
                                    accs_up_in,
                                    stages_a_idx[buf_idx],
                                    stages_b_up_idx[buf_idx],
                                    _as_idx,
                                    stages_bs_up_idx[buf_idx],
                                )
                            cur_lo_a = addr_boxes[0][0]
                            cur_hi_a = addr_boxes[0][1]
                            cur_lo_b = addr_boxes[1][0]
                            cur_hi_b = addr_boxes[1][1]
                            if const_expr(stage1_dual_b):
                                cur_lo_b_up = addr_boxes[2][0]
                                cur_hi_b_up = addr_boxes[2][1]
                                cur_lo_as = addr_boxes[3][0]
                                cur_hi_as = addr_boxes[3][1]
                                cur_lo_bs = addr_boxes[4][0]
                                cur_hi_bs = addr_boxes[4][1]
                                cur_lo_bs_up = addr_boxes[5][0]
                                cur_hi_bs_up = addr_boxes[5][1]
                            else:
                                cur_lo_as = addr_boxes[2][0]
                                cur_hi_as = addr_boxes[2][1]
                                cur_lo_bs = addr_boxes[3][0]
                                cur_hi_bs = addr_boxes[3][1]
                            hot_loop_scheduler_scheduled()

                        if const_expr(stage1_dual_b):
                            _yield_values = (
                                list(accs_in)
                                + list(accs_up_in)
                                + [
                                    cur_lo_a,
                                    cur_hi_a,
                                    cur_lo_b,
                                    cur_hi_b,
                                    cur_lo_b_up,
                                    cur_hi_b_up,
                                    cur_lo_as,
                                    cur_hi_as,
                                    cur_lo_bs,
                                    cur_hi_bs,
                                    cur_lo_bs_up,
                                    cur_hi_bs_up,
                                ]
                            )
                        else:
                            _yield_values = list(accs_in) + [
                                cur_lo_a,
                                cur_hi_a,
                                cur_lo_b,
                                cur_hi_b,
                                cur_lo_as,
                                cur_hi_as,
                                cur_lo_bs,
                                cur_hi_bs,
                            ]
                        results = yield _yield_values

                    accs = list(results[:n_accs])
                    if const_expr(stage1_dual_b):
                        accs_up = list(results[n_accs : 2 * n_accs])
                        _res_off = 2 * n_accs
                        addr_lo_a = results[_res_off]
                        addr_hi_a = results[_res_off + 1]
                        addr_lo_b = results[_res_off + 2]
                        addr_hi_b = results[_res_off + 3]
                        addr_lo_b_up = results[_res_off + 4]
                        addr_hi_b_up = results[_res_off + 5]
                        addr_lo_as = results[_res_off + 6]
                        addr_hi_as = results[_res_off + 7]
                        addr_lo_bs = results[_res_off + 8]
                        addr_hi_bs = results[_res_off + 9]
                        addr_lo_bs_up = results[_res_off + 10]
                        addr_hi_bs_up = results[_res_off + 11]
                    else:
                        addr_lo_a = results[n_accs]
                        addr_hi_a = results[n_accs + 1]
                        addr_lo_b = results[n_accs + 2]
                        addr_hi_b = results[n_accs + 3]
                        addr_lo_as = results[n_accs + 4]
                        addr_hi_as = results[n_accs + 5]
                        addr_lo_bs = results[n_accs + 6]
                        addr_hi_bs = results[n_accs + 7]

            # Tail -- same acc_mixed pattern: fence at top, TDM mid-compute.
            # With a main loop, the tail seamlessly continues the software
            # pipeline: the first tail step's own pipeline_fence_signal (Fence Y)
            # drains to the correct per-step level, so this separate tail-entry
            # drain (Fence X) is redundant. The ONLY exception is when the first
            # tail step is terminal (outstanding==-1, e.g. extra==0/steps==1): it
            # carries no fence of its own, so X is the sole drain and must stay.
            _skip_tail_entry_fence = bool(tail_plan) and tail_plan[0][2] != -1
            if const_expr(loop_iters > 0):
                if const_expr(not _skip_tail_entry_fence):
                    pipeline_fence(outstanding=0, use_cluster=use_cluster)
            elif const_expr(use_cluster):
                gpu.cluster_barrier()
            epi_addrs_box = [None]
            _tail_had_load = False
            for _tail_i, (_load_stage, _compute_stage, _outstanding) in enumerate(
                tail_plan
            ):
                # tdm_as_in_prologue: tail computes the last `steps` tiles in
                # order, so this step's absolute k-tile (compile-time) is
                # loop_iters*num_buffers + _tail_i. Point the resident-As read at
                # that slot.
                if const_expr(tdm_as_in_prologue):
                    _as_full_base_off[0] = arith.index(
                        (loop_iters * num_buffers + _tail_i) * interleaved_scale_cols_a
                    )
                _tail_as_idx = as_full_idx if tdm_as_in_prologue else None

                def _as_idx_for(cs):
                    return _tail_as_idx if tdm_as_in_prologue else stages_as_idx[cs]

                if const_expr(_outstanding == -1):
                    if const_expr(_tail_had_load):
                        pipeline_fence(outstanding=0, use_cluster=use_cluster)
                    if const_expr(use_tdm_store):
                        accs = compute_tile_scheduled(
                            accs,
                            stages_a_idx[_compute_stage],
                            stages_b_idx[_compute_stage],
                            _as_idx_for(_compute_stage),
                            stages_bs_idx[_compute_stage],
                        )
                        if const_expr(stage1_dual_b):
                            # Fused dual-B activation also needs the up-projection
                            # accumulator before the LDS spill / TDM store.
                            accs_up = compute_tile_scheduled(
                                accs_up,
                                stages_a_idx[_compute_stage],
                                stages_b_up_idx[_compute_stage],
                                stages_as_idx[_compute_stage],
                                stages_bs_up_idx[_compute_stage],
                            )
                    else:

                        def _emit_epi_addrs():
                            epi_addrs_box[0] = epilogue_prepare_addrs()

                        accs = compute_tile_scheduled(
                            accs,
                            stages_a_idx[_compute_stage],
                            stages_b_idx[_compute_stage],
                            _as_idx_for(_compute_stage),
                            stages_bs_idx[_compute_stage],
                            emit_filler=_emit_epi_addrs,
                        )
                        if const_expr(stage1_dual_b):
                            accs_up = compute_tile_scheduled(
                                accs_up,
                                stages_a_idx[_compute_stage],
                                stages_b_up_idx[_compute_stage],
                                _as_idx_for(_compute_stage),
                                stages_bs_up_idx[_compute_stage],
                            )
                else:
                    pipeline_fence_signal(
                        outstanding=_outstanding, use_cluster=use_cluster
                    )
                    pipeline_fence_wait(use_cluster=use_cluster)

                    _tail_mid_cb = None
                    if const_expr(_load_stage is not None):
                        _tail_had_load = True
                        if const_expr(wave_specialized_tdm):
                            _tail_addr_box = [active_addr_lo]

                            def _tail_mid_ws(_ls=_load_stage, _ab=_tail_addr_box):
                                dg0 = vector.from_elements(
                                    T.vec(4, T.i32),
                                    [
                                        pred_const,
                                        active_stage_lds_addr[_ls],
                                        _ab[0],
                                        active_addr_hi,
                                    ],
                                )
                                tdm_ops.tensor_load_2d(
                                    tdm_ops.TDMDescriptor2D(dg0, active_dgroup1)
                                )
                                _ab[0] = arith.addi(_ab[0], active_adv_i32)

                            _tail_mid_cb = _tail_mid_ws
                        else:
                            if const_expr(stage1_dual_b):
                                _tail_ab = [
                                    [addr_lo_a],
                                    [addr_lo_b],
                                    [addr_lo_b_up],
                                    [addr_lo_as],
                                    [addr_lo_bs],
                                    [addr_lo_bs_up],
                                ]
                            else:
                                _tail_ab = [
                                    [addr_lo_a],
                                    [addr_lo_b],
                                    [addr_lo_as],
                                    [addr_lo_bs],
                                ]

                            _tail_load_k = (
                                split_k_base
                                + arith.index(pre_loaded * tile_k)
                                + loop_iters * arith.index(num_buffers * tile_k)
                            )

                            def _tail_mid_nws(_ls=_load_stage, _ab=_tail_ab):
                                _desc_a = make_desc_a(stages_a_mem[_ls], _tail_load_k)
                                _desc_b = make_desc_b(stages_b_mem[_ls], _tail_load_k)
                                if const_expr(stage1_dual_b):
                                    _desc_b_up = make_desc_b(
                                        stages_b_up_mem[_ls], _tail_load_k, N
                                    )
                                _desc_bs = make_desc_bs(
                                    stages_bs_mem[_ls], _tail_load_k
                                )
                                if const_expr(stage1_dual_b):
                                    _desc_bs_up = make_desc_bs(
                                        stages_bs_up_mem[_ls], _tail_load_k, N
                                    )
                                _tail_descs = [_desc_a, _desc_b]
                                if const_expr(not tdm_as_in_prologue):
                                    _tail_descs.append(
                                        make_desc_as(stages_as_mem[_ls], _tail_load_k)
                                    )
                                _tail_descs.append(_desc_bs)
                                issue_tdm_loads(
                                    *_tail_descs,
                                    wave_specialized=wave_specialized_tdm,
                                )
                                if const_expr(stage1_dual_b):
                                    tdm_ops.tensor_load_2d(_desc_b_up)
                                    tdm_ops.tensor_load_2d(_desc_bs_up)

                            _tail_mid_cb = _tail_mid_nws

                    rocdl.sched_barrier(0)
                    accs = compute_tile_scheduled(
                        accs,
                        stages_a_idx[_compute_stage],
                        stages_b_idx[_compute_stage],
                        _as_idx_for(_compute_stage),
                        stages_bs_idx[_compute_stage],
                        mid_compute_callback=_tail_mid_cb,
                    )
                    if const_expr(stage1_dual_b):
                        hot_loop_scheduler_scheduled()
                        accs_up = compute_tile_scheduled(
                            accs_up,
                            stages_a_idx[_compute_stage],
                            stages_b_up_idx[_compute_stage],
                            _as_idx_for(_compute_stage),
                            stages_bs_up_idx[_compute_stage],
                        )

                    if const_expr(_load_stage is not None):
                        if const_expr(wave_specialized_tdm):
                            active_addr_lo = _tail_addr_box[0]
                        else:
                            addr_lo_a = _tail_ab[0][0]
                            addr_lo_b = _tail_ab[1][0]
                            if const_expr(stage1_dual_b):
                                addr_lo_b_up = _tail_ab[2][0]
                                addr_lo_as = _tail_ab[3][0]
                                addr_lo_bs = _tail_ab[4][0]
                                addr_lo_bs_up = _tail_ab[5][0]
                            else:
                                addr_lo_as = _tail_ab[2][0]
                                addr_lo_bs = _tail_ab[3][0]

                    hot_loop_scheduler_scheduled()

            accs = finalize_acc_layout(accs)
            if const_expr(stage1_dual_b):
                accs_up = finalize_acc_layout(accs_up)

            if const_expr(use_tdm_store and not needs_grouped_row_masked_store):
                if const_expr(d_need_epilogue_fence):
                    pipeline_fence(outstanding=0, use_cluster=use_cluster)
                rocdl.sched_barrier(0)
                if const_expr(stage1_act_interleave):
                    # gugu: de-interleave + swiglu into the C_N LDS tile, then TDM-store.
                    epilogue_stage1_act_interleaved_lds_stores(
                        accs, d_lds_buffer, d_lane_base
                    )
                else:
                    epilogue_lds_stores(accs, d_lds_buffer, d_lane_base)
                rocdl.s_wait_dscnt(0)
                tdm_ops.tensor_store_2d(d_desc)
                tdm_ops.tensor_wait(0)
            elif const_expr(stage1_quant_out_mode is not None):
                rocdl.sched_barrier(0)
                if const_expr(stage1_dual_b):
                    epilogue_stage1_act_dual_b_quant_stores(accs, accs_up)
                else:
                    epilogue_stage1_act_interleaved_quant_stores(accs)
            else:
                rocdl.sched_barrier(0)
                if const_expr(epi_addrs_box[0] is None):
                    epi_addrs_box[0] = epilogue_prepare_addrs()
                if const_expr(stage1_dual_b):
                    epilogue_stage1_act_stores(accs, accs_up, epi_addrs_box[0])
                elif const_expr(stage1_act_interleave):
                    epilogue_stage1_act_interleaved_stores(accs)
                else:
                    epilogue_stores(accs, epi_addrs_box[0])

        if const_expr(grouped_persistent_m):
            prefix_rsrc = build_buffer_resource_from_ptr(arg_m_tile_prefix)
            map_rsrc = build_buffer_resource_from_ptr(arg_m_tile_map)
            block_n_id = arith.index_cast(T.index, _raw(gpu.block_idx.x))
            worker_id = arith.index_cast(T.index, _raw(gpu.block_idx.y))
            grid_size = arith.index(_persistent_workers)
            idx_n = arith.index_cast(T.index, i32_n.ir_value())
            n_tiles_per_batch = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)
            max_m_tiles_per_batch = (M + tile_m - 1) // tile_m

            # Total M tile count = prefix[batch_count].
            # Do not wrap _emit_tile in a dynamic Python `if`: in FlyDSL this is
            # easy to miscompile into a path that never emits the tile body.
            total_m_tiles_i32 = buffer_ops.buffer_load(
                prefix_rsrc, batch_count, vec_width=1, dtype=T.i32
            )
            total_m_tiles_idx = arith.index_cast(T.index, total_m_tiles_i32)
            tiles_per_worker = (
                total_m_tiles_idx + grid_size - arith.index(1)
            ) // grid_size

            # gfx950 a4w4 stage2 persist_m<=0 style: grid.x enumerates N tiles,
            # grid.y enumerates CU workers. Each worker owns a contiguous chunk
            # of M tiles for the fixed N tile, improving B reuse and avoiding a
            # global flattened tile stream inside the worker loop.
            _c0_p = arith.index(0)
            _c1_p = arith.index(1)
            _i1 = ir.IntegerType.get_signless(1)
            _init_active = arith.constant(1, type=_i1)
            _for_persist = scf.ForOp(_c0_p, tiles_per_worker, _c1_p, [_init_active])
            _for_ip = ir.InsertionPoint(_for_persist.body)
            _for_ip.__enter__()

            mi = _for_persist.induction_variable
            still_active = _for_persist.inner_iter_args[0]
            global_m_tile = worker_id * tiles_per_worker + mi
            m_tile_in_range = arith.cmpi(
                arith.CmpIPredicate.slt, global_m_tile, total_m_tiles_idx
            )
            n_tile_in_range = arith.cmpi(
                arith.CmpIPredicate.slt, block_n_id, n_tiles_per_batch
            )
            cur_active = arith.andi(still_active, m_tile_in_range)
            tile_active = arith.andi(cur_active, n_tile_in_range)

            # tile_active is uniform across the workgroup. Skipping the full
            # tile body for inactive persistent workers avoids burning WMMA
            # cycles on the common decode case where total_m_tiles << CU.
            tile_if = scf.IfOp(tile_active, results_=[], has_else=False)
            with ir.InsertionPoint(tile_if.then_block):
                map_entry_i32 = buffer_ops.buffer_load(
                    map_rsrc, global_m_tile, vec_width=1, dtype=T.i32
                )
                map_entry = arith.index_cast(T.index, map_entry_i32)
                batch_idx = map_entry // arith.index(max_m_tiles_per_batch)
                bx_local = map_entry - batch_idx * arith.index(max_m_tiles_per_batch)
                split_k_id = arith.index_cast(T.index, _raw(gpu.block_idx.z))
                _emit_tile(
                    batch_idx,
                    bx_local,
                    block_n_id,
                    split_k_id,
                    tile_valid_override=tile_active,
                )
                scf.YieldOp([])
            gpu.barrier()
            scf.YieldOp([cur_active])
            _for_ip.__exit__(None, None, None)
        else:
            if const_expr(grouped_contiguous_m):
                masked_m_rsrc = build_buffer_resource_from_ptr(arg_masked_m)
                layout_rsrc = build_buffer_resource_from_ptr(arg_m_tile_map)
                flat_pid = arith.index_cast(T.index, _raw(gpu.block_idx.x))
                bz = (
                    arith.index_cast(T.index, _raw(gpu.block_idx.z))
                    if split_k > 1
                    else arith.index(0)
                )
                m_tile_bound = arith.index_cast(T.index, i32_m_tile_bound.ir_value())
                idx_n = arith.index_cast(T.index, i32_n.ir_value())
                n_tiles = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)

                # Port of ``deep_gemm::Scheduler::get_swizzled_block_idx`` for
                # ``GemmType::MGroupedContiguous`` with ``kIsMulticastOnA == false``.
                # https://github.com/deepseek-ai/DeepGEMM/blob/main/deep_gemm/include/deep_gemm/common/scheduler.cuh
                k_num_1d = arith.index(int(_k_contiguous_1d))
                primary_num_blocks = m_tile_bound
                secondary_num_blocks = n_tiles
                num_blocks_per_group = secondary_num_blocks * k_num_1d
                group_idx = flat_pid // num_blocks_per_group
                first_block_idx = group_idx * k_num_1d
                in_group_idx = flat_pid - group_idx * num_blocks_per_group
                remaining_primary = primary_num_blocks - first_block_idx
                use_full_group = arith.cmpi(
                    arith.CmpIPredicate.slt, k_num_1d, remaining_primary
                )
                num_blocks_in_group = arith.select(
                    use_full_group, k_num_1d, remaining_primary
                )
                in_m = (
                    in_group_idx
                    - (in_group_idx // num_blocks_in_group) * num_blocks_in_group
                )
                flat_m_tile = first_block_idx + in_m
                by_contig = in_group_idx // num_blocks_in_group

                m_tile_active = arith.cmpi(
                    arith.CmpIPredicate.slt, flat_m_tile, primary_num_blocks
                )
                n_tile_active = arith.cmpi(arith.CmpIPredicate.slt, by_contig, n_tiles)
                tile_active = arith.andi(m_tile_active, n_tile_active)
                tile_if = scf.IfOp(tile_active, results_=[], has_else=False)
                with ir.InsertionPoint(tile_if.then_block):
                    layout_row = flat_m_tile * arith.index(tile_m)
                    layout_row_i32 = arith.index_cast(T.i32, layout_row)
                    c0_i32 = arith.constant(0, type=T.i32)
                    c_tile_m_i32 = arith.constant(tile_m, type=T.i32)
                    c_tile_m_minus_1_i32 = arith.constant(tile_m - 1, type=T.i32)

                    import math

                    _bisect_iters = max(1, math.ceil(math.log2(batch_count)))
                    lo = c0_i32
                    hi = arith.constant(batch_count, type=T.i32)
                    for _step in range_constexpr(_bisect_iters):
                        mid = (lo + hi) >> arith.constant(1, type=T.i32)
                        mid_idx = arith.index_cast(T.index, mid)
                        mid_end = buffer_ops.buffer_load(
                            layout_rsrc, mid_idx, vec_width=1, dtype=T.i32
                        )
                        go_right = arith.cmpi(
                            arith.CmpIPredicate.sle, mid_end, layout_row_i32
                        )
                        lo = arith.select(
                            go_right, mid + arith.constant(1, type=T.i32), lo
                        )
                        hi = arith.select(go_right, hi, mid)

                    batch_i32 = lo
                    group_active = arith.cmpi(
                        arith.CmpIPredicate.slt,
                        batch_i32,
                        arith.constant(batch_count, type=T.i32),
                    )
                    batch_is_zero = arith.cmpi(
                        arith.CmpIPredicate.eq, batch_i32, c0_i32
                    )
                    prev_idx = arith.index_cast(
                        T.index, batch_i32 - arith.constant(1, type=T.i32)
                    )
                    prev_end = buffer_ops.buffer_load(
                        layout_rsrc, prev_idx, vec_width=1, dtype=T.i32
                    )
                    prev_aligned = (
                        (prev_end + c_tile_m_minus_1_i32) // c_tile_m_i32
                    ) * c_tile_m_i32
                    group_start_i32 = arith.select(batch_is_zero, c0_i32, prev_aligned)
                    batch_idx = arith.index_cast(T.index, batch_i32)
                    local_row_i32 = layout_row_i32 - group_start_i32
                    bx_local = arith.index_cast(T.index, local_row_i32 // c_tile_m_i32)
                    group_if = scf.IfOp(group_active, results_=[], has_else=False)
                    with ir.InsertionPoint(group_if.then_block):
                        valid_m_i32 = buffer_ops.buffer_load(
                            masked_m_rsrc,
                            batch_i32,
                            vec_width=1,
                            dtype=T.i32,
                        )
                        _emit_tile(
                            batch_idx,
                            bx_local,
                            by_contig,
                            bz,
                            tile_valid_override=tile_active,
                            valid_m_override=valid_m_i32,
                            flat_m_base_override=layout_row,
                        )
                        scf.YieldOp([])
                    scf.YieldOp([])
            else:
                if const_expr(batch_count > 1):
                    flat_bx = arith.index_cast(T.index, _raw(gpu.block_idx.x))
                    batch_idx = flat_bx // m_tiles_per_batch
                    bx_local = flat_bx - batch_idx * m_tiles_per_batch
                    bz = (
                        arith.index_cast(T.index, _raw(gpu.block_idx.z))
                        if split_k > 1
                        else arith.index(0)
                    )
                else:
                    batch_idx = arith.index(0)
                    bx_local = bx
                    bz = (
                        arith.index_cast(T.index, _raw(gpu.block_idx.z))
                        if split_k > 1
                        else arith.index(0)
                    )
                if const_expr(grouped_masked_m):
                    masked_m_rsrc = build_buffer_resource_from_ptr(arg_masked_m)
                    valid_m_i32 = buffer_ops.buffer_load(
                        masked_m_rsrc,
                        arith.index_cast(T.i32, batch_idx),
                        vec_width=1,
                        dtype=T.i32,
                    )
                    blk_m = bx_local * arith.index(tile_m)
                    tile_active = arith.cmpi(
                        arith.CmpIPredicate.slt,
                        arith.index_cast(T.i32, blk_m),
                        valid_m_i32,
                    )
                    tile_if = scf.IfOp(tile_active, results_=[], has_else=False)
                    with ir.InsertionPoint(tile_if.then_block):
                        _emit_tile(
                            batch_idx,
                            bx_local,
                            by,
                            bz,
                            tile_valid_override=tile_active,
                            valid_m_override=valid_m_i32,
                        )
                        scf.YieldOp([])
                else:
                    _emit_tile(batch_idx, bx_local, by, bz)

    # Bump this when changing generated IR in ways not otherwise reflected in
    # the shape/config tuple below. This forces FlyDSL's JIT/cache path to stop
    # reusing a previously compiled kernel after source-only descriptor fixes.
    tdm_store_descriptor_version = 32

    # M/N are compile-time constants used throughout the generated IR
    # (B_TOTAL_N, C_N, grid dimensions, output/bias strides, scale descriptor
    # shapes). They must be part of the JIT cache key; otherwise a kernel first
    # compiled for a small inter_dim can be incorrectly reused for a larger
    # grouped MoE shape (e.g. DS TP1 I=2048), causing OOB accesses.
    cache_tag = (
        data_format,
        M,
        N,
        K,
        tile_m,
        tile_n,
        tile_k,
        m_warp,
        n_warp,
        num_buffers,
        compute_schedule_kind,
        effective_waves_per_eu,
        l2_prefetch_distance,
        cluster_m,
        cluster_n,
        use_tdm_store,
        out_dtype,
        inst_prefetch,
        wave_specialized_tdm,
        tdm_as_in_prologue,
        split_k,
        use_scale_opsel,
        expert_sched_mode,
        atomic_barrier_enable,
        batch_count,
        grouped_masked_m,
        grouped_persistent_m,
        grouped_contiguous_m,
        _k_contiguous_1d,
        _persistent_workers,
        stage1_act_mode,
        stage1_weight_layout_mode,
        epilogue_bias_mode,
        stage1_quant_out_mode,
        int(stage1_quant_wmma_rep),
        kernel_tag_mode,
        tdm_store_descriptor_version,
    )

    @flyc.jit
    def launch_mxscale_gemm(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_m = arith.index_cast(T.index, i32_m.ir_value())
        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        gx = _raw((idx_m + arith.index(tile_m - 1)) // arith.index(tile_m))
        if const_expr(batch_count > 1):
            gx = gx * batch_count
        gy = _raw((idx_n + arith.index(tile_n - 1)) // arith.index(tile_n))
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_c,
            arg_c,
            arg_c,
            arg_c,
            i32_m,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
                if const_expr(use_cluster):
                    op.attributes["rocdl.cluster_dims"] = ir.StringAttr.get(
                        f"{cluster_m},{cluster_n},1"
                    )
        cluster_arg = (cluster_m, cluster_n, 1) if use_cluster else None
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
            cluster=cluster_arg,
        )

    @flyc.jit
    def launch_mxscale_gemm_masked(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_masked_m: fx.Pointer,
        arg_m_tile_prefix: fx.Pointer,
        arg_m_tile_map: fx.Pointer,
        i32_m_tile_bound: fx.Int32,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_m = arith.index_cast(T.index, i32_m.ir_value())
        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        if const_expr(grouped_contiguous_m):
            n_tiles = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)
            gx = arith.index_cast(T.index, i32_m_tile_bound.ir_value()) * n_tiles
            gy = arith.index(1)
        else:
            gx = _raw((idx_m + arith.index(tile_m - 1)) // arith.index(tile_m))
            if const_expr(batch_count > 1):
                gx = gx * batch_count
            gy = _raw((idx_n + arith.index(tile_n - 1)) // arith.index(tile_n))
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_c,
            arg_masked_m,
            arg_m_tile_prefix,
            arg_m_tile_map,
            i32_m_tile_bound,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
                if const_expr(use_cluster):
                    op.attributes["rocdl.cluster_dims"] = ir.StringAttr.get(
                        f"{cluster_m},{cluster_n},1"
                    )
        cluster_arg = (cluster_m, cluster_n, 1) if use_cluster else None
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
            cluster=cluster_arg,
        )

    @flyc.jit
    def launch_mxscale_gemm_masked_persistent(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_masked_m: fx.Pointer,
        arg_m_tile_prefix: fx.Pointer,
        arg_m_tile_map: fx.Pointer,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        gx = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)
        gy = arith.index(_persistent_workers)
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_c,
            arg_masked_m,
            arg_m_tile_prefix,
            arg_m_tile_map,
            i32_m,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
        )

    @flyc.jit
    def launch_mxscale_gemm_bias(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_bias: fx.Pointer,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_m = arith.index_cast(T.index, i32_m.ir_value())
        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        gx = _raw((idx_m + arith.index(tile_m - 1)) // arith.index(tile_m))
        if const_expr(batch_count > 1):
            gx = gx * batch_count
        gy = _raw((idx_n + arith.index(tile_n - 1)) // arith.index(tile_n))
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_bias,
            arg_c,
            arg_c,
            arg_c,
            i32_m,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
                if const_expr(use_cluster):
                    op.attributes["rocdl.cluster_dims"] = ir.StringAttr.get(
                        f"{cluster_m},{cluster_n},1"
                    )
        cluster_arg = (cluster_m, cluster_n, 1) if use_cluster else None
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
            cluster=cluster_arg,
        )

    @flyc.jit
    def launch_mxscale_gemm_masked_bias(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_bias: fx.Pointer,
        arg_masked_m: fx.Pointer,
        arg_m_tile_prefix: fx.Pointer,
        arg_m_tile_map: fx.Pointer,
        i32_m_tile_bound: fx.Int32,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_m = arith.index_cast(T.index, i32_m.ir_value())
        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        if const_expr(grouped_contiguous_m):
            n_tiles = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)
            gx = arith.index_cast(T.index, i32_m_tile_bound.ir_value()) * n_tiles
            gy = arith.index(1)
        else:
            gx = _raw((idx_m + arith.index(tile_m - 1)) // arith.index(tile_m))
            if const_expr(batch_count > 1):
                gx = gx * batch_count
            gy = _raw((idx_n + arith.index(tile_n - 1)) // arith.index(tile_n))
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_bias,
            arg_masked_m,
            arg_m_tile_prefix,
            arg_m_tile_map,
            i32_m_tile_bound,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
                if const_expr(use_cluster):
                    op.attributes["rocdl.cluster_dims"] = ir.StringAttr.get(
                        f"{cluster_m},{cluster_n},1"
                    )
        cluster_arg = (cluster_m, cluster_n, 1) if use_cluster else None
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
            cluster=cluster_arg,
        )

    @flyc.jit
    def launch_mxscale_gemm_masked_persistent_bias(
        arg_c: fx.Pointer,
        arg_a: fx.Pointer,
        arg_b: fx.Pointer,
        arg_a_scale: fx.Pointer,
        arg_b_scale: fx.Pointer,
        arg_bias: fx.Pointer,
        arg_masked_m: fx.Pointer,
        arg_m_tile_prefix: fx.Pointer,
        arg_m_tile_map: fx.Pointer,
        i32_m: fx.Int32,
        i32_n: fx.Int32,
        swiglu_limit_f: fx.Float32,
        stream: fx.Stream,
    ):
        _ = cache_tag
        ctx = CompilationContext.get_current()
        with ir.InsertionPoint(ctx.gpu_module_body):
            arena_alloc.finalized = False
            arena_alloc.finalize()

        idx_n = arith.index_cast(T.index, i32_n.ir_value())
        gx = (idx_n + arith.index(tile_n - 1)) // arith.index(tile_n)
        gy = arith.index(_persistent_workers)
        gz = split_k

        launcher = kernel_mxscale_gemm(
            arg_c,
            arg_a,
            arg_b,
            arg_a_scale,
            arg_b_scale,
            arg_bias,
            arg_masked_m,
            arg_m_tile_prefix,
            arg_m_tile_map,
            i32_m,
            i32_m,
            i32_n,
            swiglu_limit_f,
        )
        for op in ctx.gpu_module_body.operations:
            if const_expr(
                hasattr(op, "attributes") and op.OPERATION_NAME == "gpu.func"
            ):
                if const_expr(effective_waves_per_eu is not None):
                    _wpe = int(effective_waves_per_eu)
                    if const_expr(_wpe >= 1):
                        op.attributes["rocdl.waves_per_eu"] = ir.IntegerAttr.get(
                            ir.IntegerType.get_signless(32), _wpe
                        )
        launcher.launch(
            grid=(gx, gy, gz),
            block=(block_threads, 1, 1),
            stream=stream,
        )

    launch_mxscale_gemm.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    launch_mxscale_gemm_masked.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    launch_mxscale_gemm_masked_persistent.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    launch_mxscale_gemm_bias.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    launch_mxscale_gemm_masked_bias.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }
    launch_mxscale_gemm_masked_persistent_bias.compile_hints = {
        "llvm_options": {
            "amdgpu-kernarg-preload": AITER_FLYDSL_KERNARG_PRELOAD,
            "amdgpu-kernarg-preload-count": AITER_FLYDSL_KERNARG_PRELOAD_COUNT,
        },
    }

    # Quant-out mode threads its e8m0 scale-output buffer through the kernel's
    # bias tensor slot (bias is unused/disallowed in this mode), so it reuses the
    # *_bias launch wrappers -- arg_c carries the MXFP4 payload, arg_bias the scale.
    if epilogue_bias_mode or stage1_quant_out_mode is not None:
        if grouped_masked_m:
            return (
                launch_mxscale_gemm_masked_persistent_bias
                if grouped_persistent_m
                else launch_mxscale_gemm_masked_bias
            )
        return launch_mxscale_gemm_bias
    if grouped_masked_m:
        return (
            launch_mxscale_gemm_masked_persistent
            if grouped_persistent_m
            else launch_mxscale_gemm_masked
        )
    return launch_mxscale_gemm


def compile_mxfp4_gemm(**kw):
    return compile_mxscale_gemm(data_format="fp4", **kw)


def compile_mxfp8_gemm(**kw):
    return compile_mxscale_gemm(data_format="fp8", **kw)


def compile_a8w4_gemm(**kw):
    return compile_mxscale_gemm(data_format="a8w4", **kw)


__all__ = [
    "compile_mxscale_gemm",
    "compile_mxfp4_gemm",
    "compile_mxfp8_gemm",
    "compile_a8w4_gemm",
]
