HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/646||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/647||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/648||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/649||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/651||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/652||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/653||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/654||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/655||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/656||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/657||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/658||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/659||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/660||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/661||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/662||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/663||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/664||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/665||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/667||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/668||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/669||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/670||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/671||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/672||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/673||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/674||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/675||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/676||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/677||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/678||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/679||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/680||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/681||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/682||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/683||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/684||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/685||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/686||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/687||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(701);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/701||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/702||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/708||CommsFPGA_top.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/160
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/709||CommsFPGA_top.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/710||CommsFPGA_top.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/711||CommsFPGA_top.vhd(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/195
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/712||CommsFPGA_top.vhd(201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/201
Implementation;Synthesis|| CD638 ||@W:Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/713||CommsFPGA_top.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/202
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/714||CommsFPGA_top.vhd(203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/203
Implementation;Synthesis|| CD638 ||@W:Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/715||CommsFPGA_top.vhd(204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/204
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/716||CommsFPGA_top.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/717||CommsFPGA_top.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/209
Implementation;Synthesis|| CD638 ||@W:Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/718||CommsFPGA_top.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/210
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/719||CommsFPGA_top.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/720||CommsFPGA_top.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/721||CommsFPGA_top.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal manchester_inc is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/722||CommsFPGA_top.vhd(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/240
Implementation;Synthesis|| CD638 ||@W:Signal thos_afen is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/723||CommsFPGA_top.vhd(241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/241
Implementation;Synthesis|| CD638 ||@W:Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/724||CommsFPGA_top.vhd(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/258
Implementation;Synthesis|| CD638 ||@W:Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/725||CommsFPGA_top.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/262
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/728||mdio_slave_interface.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/166
Implementation;Synthesis|| CG290 ||@W:Referenced variable pmad_rst_in is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/729||mdio_slave_interface.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/168
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/731||mdio_slave_interface.vhd(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/452
Implementation;Synthesis|| CG290 ||@W:Referenced variable register_bus_out is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/732||mdio_slave_interface.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/733||mdio_slave_interface.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/69
Implementation;Synthesis|| CD638 ||@W:Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/734||mdio_slave_interface.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/735||mdio_slave_interface.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/736||mdio_slave_interface.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/737||mdio_slave_interface.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/738||mdio_slave_interface.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/76
Implementation;Synthesis|| CL169 ||@W:Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/740||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/741||mdio_slave_interface.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/239
Implementation;Synthesis|| CL169 ||@W:Pruning unused register status_regClear_d_8(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/742||mdio_slave_interface.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_link_status_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/743||mdio_slave_interface.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/208
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_jabber_det_d_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/744||mdio_slave_interface.vhd(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/194
Implementation;Synthesis|| CL169 ||@W:Pruning unused register PMAD_fault_status_d_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/745||mdio_slave_interface.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/180
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/746||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/747||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/748||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/749||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/750||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/751||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/752||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/753||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/754||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/755||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/756||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/757||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 10 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/758||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/759||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/760||mdio_slave_interface.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd'/linenumber/568
Implementation;Synthesis|| CD434 ||@W:Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/762||Phy_Mux.vhd(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/151
Implementation;Synthesis|| CD434 ||@W:Signal host_det in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/763||Phy_Mux.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/157
Implementation;Synthesis|| CD434 ||@W:Signal mii_dbg_phy in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/764||Phy_Mux.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/157
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/766||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_ER; possible missing assignment in an if or case statement.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/767||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/768||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/769||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/770||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/771||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/772||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_TX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/773||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_DV; possible missing assignment in an if or case statement.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/774||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_RX_CLK; possible missing assignment in an if or case statement.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/775||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_MDI; possible missing assignment in an if or case statement.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/776||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal MAC_MII_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/777||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/778||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/779||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal F_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/780||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_TXEN; possible missing assignment in an if or case statement.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/781||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO_EN; possible missing assignment in an if or case statement.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/782||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDO; possible missing assignment in an if or case statement.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/783||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal D_MDC; possible missing assignment in an if or case statement.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/784||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/785||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/786||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/787||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/788||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/789||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/790||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXD(3 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/791||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_TXC; possible missing assignment in an if or case statement.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/792||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXER; possible missing assignment in an if or case statement.||m2s010_som.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/793||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXDV; possible missing assignment in an if or case statement.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/794||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_RXC; possible missing assignment in an if or case statement.||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/795||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_CRS; possible missing assignment in an if or case statement.||m2s010_som.srr(796);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/796||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal T_COL; possible missing assignment in an if or case statement.||m2s010_som.srr(797);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/797||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal H_RXER; possible missing assignment in an if or case statement.||m2s010_som.srr(798);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/798||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch D_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/799||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch D_MDO enable evaluates to constant 1, optimized||m2s010_som.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/800||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch D_MDO_EN enable evaluates to constant 1, optimized||m2s010_som.srr(801);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/801||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch D_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/802||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch F_MDC enable evaluates to constant 1, optimized||m2s010_som.srr(803);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/803||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch H_MDO enable evaluates to constant 1, optimized||m2s010_som.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/804||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch H_MDO_EN enable evaluates to constant 1, optimized||m2s010_som.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/805||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_CRS enable evaluates to constant 1, optimized||m2s010_som.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/806||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/807||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(808);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/808||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_DV enable evaluates to constant 1, optimized||m2s010_som.srr(809);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/809||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_TX_CLK enable evaluates to constant 1, optimized||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/810||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch D_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/811||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(812);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/812||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch F_MDI enable evaluates to constant 1, optimized||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/813||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch F_TXEN enable evaluates to constant 1, optimized||m2s010_som.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/814||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_COL enable evaluates to constant 1, optimized||m2s010_som.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/815||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch MAC_MII_RX_ER enable evaluates to constant 1, optimized||m2s010_som.srr(816);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/816||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL239 ||@W:Latch F_TXD(3 downto 0) enable evaluates to constant 1, optimized||m2s010_som.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/817||Phy_Mux.vhd(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd'/linenumber/160
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of MANCHESTER_IN_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(820);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/820||TX_Collision_Detector2.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TX_Collision_Detector2.vhd'/linenumber/76
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 5 of MANCHESTER_OUT_d_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(821);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/821||TX_Collision_Detector2.vhd(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TX_Collision_Detector2.vhd'/linenumber/76
Implementation;Synthesis|| CD638 ||@W:Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/823||ManchesDecoder2.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/97
Implementation;Synthesis|| CD638 ||@W:Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(824);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/824||ManchesDecoder2.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd'/linenumber/98
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(827);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/827||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(828);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/828||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(829);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/829||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(830);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/830||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(831);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/831||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/832||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/833||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/834||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/835||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/836||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/837||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/838||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/839||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/840||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/841||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/842||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(843);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/843||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/844||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/845||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/846||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/847||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/848||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/849||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/850||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(851);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/851||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/852||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(861);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/861||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(862);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/862||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(863);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/863||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(864);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/864||CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(866);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/866||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(869);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/869||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/870||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/871||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/872||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(874);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/874||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(875);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/875||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(880);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/880||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(881);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/881||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(886);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/886||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(887);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/887||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(888);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/888||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/889||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/890||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/891||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/892||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(893);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/893||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(894);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/894||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(895);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/895||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/896||corefifo_async.vhd(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/746
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/897||corefifo_async.vhd(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/898||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/899||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/900||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/901||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/902||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/903||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/904||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/905||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/906||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/907||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/908||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/909||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/910||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/911||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(912);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/912||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/913||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/914||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/915||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/916||corefifo_async.vhd(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/655
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/918||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/919||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/920||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/921||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/922||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/923||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/924||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/925||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/926||COREFIFO.vhd(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1241
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/927||COREFIFO.vhd(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1227
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/928||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/929||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/930||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/931||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/932||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/933||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/934||COREFIFO.vhd(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/935||COREFIFO.vhd(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/936||COREFIFO.vhd(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1101
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/937||COREFIFO.vhd(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1088
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/938||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/939||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/940||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/941||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/942||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CD434 ||@W:Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/947||RX_SM.vhd(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/137
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_wait_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/955||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_pkt_to_idle_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/956||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_non_idle_rail_6(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/957||RX_SM.vhd(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd'/linenumber/158
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/962||ManchesDecoder_Adapter.vhd(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/209
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/963||ManchesDecoder_Adapter.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/213
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/964||ManchesDecoder_Adapter.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/221
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/965||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CD638 ||@W:Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/966||ManchesDecoder_Adapter.vhd(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/85
Implementation;Synthesis|| CD638 ||@W:Signal inrz_data_n is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/967||ManchesDecoder_Adapter.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/971||IdleLineDetector.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/103
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/973||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/974||ManchesDecoder_Adapter.vhd(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/211
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/975||ManchesDecoder_Adapter.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd'/linenumber/187
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/981||Edge_Detect.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/88
Implementation;Synthesis|| CG290 ||@W:Referenced variable clk_en is not in sensitivity list.||m2s010_som.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/982||Edge_Detect.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/93
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(984);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/984||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(985);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/985||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(986);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/986||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/987||Edge_Detect.vhd(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd'/linenumber/90
Implementation;Synthesis|| CD638 ||@W:Signal reset_all_pkt_cntrs_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(994);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/994||Nib2Ser_SM.vhd(83);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/83
Implementation;Synthesis|| CL169 ||@W:Pruning unused register cnt_tx_pkt_7(15 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(996);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/996||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nibble_cntr_11(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/997||Nib2Ser_SM.vhd(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/131
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal rs_pkt_reg; possible missing assignment in an if or case statement.||m2s010_som.srr(998);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/998||Nib2Ser_SM.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd'/linenumber/114
Implementation;Synthesis|| CL168 ||@W:Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1000||ManchesEncoder2.vhd(114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/114
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of Jabber_detect_2MII_clr_d_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1001||ManchesEncoder2.vhd(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/232
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 2 of col_detect_2MII_clr_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1002);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1002||ManchesEncoder2.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1014||uP_if.vhd(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/273
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_mii_mux_control_reg is not in sensitivity list.||m2s010_som.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1015||uP_if.vhd(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/297
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1016||uP_if.vhd(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/290
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1017||uP_if.vhd(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/292
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1018);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1018||uP_if.vhd(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/286
Implementation;Synthesis|| CL169 ||@W:Pruning unused register iINT_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1021||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1022);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1022||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1023||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1024||Interrupts.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/191
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1026||uP_if.vhd(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/276
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal reset_all_pkt_cntrs; possible missing assignment in an if or case statement.||m2s010_som.srr(1028);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1028||uP_if.vhd(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd'/linenumber/276
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1069||CRC16x4_Generator.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CRC16x4_Generator.vhd'/linenumber/53
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_13. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1071||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_15. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1072||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register Compare_nibble_29(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1073||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1074);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1074||MII_DataCheck.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/71
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_13(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1075);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1075||MII_DataCheck.vhd(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/100
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1076||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1077);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1077||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1078||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1079||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1080);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1080||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1081||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1082||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1083||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1084||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1085||MII_DataCheck.vhd(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd'/linenumber/86
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_8. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1091||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL169 ||@W:Pruning unused register crc_gen_reset_9. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1092||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL168 ||@W:Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1093||MII_DataGen.vhd(82);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/82
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 9 of byte_cntr_10(9 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1094||MII_DataGen.vhd(112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/112
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1095||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1096||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1097||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1098||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1099||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1100||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1101||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1102||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1103||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1104||MII_DataGen.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd'/linenumber/97
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1107||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1108||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal THOs_AFEn is floating; a simulation mismatch is possible.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1112||CommsFPGA_top.vhd(241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/241
Implementation;Synthesis|| CL240 ||@W:Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1113||CommsFPGA_top.vhd(61);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/61
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AFE_Compare_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1114||CommsFPGA_top.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/410
Implementation;Synthesis|| CL169 ||@W:Pruning unused register THOs_AFE_reg_4(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1115||CommsFPGA_top.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/410
Implementation;Synthesis|| CL169 ||@W:Pruning unused register THO_compare_reg_3(23 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1116||CommsFPGA_top.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/410
Implementation;Synthesis|| CL169 ||@W:Pruning unused register random_data_bit_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1117||CommsFPGA_top.vhd(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/319
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1118||CommsFPGA_top.vhd(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/357
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1147);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1147||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1148||Interrupts.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/47
Implementation;Synthesis|| CL247 ||@W:Input port bit 7 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1149||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1150||Interrupts.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd'/linenumber/53
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1169||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1170||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1171||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1172||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1173||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1174||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1183||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1184||IdleLineDetector.vhd(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd'/linenumber/118
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1223||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1224||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1225||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1226||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1227||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1228||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1229||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1230||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1231||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1232||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1233||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1234||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1235||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit gen_data_delay(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1236||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 10 of gen_data_delay(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1237||CommsFPGA_top.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd'/linenumber/456
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1295||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1296||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1297||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1298||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1375||m2s010_som.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd'/linenumber/99
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1445||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1446||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1491||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1492||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1493||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1494||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1495||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1496||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1497||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1498||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1499||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1500||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_COL is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1501||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_CRS is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1502||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_RXC is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1503||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_RXDV is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1504||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_RXER is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1505||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.T_TXC is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1506||phy_mux.vhd(160);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd'/linenumber/160
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1507||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1508||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1509||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1510||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1511||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.TEST_DATA_GENERATER_INST.i_MII_TX_EN is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1512||mii_datagen.vhd(112);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mii_datagen.vhd'/linenumber/112
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_edge_detect is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1513||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 16 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect.  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1588||edge_detect.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 646 sequential elements including CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1589||idlelinedetector.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 40 sequential elements including CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1590||tx_collision_detector2.vhd(94);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\tx_collision_detector2.vhd'/linenumber/94
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] which controls 107 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1591||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 255 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1592||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock which controls 302 sequential elements including CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1593||mdio_slave_interface.vhd(296);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mdio_slave_interface.vhd'/linenumber/296
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|HOST_DETn which controls 117 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1594||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1595||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1596||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|I2C_0_SCL_F2M which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1597||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1598||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 685 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1599||syn_dics.v(4572);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4572
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1600||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 19 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1601||syn_dics.v(4980);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4980
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1602||m2s010_som_sb_mss.vhd(2240);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2240
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1747||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1748||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1749||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1750||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1751||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1752||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1753||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1754||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1755||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1756||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1813||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1850);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1850||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1851);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1851||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1852||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1853);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1853||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1854);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1854||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1855);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1855||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1856);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1856||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1857);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1857||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1858);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1858||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1859);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1859||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1860);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1860||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1861);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1861||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1862);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1862||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1863);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1863||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_out_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1875);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1875||edge_detect.vhd(90);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd'/linenumber/90
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1960);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1960||syn_dics.v(4544);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4544
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1961);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1961||syn_dics.v(4572);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/4572
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[74] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1962);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1962||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[75] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1963);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1963||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[76] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1964||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[77] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1965||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[78] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1966||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[79] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1967||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[73:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1969||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[80] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1972||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[79] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1973||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[78] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1974);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1974||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[77] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1975);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1975||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[76] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1976);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1976||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[75] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1977);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/1977||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\synthesis\rev_coms_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2222||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2223||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|HOST_DETn with period 10.00ns. Please declare a user-defined clock on object "p:HOST_DETn"||m2s010_som.srr(2225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2225||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|I2C_0_SCL_F2M with period 10.00ns. Please declare a user-defined clock on object "p:I2C_0_SCL_F2M"||m2s010_som.srr(2226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2226||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2228||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2229||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2230||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2231||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.ClkDivider[1]"||m2s010_som.srr(2232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2232||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.BIBUF_1_Y"||m2s010_som.srr(2233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2233||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2234||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MAC_MII_MDC"||m2s010_som.srr(2235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2235||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2236||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2237||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2238||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr'/linenumber/2239||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 20 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
