The first floor contains a tpdx generator, a rlvx generator, and a mlpp-compatible microchip.
The second floor contains a bcek generator and a mlpp generator.
The third floor contains a jixs generator and a jixs-compatible microchip.
The fourth floor contains a bcek-compatible microchip, a tpdx-compatible microchip, and a rlvx-compatible microchip.
