EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "BD53E29G CMOS output 2.9V voltage detector"
Date "2020-03-23"
Rev "1"
Comp "astroelectronic@"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L AE01.17.03.000:BD53E29G U1
U 1 1 5E787B92
P 5500 4000
F 0 "U1" H 5500 4365 50  0000 C CNN
F 1 "BD53E29G" H 5500 4274 50  0000 C CNN
F 2 "" H 5200 3500 50  0001 L BNN
F 3 "~" H 5200 3400 50  0001 L BNN
F 4 "X" H 5500 4000 50  0001 C CNN "Spice_Primitive"
F 5 "BD53E29G" H 5500 4000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5500 4000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/BD53E29G.lib" H 5500 4000 50  0001 C CNN "Spice_Lib_File"
	1    5500 4000
	1    0    0    -1  
$EndComp
Wire Wire Line
	4900 4100 4700 4100
Wire Wire Line
	4700 4100 4700 4300
$Comp
L pspice:0 #GND01
U 1 1 5E78889F
P 4700 4300
F 0 "#GND01" H 4700 4200 50  0001 C CNN
F 1 "0" H 4700 4177 50  0000 C CNN
F 2 "" H 4700 4300 50  0001 C CNN
F 3 "~" H 4700 4300 50  0001 C CNN
	1    4700 4300
	1    0    0    -1  
$EndComp
NoConn ~ 4900 4000
Wire Wire Line
	4900 3900 3400 3900
Wire Wire Line
	3400 3900 3400 4100
$Comp
L Device:C U2
U 1 1 5E788DBE
P 3400 4250
F 0 "U2" H 3515 4296 50  0000 L CNN
F 1 "C2012X7R2A104M125AA_p" H 3515 4205 50  0000 L CNN
F 2 "" H 3438 4100 50  0001 C CNN
F 3 "~" H 3400 4250 50  0001 C CNN
F 4 "X" H 3400 4250 50  0001 C CNN "Spice_Primitive"
F 5 "C2012X7R2A104M125AA_p" H 3400 4250 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3400 4250 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012X7R2A104M125AA_p.mod" H 3400 4250 50  0001 C CNN "Spice_Lib_File"
	1    3400 4250
	1    0    0    -1  
$EndComp
Wire Wire Line
	3400 4400 3400 4650
$Comp
L pspice:0 #GND03
U 1 1 5E7893DB
P 3400 4650
F 0 "#GND03" H 3400 4550 50  0001 C CNN
F 1 "0" H 3400 4527 50  0000 C CNN
F 2 "" H 3400 4650 50  0001 C CNN
F 3 "~" H 3400 4650 50  0001 C CNN
	1    3400 4650
	1    0    0    -1  
$EndComp
Wire Wire Line
	6100 4100 6400 4100
Wire Wire Line
	6400 4100 6400 4300
$Comp
L Device:C U3
U 1 1 5E789A34
P 6400 4450
F 0 "U3" H 6515 4496 50  0000 L CNN
F 1 "C2012C0G2W101J060AA_p" H 6515 4405 50  0000 L CNN
F 2 "" H 6438 4300 50  0001 C CNN
F 3 "~" H 6400 4450 50  0001 C CNN
F 4 "X" H 6400 4450 50  0001 C CNN "Spice_Primitive"
F 5 "C2012C0G2W101J060AA_p" H 6400 4450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6400 4450 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012C0G2W101J060AA_p.mod" H 6400 4450 50  0001 C CNN "Spice_Lib_File"
	1    6400 4450
	1    0    0    -1  
$EndComp
Wire Wire Line
	6400 4600 6400 4800
$Comp
L pspice:0 #GND04
U 1 1 5E789E43
P 6400 4800
F 0 "#GND04" H 6400 4700 50  0001 C CNN
F 1 "0" H 6400 4677 50  0000 C CNN
F 2 "" H 6400 4800 50  0001 C CNN
F 3 "~" H 6400 4800 50  0001 C CNN
	1    6400 4800
	1    0    0    -1  
$EndComp
Wire Wire Line
	6100 3900 7850 3900
Wire Wire Line
	7850 3900 7850 4300
$Comp
L Device:C U4
U 1 1 5E78A61A
P 7850 4450
F 0 "U4" H 7965 4496 50  0000 L CNN
F 1 "C2012JB2E102M085AA_p" H 7965 4405 50  0000 L CNN
F 2 "" H 7888 4300 50  0001 C CNN
F 3 "~" H 7850 4450 50  0001 C CNN
F 4 "X" H 7850 4450 50  0001 C CNN "Spice_Primitive"
F 5 "C2012JB2E102M085AA_p" H 7850 4450 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7850 4450 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012JB2E102M085AA_p.mod" H 7850 4450 50  0001 C CNN "Spice_Lib_File"
	1    7850 4450
	1    0    0    -1  
$EndComp
Wire Wire Line
	7850 4600 7850 4800
$Comp
L pspice:0 #GND05
U 1 1 5E78B1F5
P 7850 4800
F 0 "#GND05" H 7850 4700 50  0001 C CNN
F 1 "0" H 7850 4677 50  0000 C CNN
F 2 "" H 7850 4800 50  0001 C CNN
F 3 "~" H 7850 4800 50  0001 C CNN
	1    7850 4800
	1    0    0    -1  
$EndComp
Wire Wire Line
	7850 3900 9500 3900
Connection ~ 3400 3900
Wire Wire Line
	2400 3900 2400 3700
$Comp
L power:PWR_FLAG #FLG01
U 1 1 5E78E904
P 2400 3700
F 0 "#FLG01" H 2400 3775 50  0001 C CNN
F 1 "PWR_FLAG" H 2400 3873 50  0000 C CNN
F 2 "" H 2400 3700 50  0001 C CNN
F 3 "~" H 2400 3700 50  0001 C CNN
	1    2400 3700
	1    0    0    -1  
$EndComp
Text Label 6200 4100 0    50   ~ 0
CT
Text Label 8500 3900 0    50   ~ 0
OUT
Connection ~ 7850 3900
Wire Wire Line
	3400 3900 2400 3900
Connection ~ 2400 3900
Text Label 2900 3900 0    50   ~ 0
IN
$Comp
L power:PWR_FLAG #FLG02
U 1 1 5E78FD93
P 2000 4350
F 0 "#FLG02" H 2000 4425 50  0001 C CNN
F 1 "PWR_FLAG" H 2000 4523 50  0000 C CNN
F 2 "" H 2000 4350 50  0001 C CNN
F 3 "~" H 2000 4350 50  0001 C CNN
	1    2000 4350
	1    0    0    -1  
$EndComp
Wire Wire Line
	2000 4550 2000 4350
$Comp
L pspice:0 #GND02
U 1 1 5E78CF1B
P 2400 4650
F 0 "#GND02" H 2400 4550 50  0001 C CNN
F 1 "0" H 2400 4527 50  0000 C CNN
F 2 "" H 2400 4650 50  0001 C CNN
F 3 "~" H 2400 4650 50  0001 C CNN
	1    2400 4650
	1    0    0    -1  
$EndComp
Connection ~ 2400 4550
Wire Wire Line
	2400 4550 2000 4550
Wire Wire Line
	2400 4650 2400 4550
Wire Wire Line
	2400 4550 2400 4450
Wire Wire Line
	2400 3900 2400 4050
$Comp
L Simulation_SPICE:VDC V1
U 1 1 5E7933DE
P 2400 4250
F 0 "V1" H 2530 4296 50  0000 L CNN
F 1 "{VIN}" H 2530 4205 50  0000 L CNN
F 2 "" H 2400 4250 50  0001 C CNN
F 3 "~" H 2400 4250 50  0001 C CNN
F 4 "Y" H 2400 4250 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 2400 4250 50  0001 L CNN "Spice_Primitive"
	1    2400 4250
	1    0    0    -1  
$EndComp
$EndSCHEMATC
