#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Feb 19 19:00:20 2024
# Process ID: 8924
# Current directory: D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/matrixmul/xsim_script.tcl}
# Log file: D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/sim/verilog/xsim.log
# Journal file: D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/sim/verilog\xsim.jou
# Running On: DESKTOP-LIT4FMJ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17110 MB
#-----------------------------------------------------------
source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Time resolution is 1 ps
source matrixmul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "175000"
// RTL Simulation : 2 / 2 [100.00%] @ "215000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 275 ns : File "D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/sim/verilog/matrixmul.autotb.v" Line 4486
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 19 19:00:23 2024...
