// Seed: 3029479003
module module_0 (
    output tri   id_0
    , id_6,
    input  tri   id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  assign id_0 = id_6 == -1'h0;
  assign module_1.id_2 = 0;
  assign id_6 = -1;
  wire id_7;
  localparam id_8 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd59
) (
    input  wire  _id_0,
    output logic id_1,
    input  tri1  id_2,
    output tri0  id_3,
    output tri0  id_4,
    output uwire id_5,
    input  uwire id_6
);
  always @(posedge id_0 or posedge 1) begin : LABEL_0
    id_1 = id_2 - 1;
  end
  assign id_1 = -1 < -1 * "" ? -1 : 1'b0;
  always_ff @(negedge -1 or posedge -1) begin : LABEL_1
    id_1 = (id_6) == 1;
  end
  wire [id_0 : -1] id_8;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_2,
      id_6
  );
endmodule
