// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module downconvert (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        res_out_TREADY,
        ap_ce,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        resdat_last_V,
        sincosines_0_i_V_re,
        sincosines_1_i_V_re,
        sincosines_2_i_V_re,
        sincosines_3_i_V_re,
        sincosines_4_i_V_re,
        sincosines_5_i_V_re,
        sincosines_6_i_V_re,
        sincosines_7_i_V_re,
        sincosines_0_q_V_re,
        sincosines_1_q_V_re,
        sincosines_2_q_V_re,
        sincosines_3_q_V_re,
        sincosines_4_q_V_re,
        sincosines_5_q_V_re,
        sincosines_6_q_V_re,
        sincosines_7_q_V_re,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TLAST,
        res_out_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   res_out_TREADY;
input   ap_ce;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [0:0] resdat_last_V;
input  [15:0] sincosines_0_i_V_re;
input  [15:0] sincosines_1_i_V_re;
input  [15:0] sincosines_2_i_V_re;
input  [15:0] sincosines_3_i_V_re;
input  [15:0] sincosines_4_i_V_re;
input  [15:0] sincosines_5_i_V_re;
input  [15:0] sincosines_6_i_V_re;
input  [15:0] sincosines_7_i_V_re;
input  [15:0] sincosines_0_q_V_re;
input  [15:0] sincosines_1_q_V_re;
input  [15:0] sincosines_2_q_V_re;
input  [15:0] sincosines_3_q_V_re;
input  [15:0] sincosines_4_q_V_re;
input  [15:0] sincosines_5_q_V_re;
input  [15:0] sincosines_6_q_V_re;
input  [15:0] sincosines_7_q_V_re;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
output  [0:0] res_out_TLAST;
output   res_out_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_out_TVALID;
reg res_out_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] resdat_last_V_read_reg_579;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter1_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter2_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter3_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter4_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter5_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter6_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter7_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter8_reg;
reg   [0:0] resdat_last_V_read_reg_579_pp0_iter9_reg;
reg    ap_block_pp0_stage0_subdone;
wire   [15:0] grp_cmpy_fu_302_ap_return_0;
wire   [15:0] grp_cmpy_fu_302_ap_return_1;
reg    grp_cmpy_fu_302_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call35;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp45;
wire   [15:0] grp_cmpy_fu_314_ap_return_0;
wire   [15:0] grp_cmpy_fu_314_ap_return_1;
reg    grp_cmpy_fu_314_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call38;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call38;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call38;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call38;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call38;
reg    ap_block_pp0_stage0_11001_ignoreCallOp46;
wire   [15:0] grp_cmpy_fu_326_ap_return_0;
wire   [15:0] grp_cmpy_fu_326_ap_return_1;
reg    grp_cmpy_fu_326_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call41;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call41;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call41;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call41;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call41;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call41;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call41;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call41;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call41;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call41;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call41;
reg    ap_block_pp0_stage0_11001_ignoreCallOp47;
wire   [15:0] grp_cmpy_fu_338_ap_return_0;
wire   [15:0] grp_cmpy_fu_338_ap_return_1;
reg    grp_cmpy_fu_338_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call44;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call44;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call44;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call44;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call44;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire   [15:0] grp_cmpy_fu_350_ap_return_0;
wire   [15:0] grp_cmpy_fu_350_ap_return_1;
reg    grp_cmpy_fu_350_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call47;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire   [15:0] grp_cmpy_fu_362_ap_return_0;
wire   [15:0] grp_cmpy_fu_362_ap_return_1;
reg    grp_cmpy_fu_362_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call50;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call50;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call50;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call50;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call50;
reg    ap_block_pp0_stage0_11001_ignoreCallOp50;
wire   [15:0] grp_cmpy_fu_374_ap_return_0;
wire   [15:0] grp_cmpy_fu_374_ap_return_1;
reg    grp_cmpy_fu_374_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call53;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call53;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call53;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call53;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call53;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call53;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call53;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call53;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call53;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call53;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call53;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire   [15:0] grp_cmpy_fu_386_ap_return_0;
wire   [15:0] grp_cmpy_fu_386_ap_return_1;
reg    grp_cmpy_fu_386_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

cmpy grp_cmpy_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read),
    .ai_V_read(p_read8),
    .br_V_read(sincosines_0_i_V_re),
    .bi_V_read(sincosines_0_q_V_re),
    .ap_return_0(grp_cmpy_fu_302_ap_return_0),
    .ap_return_1(grp_cmpy_fu_302_ap_return_1),
    .ap_ce(grp_cmpy_fu_302_ap_ce)
);

cmpy grp_cmpy_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read1),
    .ai_V_read(p_read9),
    .br_V_read(sincosines_1_i_V_re),
    .bi_V_read(sincosines_1_q_V_re),
    .ap_return_0(grp_cmpy_fu_314_ap_return_0),
    .ap_return_1(grp_cmpy_fu_314_ap_return_1),
    .ap_ce(grp_cmpy_fu_314_ap_ce)
);

cmpy grp_cmpy_fu_326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read2),
    .ai_V_read(p_read10),
    .br_V_read(sincosines_2_i_V_re),
    .bi_V_read(sincosines_2_q_V_re),
    .ap_return_0(grp_cmpy_fu_326_ap_return_0),
    .ap_return_1(grp_cmpy_fu_326_ap_return_1),
    .ap_ce(grp_cmpy_fu_326_ap_ce)
);

cmpy grp_cmpy_fu_338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read3),
    .ai_V_read(p_read11),
    .br_V_read(sincosines_3_i_V_re),
    .bi_V_read(sincosines_3_q_V_re),
    .ap_return_0(grp_cmpy_fu_338_ap_return_0),
    .ap_return_1(grp_cmpy_fu_338_ap_return_1),
    .ap_ce(grp_cmpy_fu_338_ap_ce)
);

cmpy grp_cmpy_fu_350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read4),
    .ai_V_read(p_read12),
    .br_V_read(sincosines_4_i_V_re),
    .bi_V_read(sincosines_4_q_V_re),
    .ap_return_0(grp_cmpy_fu_350_ap_return_0),
    .ap_return_1(grp_cmpy_fu_350_ap_return_1),
    .ap_ce(grp_cmpy_fu_350_ap_ce)
);

cmpy grp_cmpy_fu_362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read5),
    .ai_V_read(p_read13),
    .br_V_read(sincosines_5_i_V_re),
    .bi_V_read(sincosines_5_q_V_re),
    .ap_return_0(grp_cmpy_fu_362_ap_return_0),
    .ap_return_1(grp_cmpy_fu_362_ap_return_1),
    .ap_ce(grp_cmpy_fu_362_ap_ce)
);

cmpy grp_cmpy_fu_374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read6),
    .ai_V_read(p_read14),
    .br_V_read(sincosines_6_i_V_re),
    .bi_V_read(sincosines_6_q_V_re),
    .ap_return_0(grp_cmpy_fu_374_ap_return_0),
    .ap_return_1(grp_cmpy_fu_374_ap_return_1),
    .ap_ce(grp_cmpy_fu_374_ap_ce)
);

cmpy grp_cmpy_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ar_V_read(p_read7),
    .ai_V_read(p_read15),
    .br_V_read(sincosines_7_i_V_re),
    .bi_V_read(sincosines_7_q_V_re),
    .ap_return_0(grp_cmpy_fu_386_ap_return_0),
    .ap_return_1(grp_cmpy_fu_386_ap_return_1),
    .ap_ce(grp_cmpy_fu_386_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        resdat_last_V_read_reg_579 <= resdat_last_V;
        resdat_last_V_read_reg_579_pp0_iter1_reg <= resdat_last_V_read_reg_579;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        resdat_last_V_read_reg_579_pp0_iter2_reg <= resdat_last_V_read_reg_579_pp0_iter1_reg;
        resdat_last_V_read_reg_579_pp0_iter3_reg <= resdat_last_V_read_reg_579_pp0_iter2_reg;
        resdat_last_V_read_reg_579_pp0_iter4_reg <= resdat_last_V_read_reg_579_pp0_iter3_reg;
        resdat_last_V_read_reg_579_pp0_iter5_reg <= resdat_last_V_read_reg_579_pp0_iter4_reg;
        resdat_last_V_read_reg_579_pp0_iter6_reg <= resdat_last_V_read_reg_579_pp0_iter5_reg;
        resdat_last_V_read_reg_579_pp0_iter7_reg <= resdat_last_V_read_reg_579_pp0_iter6_reg;
        resdat_last_V_read_reg_579_pp0_iter8_reg <= resdat_last_V_read_reg_579_pp0_iter7_reg;
        resdat_last_V_read_reg_579_pp0_iter9_reg <= resdat_last_V_read_reg_579_pp0_iter8_reg;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp45) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_302_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_302_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_314_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp47) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_326_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_338_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_350_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_350_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp50) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_362_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_362_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_374_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_374_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_386_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_386_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        res_out_TDATA_blk_n = res_out_TREADY;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        res_out_TVALID = 1'b1;
    end else begin
        res_out_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp45 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp46 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp47 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp50 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)) | ((res_out_TREADY == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call35 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call38 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call41 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call44 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call50 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call53 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call56 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call41 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call53 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign res_out_TDATA = {{{{{{{{{{{{{{{{grp_cmpy_fu_386_ap_return_1}, {grp_cmpy_fu_374_ap_return_1}}, {grp_cmpy_fu_362_ap_return_1}}, {grp_cmpy_fu_350_ap_return_1}}, {grp_cmpy_fu_338_ap_return_1}}, {grp_cmpy_fu_326_ap_return_1}}, {grp_cmpy_fu_314_ap_return_1}}, {grp_cmpy_fu_302_ap_return_1}}, {grp_cmpy_fu_386_ap_return_0}}, {grp_cmpy_fu_374_ap_return_0}}, {grp_cmpy_fu_362_ap_return_0}}, {grp_cmpy_fu_350_ap_return_0}}, {grp_cmpy_fu_338_ap_return_0}}, {grp_cmpy_fu_326_ap_return_0}}, {grp_cmpy_fu_314_ap_return_0}}, {grp_cmpy_fu_302_ap_return_0}};

assign res_out_TLAST = resdat_last_V_read_reg_579_pp0_iter9_reg;

endmodule //downconvert
