#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27fa360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27c9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27d06b0 .functor NOT 1, L_0x28265e0, C4<0>, C4<0>, C4<0>;
L_0x28263c0 .functor XOR 2, L_0x2826260, L_0x2826320, C4<00>, C4<00>;
L_0x28264d0 .functor XOR 2, L_0x28263c0, L_0x2826430, C4<00>, C4<00>;
v0x2822cc0_0 .net *"_ivl_10", 1 0, L_0x2826430;  1 drivers
v0x2822dc0_0 .net *"_ivl_12", 1 0, L_0x28264d0;  1 drivers
v0x2822ea0_0 .net *"_ivl_2", 1 0, L_0x28261a0;  1 drivers
v0x2822f60_0 .net *"_ivl_4", 1 0, L_0x2826260;  1 drivers
v0x2823040_0 .net *"_ivl_6", 1 0, L_0x2826320;  1 drivers
v0x2823170_0 .net *"_ivl_8", 1 0, L_0x28263c0;  1 drivers
v0x2823250_0 .net "a", 0 0, v0x2820bc0_0;  1 drivers
v0x28232f0_0 .net "b", 0 0, v0x2820c60_0;  1 drivers
v0x2823390_0 .net "c", 0 0, v0x2820d00_0;  1 drivers
v0x2823430_0 .var "clk", 0 0;
v0x28234d0_0 .net "d", 0 0, v0x2820e40_0;  1 drivers
v0x2823570_0 .net "out_pos_dut", 0 0, L_0x2826010;  1 drivers
v0x2823610_0 .net "out_pos_ref", 0 0, L_0x2824c50;  1 drivers
v0x28236b0_0 .net "out_sop_dut", 0 0, L_0x28254c0;  1 drivers
v0x2823750_0 .net "out_sop_ref", 0 0, L_0x27fb870;  1 drivers
v0x28237f0_0 .var/2u "stats1", 223 0;
v0x2823890_0 .var/2u "strobe", 0 0;
v0x2823a40_0 .net "tb_match", 0 0, L_0x28265e0;  1 drivers
v0x2823b10_0 .net "tb_mismatch", 0 0, L_0x27d06b0;  1 drivers
v0x2823bb0_0 .net "wavedrom_enable", 0 0, v0x2821110_0;  1 drivers
v0x2823c80_0 .net "wavedrom_title", 511 0, v0x28211b0_0;  1 drivers
L_0x28261a0 .concat [ 1 1 0 0], L_0x2824c50, L_0x27fb870;
L_0x2826260 .concat [ 1 1 0 0], L_0x2824c50, L_0x27fb870;
L_0x2826320 .concat [ 1 1 0 0], L_0x2826010, L_0x28254c0;
L_0x2826430 .concat [ 1 1 0 0], L_0x2824c50, L_0x27fb870;
L_0x28265e0 .cmp/eeq 2, L_0x28261a0, L_0x28264d0;
S_0x27cd3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x27c9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27d0a90 .functor AND 1, v0x2820d00_0, v0x2820e40_0, C4<1>, C4<1>;
L_0x27d0e70 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x27d1250 .functor NOT 1, v0x2820c60_0, C4<0>, C4<0>, C4<0>;
L_0x27d14d0 .functor AND 1, L_0x27d0e70, L_0x27d1250, C4<1>, C4<1>;
L_0x27e82a0 .functor AND 1, L_0x27d14d0, v0x2820d00_0, C4<1>, C4<1>;
L_0x27fb870 .functor OR 1, L_0x27d0a90, L_0x27e82a0, C4<0>, C4<0>;
L_0x28240d0 .functor NOT 1, v0x2820c60_0, C4<0>, C4<0>, C4<0>;
L_0x2824140 .functor OR 1, L_0x28240d0, v0x2820e40_0, C4<0>, C4<0>;
L_0x2824250 .functor AND 1, v0x2820d00_0, L_0x2824140, C4<1>, C4<1>;
L_0x2824310 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28243e0 .functor OR 1, L_0x2824310, v0x2820c60_0, C4<0>, C4<0>;
L_0x2824450 .functor AND 1, L_0x2824250, L_0x28243e0, C4<1>, C4<1>;
L_0x28245d0 .functor NOT 1, v0x2820c60_0, C4<0>, C4<0>, C4<0>;
L_0x2824640 .functor OR 1, L_0x28245d0, v0x2820e40_0, C4<0>, C4<0>;
L_0x2824560 .functor AND 1, v0x2820d00_0, L_0x2824640, C4<1>, C4<1>;
L_0x28247d0 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x28248d0 .functor OR 1, L_0x28247d0, v0x2820e40_0, C4<0>, C4<0>;
L_0x2824990 .functor AND 1, L_0x2824560, L_0x28248d0, C4<1>, C4<1>;
L_0x2824b40 .functor XNOR 1, L_0x2824450, L_0x2824990, C4<0>, C4<0>;
v0x27cffe0_0 .net *"_ivl_0", 0 0, L_0x27d0a90;  1 drivers
v0x27d03e0_0 .net *"_ivl_12", 0 0, L_0x28240d0;  1 drivers
v0x27d07c0_0 .net *"_ivl_14", 0 0, L_0x2824140;  1 drivers
v0x27d0ba0_0 .net *"_ivl_16", 0 0, L_0x2824250;  1 drivers
v0x27d0f80_0 .net *"_ivl_18", 0 0, L_0x2824310;  1 drivers
v0x27d1360_0 .net *"_ivl_2", 0 0, L_0x27d0e70;  1 drivers
v0x27d15e0_0 .net *"_ivl_20", 0 0, L_0x28243e0;  1 drivers
v0x281f130_0 .net *"_ivl_24", 0 0, L_0x28245d0;  1 drivers
v0x281f210_0 .net *"_ivl_26", 0 0, L_0x2824640;  1 drivers
v0x281f2f0_0 .net *"_ivl_28", 0 0, L_0x2824560;  1 drivers
v0x281f3d0_0 .net *"_ivl_30", 0 0, L_0x28247d0;  1 drivers
v0x281f4b0_0 .net *"_ivl_32", 0 0, L_0x28248d0;  1 drivers
v0x281f590_0 .net *"_ivl_36", 0 0, L_0x2824b40;  1 drivers
L_0x7f5ed6b19018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x281f650_0 .net *"_ivl_38", 0 0, L_0x7f5ed6b19018;  1 drivers
v0x281f730_0 .net *"_ivl_4", 0 0, L_0x27d1250;  1 drivers
v0x281f810_0 .net *"_ivl_6", 0 0, L_0x27d14d0;  1 drivers
v0x281f8f0_0 .net *"_ivl_8", 0 0, L_0x27e82a0;  1 drivers
v0x281f9d0_0 .net "a", 0 0, v0x2820bc0_0;  alias, 1 drivers
v0x281fa90_0 .net "b", 0 0, v0x2820c60_0;  alias, 1 drivers
v0x281fb50_0 .net "c", 0 0, v0x2820d00_0;  alias, 1 drivers
v0x281fc10_0 .net "d", 0 0, v0x2820e40_0;  alias, 1 drivers
v0x281fcd0_0 .net "out_pos", 0 0, L_0x2824c50;  alias, 1 drivers
v0x281fd90_0 .net "out_sop", 0 0, L_0x27fb870;  alias, 1 drivers
v0x281fe50_0 .net "pos0", 0 0, L_0x2824450;  1 drivers
v0x281ff10_0 .net "pos1", 0 0, L_0x2824990;  1 drivers
L_0x2824c50 .functor MUXZ 1, L_0x7f5ed6b19018, L_0x2824450, L_0x2824b40, C4<>;
S_0x2820090 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x27c9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2820bc0_0 .var "a", 0 0;
v0x2820c60_0 .var "b", 0 0;
v0x2820d00_0 .var "c", 0 0;
v0x2820da0_0 .net "clk", 0 0, v0x2823430_0;  1 drivers
v0x2820e40_0 .var "d", 0 0;
v0x2820f30_0 .var/2u "fail", 0 0;
v0x2820fd0_0 .var/2u "fail1", 0 0;
v0x2821070_0 .net "tb_match", 0 0, L_0x28265e0;  alias, 1 drivers
v0x2821110_0 .var "wavedrom_enable", 0 0;
v0x28211b0_0 .var "wavedrom_title", 511 0;
E_0x27dbe40/0 .event negedge, v0x2820da0_0;
E_0x27dbe40/1 .event posedge, v0x2820da0_0;
E_0x27dbe40 .event/or E_0x27dbe40/0, E_0x27dbe40/1;
S_0x28203c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2820090;
 .timescale -12 -12;
v0x2820600_0 .var/2s "i", 31 0;
E_0x27dbce0 .event posedge, v0x2820da0_0;
S_0x2820700 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2820090;
 .timescale -12 -12;
v0x2820900_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28209e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2820090;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2821390 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x27c9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2824e00 .functor AND 1, v0x2820d00_0, v0x2820e40_0, C4<1>, C4<1>;
L_0x28250b0 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2825140 .functor NOT 1, v0x2820c60_0, C4<0>, C4<0>, C4<0>;
L_0x28252c0 .functor AND 1, L_0x28250b0, L_0x2825140, C4<1>, C4<1>;
L_0x2825400 .functor AND 1, L_0x28252c0, v0x2820d00_0, C4<1>, C4<1>;
L_0x28254c0 .functor OR 1, L_0x2824e00, L_0x2825400, C4<0>, C4<0>;
L_0x2825660 .functor NOT 1, v0x2820c60_0, C4<0>, C4<0>, C4<0>;
L_0x28256d0 .functor OR 1, L_0x2825660, v0x2820e40_0, C4<0>, C4<0>;
L_0x28257e0 .functor AND 1, v0x2820d00_0, L_0x28256d0, C4<1>, C4<1>;
L_0x28258a0 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2825a80 .functor OR 1, L_0x28258a0, v0x2820c60_0, C4<0>, C4<0>;
L_0x2825af0 .functor AND 1, L_0x28257e0, L_0x2825a80, C4<1>, C4<1>;
L_0x2825c70 .functor NOT 1, v0x2820bc0_0, C4<0>, C4<0>, C4<0>;
L_0x2825ce0 .functor OR 1, L_0x2825c70, v0x2820e40_0, C4<0>, C4<0>;
L_0x2825c00 .functor AND 1, v0x2820d00_0, L_0x2825ce0, C4<1>, C4<1>;
L_0x2825e70 .functor XNOR 1, L_0x2825af0, L_0x2825c00, C4<0>, C4<0>;
v0x2821550_0 .net *"_ivl_0", 0 0, L_0x2824e00;  1 drivers
v0x2821630_0 .net *"_ivl_12", 0 0, L_0x2825660;  1 drivers
v0x2821710_0 .net *"_ivl_14", 0 0, L_0x28256d0;  1 drivers
v0x2821800_0 .net *"_ivl_16", 0 0, L_0x28257e0;  1 drivers
v0x28218e0_0 .net *"_ivl_18", 0 0, L_0x28258a0;  1 drivers
v0x2821a10_0 .net *"_ivl_2", 0 0, L_0x28250b0;  1 drivers
v0x2821af0_0 .net *"_ivl_20", 0 0, L_0x2825a80;  1 drivers
v0x2821bd0_0 .net *"_ivl_24", 0 0, L_0x2825c70;  1 drivers
v0x2821cb0_0 .net *"_ivl_26", 0 0, L_0x2825ce0;  1 drivers
v0x2821e20_0 .net *"_ivl_30", 0 0, L_0x2825e70;  1 drivers
L_0x7f5ed6b19060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2821ee0_0 .net *"_ivl_32", 0 0, L_0x7f5ed6b19060;  1 drivers
v0x2821fc0_0 .net *"_ivl_4", 0 0, L_0x2825140;  1 drivers
v0x28220a0_0 .net *"_ivl_6", 0 0, L_0x28252c0;  1 drivers
v0x2822180_0 .net *"_ivl_8", 0 0, L_0x2825400;  1 drivers
v0x2822260_0 .net "a", 0 0, v0x2820bc0_0;  alias, 1 drivers
v0x2822300_0 .net "b", 0 0, v0x2820c60_0;  alias, 1 drivers
v0x28223f0_0 .net "c", 0 0, v0x2820d00_0;  alias, 1 drivers
v0x28225f0_0 .net "d", 0 0, v0x2820e40_0;  alias, 1 drivers
v0x28226e0_0 .net "out_pos", 0 0, L_0x2826010;  alias, 1 drivers
v0x28227a0_0 .net "out_sop", 0 0, L_0x28254c0;  alias, 1 drivers
v0x2822860_0 .net "pos0", 0 0, L_0x2825af0;  1 drivers
v0x2822920_0 .net "pos1", 0 0, L_0x2825c00;  1 drivers
L_0x2826010 .functor MUXZ 1, L_0x7f5ed6b19060, L_0x2825af0, L_0x2825e70, C4<>;
S_0x2822aa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x27c9320;
 .timescale -12 -12;
E_0x27c59f0 .event anyedge, v0x2823890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2823890_0;
    %nor/r;
    %assign/vec4 v0x2823890_0, 0;
    %wait E_0x27c59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2820090;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2820f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2820fd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2820090;
T_4 ;
    %wait E_0x27dbe40;
    %load/vec4 v0x2821070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2820f30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2820090;
T_5 ;
    %wait E_0x27dbce0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %wait E_0x27dbce0;
    %load/vec4 v0x2820f30_0;
    %store/vec4 v0x2820fd0_0, 0, 1;
    %fork t_1, S_0x28203c0;
    %jmp t_0;
    .scope S_0x28203c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2820600_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2820600_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27dbce0;
    %load/vec4 v0x2820600_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2820600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2820600_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2820090;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27dbe40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2820e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2820c60_0, 0;
    %assign/vec4 v0x2820bc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2820f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2820fd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27c9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2823430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2823890_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x27c9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2823430_0;
    %inv;
    %store/vec4 v0x2823430_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x27c9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2820da0_0, v0x2823b10_0, v0x2823250_0, v0x28232f0_0, v0x2823390_0, v0x28234d0_0, v0x2823750_0, v0x28236b0_0, v0x2823610_0, v0x2823570_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x27c9320;
T_9 ;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x27c9320;
T_10 ;
    %wait E_0x27dbe40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28237f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
    %load/vec4 v0x2823a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28237f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2823750_0;
    %load/vec4 v0x2823750_0;
    %load/vec4 v0x28236b0_0;
    %xor;
    %load/vec4 v0x2823750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2823610_0;
    %load/vec4 v0x2823610_0;
    %load/vec4 v0x2823570_0;
    %xor;
    %load/vec4 v0x2823610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28237f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28237f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/machine/ece241_2013_q2/iter0/response1/top_module.sv";
