

================================================================
== Vitis HLS Report for 'test_array'
================================================================
* Date:           Mon Jul  5 15:31:39 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        test_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      619|      619|  6.190 us|  6.190 us|  620|  620|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_init_buffer    |      100|      100|         1|          -|          -|   100|        no|
        |- conv_layer1_label2  |      516|      516|        76|         63|          1|     8|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 63, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 79
* Pipeline : 1
  Pipeline-0 : II = 63, D = 76, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 79 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 3 
79 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 80 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_val2"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_val2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_bias"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_bias, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit" [test_array.cpp:90]   --->   Operation 90 'br' 'br_ln90' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = phi i7 %add_ln90, void %._crit_edge, i7 0, void %_ZN6bufferILi100EEC2Ev.exit.preheader" [test_array.cpp:90]   --->   Operation 91 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.77ns)   --->   "%add_ln90 = add i7 %empty, i7 1" [test_array.cpp:90]   --->   Operation 92 'add' 'add_ln90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.81ns)   --->   "%icmp_ln90 = icmp_eq  i7 %empty, i7 100" [test_array.cpp:90]   --->   Operation 93 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 94 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void, void %.preheader.preheader" [test_array.cpp:90]   --->   Operation 95 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %in_V, i32 1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 97 'nbreadreq' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp, void %._crit_edge, void %._crit_edge.loopexit" [test_array.cpp:91]   --->   Operation 98 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_0 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'p_0' <Predicate = (!icmp_ln90 & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln90 & tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit" [test_array.cpp:90]   --->   Operation 101 'br' 'br_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv16 = phi i4 %add_ln97, void, i4 0, void %.preheader.preheader" [test_array.cpp:97]   --->   Operation 103 'phi' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.79ns)   --->   "%add_ln97 = add i4 %indvars_iv16, i4 1" [test_array.cpp:97]   --->   Operation 104 'add' 'add_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.72ns)   --->   "%icmp_ln97 = icmp_eq  i4 %indvars_iv16, i4 8" [test_array.cpp:97]   --->   Operation 106 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 107 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void, void" [test_array.cpp:97]   --->   Operation 108 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%indvars_iv16_cast = zext i4 %indvars_iv16" [test_array.cpp:97]   --->   Operation 109 'zext' 'indvars_iv16_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i32 %bias, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:97]   --->   Operation 110 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.67ns)   --->   "%bias_load = load i3 %bias_addr" [test_array.cpp:110]   --->   Operation 111 'load' 'bias_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%weight_0_0_0_addr = getelementptr i32 %weight_0_0_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 112 'getelementptr' 'weight_0_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (0.67ns)   --->   "%weight_0_0_0_load = load i3 %weight_0_0_0_addr" [test_array.cpp:106]   --->   Operation 113 'load' 'weight_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%weight_0_0_1_addr = getelementptr i32 %weight_0_0_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 114 'getelementptr' 'weight_0_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (0.67ns)   --->   "%weight_0_0_1_load = load i3 %weight_0_0_1_addr" [test_array.cpp:106]   --->   Operation 115 'load' 'weight_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%weight_0_0_2_addr = getelementptr i32 %weight_0_0_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 116 'getelementptr' 'weight_0_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (0.67ns)   --->   "%weight_0_0_2_load = load i3 %weight_0_0_2_addr" [test_array.cpp:106]   --->   Operation 117 'load' 'weight_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%weight_0_0_3_addr = getelementptr i32 %weight_0_0_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 118 'getelementptr' 'weight_0_0_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (0.67ns)   --->   "%weight_0_0_3_load = load i3 %weight_0_0_3_addr" [test_array.cpp:106]   --->   Operation 119 'load' 'weight_0_0_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%weight_0_1_0_addr = getelementptr i32 %weight_0_1_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 120 'getelementptr' 'weight_0_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (0.67ns)   --->   "%weight_0_1_0_load = load i3 %weight_0_1_0_addr" [test_array.cpp:106]   --->   Operation 121 'load' 'weight_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%weight_0_1_1_addr = getelementptr i32 %weight_0_1_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 122 'getelementptr' 'weight_0_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (0.67ns)   --->   "%weight_0_1_1_load = load i3 %weight_0_1_1_addr" [test_array.cpp:106]   --->   Operation 123 'load' 'weight_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%weight_0_1_2_addr = getelementptr i32 %weight_0_1_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 124 'getelementptr' 'weight_0_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (0.67ns)   --->   "%weight_0_1_2_load = load i3 %weight_0_1_2_addr" [test_array.cpp:106]   --->   Operation 125 'load' 'weight_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%weight_0_1_3_addr = getelementptr i32 %weight_0_1_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 126 'getelementptr' 'weight_0_1_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (0.67ns)   --->   "%weight_0_1_3_load = load i3 %weight_0_1_3_addr" [test_array.cpp:106]   --->   Operation 127 'load' 'weight_0_1_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%weight_0_2_0_addr = getelementptr i32 %weight_0_2_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 128 'getelementptr' 'weight_0_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (0.67ns)   --->   "%weight_0_2_0_load = load i3 %weight_0_2_0_addr" [test_array.cpp:106]   --->   Operation 129 'load' 'weight_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%weight_0_2_1_addr = getelementptr i32 %weight_0_2_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 130 'getelementptr' 'weight_0_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (0.67ns)   --->   "%weight_0_2_1_load = load i3 %weight_0_2_1_addr" [test_array.cpp:106]   --->   Operation 131 'load' 'weight_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%weight_0_2_2_addr = getelementptr i32 %weight_0_2_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 132 'getelementptr' 'weight_0_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (0.67ns)   --->   "%weight_0_2_2_load = load i3 %weight_0_2_2_addr" [test_array.cpp:106]   --->   Operation 133 'load' 'weight_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%weight_0_2_3_addr = getelementptr i32 %weight_0_2_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 134 'getelementptr' 'weight_0_2_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (0.67ns)   --->   "%weight_0_2_3_load = load i3 %weight_0_2_3_addr" [test_array.cpp:106]   --->   Operation 135 'load' 'weight_0_2_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%weight_0_3_0_addr = getelementptr i32 %weight_0_3_0, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 136 'getelementptr' 'weight_0_3_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (0.67ns)   --->   "%weight_0_3_0_load = load i3 %weight_0_3_0_addr" [test_array.cpp:106]   --->   Operation 137 'load' 'weight_0_3_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%weight_0_3_1_addr = getelementptr i32 %weight_0_3_1, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 138 'getelementptr' 'weight_0_3_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (0.67ns)   --->   "%weight_0_3_1_load = load i3 %weight_0_3_1_addr" [test_array.cpp:106]   --->   Operation 139 'load' 'weight_0_3_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%weight_0_3_2_addr = getelementptr i32 %weight_0_3_2, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 140 'getelementptr' 'weight_0_3_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (0.67ns)   --->   "%weight_0_3_2_load = load i3 %weight_0_3_2_addr" [test_array.cpp:106]   --->   Operation 141 'load' 'weight_0_3_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%weight_0_3_3_addr = getelementptr i32 %weight_0_3_3, i64 0, i64 %indvars_iv16_cast" [test_array.cpp:106]   --->   Operation 142 'getelementptr' 'weight_0_3_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (0.67ns)   --->   "%weight_0_3_3_load = load i3 %weight_0_3_3_addr" [test_array.cpp:106]   --->   Operation 143 'load' 'weight_0_3_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 144 [1/2] (0.67ns)   --->   "%bias_load = load i3 %bias_addr" [test_array.cpp:110]   --->   Operation 144 'load' 'bias_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 145 [1/2] (0.67ns)   --->   "%weight_0_0_0_load = load i3 %weight_0_0_0_addr" [test_array.cpp:106]   --->   Operation 145 'load' 'weight_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 146 [1/2] (0.67ns)   --->   "%weight_0_0_1_load = load i3 %weight_0_0_1_addr" [test_array.cpp:106]   --->   Operation 146 'load' 'weight_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 147 [1/2] (0.67ns)   --->   "%weight_0_0_2_load = load i3 %weight_0_0_2_addr" [test_array.cpp:106]   --->   Operation 147 'load' 'weight_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 148 [1/2] (0.67ns)   --->   "%weight_0_0_3_load = load i3 %weight_0_0_3_addr" [test_array.cpp:106]   --->   Operation 148 'load' 'weight_0_0_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 149 [1/2] (0.67ns)   --->   "%weight_0_1_0_load = load i3 %weight_0_1_0_addr" [test_array.cpp:106]   --->   Operation 149 'load' 'weight_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 150 [1/2] (0.67ns)   --->   "%weight_0_1_1_load = load i3 %weight_0_1_1_addr" [test_array.cpp:106]   --->   Operation 150 'load' 'weight_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 151 [1/2] (0.67ns)   --->   "%weight_0_1_2_load = load i3 %weight_0_1_2_addr" [test_array.cpp:106]   --->   Operation 151 'load' 'weight_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 152 [1/2] (0.67ns)   --->   "%weight_0_1_3_load = load i3 %weight_0_1_3_addr" [test_array.cpp:106]   --->   Operation 152 'load' 'weight_0_1_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 153 [1/2] (0.67ns)   --->   "%weight_0_2_0_load = load i3 %weight_0_2_0_addr" [test_array.cpp:106]   --->   Operation 153 'load' 'weight_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 154 [1/2] (0.67ns)   --->   "%weight_0_2_1_load = load i3 %weight_0_2_1_addr" [test_array.cpp:106]   --->   Operation 154 'load' 'weight_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 155 [1/2] (0.67ns)   --->   "%weight_0_2_2_load = load i3 %weight_0_2_2_addr" [test_array.cpp:106]   --->   Operation 155 'load' 'weight_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 156 [1/2] (0.67ns)   --->   "%weight_0_2_3_load = load i3 %weight_0_2_3_addr" [test_array.cpp:106]   --->   Operation 156 'load' 'weight_0_2_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 157 [1/2] (0.67ns)   --->   "%weight_0_3_0_load = load i3 %weight_0_3_0_addr" [test_array.cpp:106]   --->   Operation 157 'load' 'weight_0_3_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 158 [1/2] (0.67ns)   --->   "%weight_0_3_1_load = load i3 %weight_0_3_1_addr" [test_array.cpp:106]   --->   Operation 158 'load' 'weight_0_3_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 159 [1/2] (0.67ns)   --->   "%weight_0_3_2_load = load i3 %weight_0_3_2_addr" [test_array.cpp:106]   --->   Operation 159 'load' 'weight_0_3_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 160 [1/2] (0.67ns)   --->   "%weight_0_3_3_load = load i3 %weight_0_3_3_addr" [test_array.cpp:106]   --->   Operation 160 'load' 'weight_0_3_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %weight_0_3_3_load" [test_array.cpp:107]   --->   Operation 161 'bitcast' 'bitcast_ln107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_val2, i32 %bitcast_ln107" [test_array.cpp:107]   --->   Operation 162 'write' 'write_ln107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %bias_load" [test_array.cpp:114]   --->   Operation 163 'bitcast' 'bitcast_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_bias, i32 %bitcast_ln114" [test_array.cpp:114]   --->   Operation 164 'write' 'write_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 165 [3/3] (7.01ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 165 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 166 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 166 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 167 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 168 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_0_0_0_load, i32 0" [test_array.cpp:108]   --->   Operation 168 'fmul' 'mul' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [2/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 169 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [3/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 170 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [test_array.cpp:108]   --->   Operation 171 'load' 'sum_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_8 : Operation 172 [4/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 172 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0" [test_array.cpp:108]   --->   Operation 173 'fmul' 'mul_0_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [2/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 174 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 175 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 176 [3/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 176 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0" [test_array.cpp:108]   --->   Operation 177 'fmul' 'mul_0_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [2/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 178 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 179 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 180 [2/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 180 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0" [test_array.cpp:108]   --->   Operation 181 'fmul' 'mul_0_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 182 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [3/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 183 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 184 [1/4] (6.43ns)   --->   "%add = fadd i32 %sum_load, i32 %mul" [test_array.cpp:108]   --->   Operation 184 'fadd' 'add' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %weight_0_1_0_load, i32 0" [test_array.cpp:108]   --->   Operation 185 'fmul' 'mul_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 186 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [3/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 187 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 188 [4/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 188 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0" [test_array.cpp:108]   --->   Operation 189 'fmul' 'mul_1_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 190 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [3/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 191 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 192 [4/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 192 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [3/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 193 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0" [test_array.cpp:108]   --->   Operation 194 'fmul' 'mul_1_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 195 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 196 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 197 [3/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 197 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 198 [2/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 198 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0" [test_array.cpp:108]   --->   Operation 199 'fmul' 'mul_1_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 200 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [3/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 201 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 202 [2/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 202 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/4] (6.43ns)   --->   "%add_0_1 = fadd i32 %add, i32 %mul_0_1" [test_array.cpp:108]   --->   Operation 203 'fadd' 'add_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %weight_0_2_0_load, i32 0" [test_array.cpp:108]   --->   Operation 204 'fmul' 'mul_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 205 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 205 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 206 [3/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 206 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 207 [1/4] (6.43ns)   --->   "%a_assign = fadd i32 %add, i32 %bias_load" [test_array.cpp:110]   --->   Operation 207 'fadd' 'a_assign' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [4/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 208 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0" [test_array.cpp:108]   --->   Operation 209 'fmul' 'mul_2_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 210 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [3/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 211 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 212 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %a_assign, i32 0" [./headers1/activations.h:34]   --->   Operation 212 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [4/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 213 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [3/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 214 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0" [test_array.cpp:108]   --->   Operation 215 'fmul' 'mul_2_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 216 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 217 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers1/activations.h:34]   --->   Operation 218 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 219 'partselect' 'tmp_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers1/activations.h:34]   --->   Operation 220 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp_1, i8 255" [./headers1/activations.h:34]   --->   Operation 221 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (1.05ns)   --->   "%icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers1/activations.h:34]   --->   Operation 222 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [./headers1/activations.h:34]   --->   Operation 223 'or' 'or_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %a_assign, i32 0" [./headers1/activations.h:34]   --->   Operation 224 'fcmp' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_2" [./headers1/activations.h:34]   --->   Operation 225 'and' 'and_ln34' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'select' 'select_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 227 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 228 [3/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 228 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [2/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 229 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0" [test_array.cpp:108]   --->   Operation 230 'fmul' 'mul_2_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 231 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [3/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 232 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 233 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 233 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 234 [2/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 234 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/4] (6.43ns)   --->   "%add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2" [test_array.cpp:108]   --->   Operation 235 'fadd' 'add_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 236 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %weight_0_3_0_load, i32 0" [test_array.cpp:108]   --->   Operation 236 'fmul' 'mul_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 237 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [3/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 238 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 239 [1/4] (6.43ns)   --->   "%a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 239 'fadd' 'a_assign_0_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 240 [4/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 240 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0" [test_array.cpp:108]   --->   Operation 241 'fmul' 'mul_3_1' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 242 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 242 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [3/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 243 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 244 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0" [./headers1/activations.h:34]   --->   Operation 244 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 245 [4/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 245 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 246 [3/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 246 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 247 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0" [test_array.cpp:108]   --->   Operation 247 'fmul' 'mul_3_2' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 248 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 248 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast i32 %a_assign_0_1" [./headers1/activations.h:34]   --->   Operation 249 'bitcast' 'bitcast_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_1, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 250 'partselect' 'tmp_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1" [./headers1/activations.h:34]   --->   Operation 251 'trunc' 'trunc_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.84ns)   --->   "%icmp_ln34_2 = icmp_ne  i8 %tmp_3, i8 255" [./headers1/activations.h:34]   --->   Operation 252 'icmp' 'icmp_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (1.05ns)   --->   "%icmp_ln34_3 = icmp_eq  i23 %trunc_ln34_1, i23 0" [./headers1/activations.h:34]   --->   Operation 253 'icmp' 'icmp_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, i1 %icmp_ln34_2" [./headers1/activations.h:34]   --->   Operation 254 'or' 'or_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0" [./headers1/activations.h:34]   --->   Operation 255 'fcmp' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, i1 %tmp_4" [./headers1/activations.h:34]   --->   Operation 256 'and' 'and_ln34_1' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_1 = select i1 %and_ln34_1, i32 %bitcast_ln34_1, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'select' 'select_ln174_1' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 258 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 258 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 259 [3/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 259 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [2/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 260 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0" [test_array.cpp:108]   --->   Operation 261 'fmul' 'mul_3_3' <Predicate = (!icmp_ln97)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 262 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 262 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 263 [2/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 263 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/4] (6.43ns)   --->   "%add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3" [test_array.cpp:108]   --->   Operation 264 'fadd' 'add_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 265 [1/4] (6.43ns)   --->   "%a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 265 'fadd' 'a_assign_0_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 266 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 267 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0" [./headers1/activations.h:34]   --->   Operation 267 'fcmp' 'tmp_6' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 268 [4/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 268 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 269 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast i32 %a_assign_0_2" [./headers1/activations.h:34]   --->   Operation 270 'bitcast' 'bitcast_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_2, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 271 'partselect' 'tmp_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2" [./headers1/activations.h:34]   --->   Operation 272 'trunc' 'trunc_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.84ns)   --->   "%icmp_ln34_4 = icmp_ne  i8 %tmp_5, i8 255" [./headers1/activations.h:34]   --->   Operation 273 'icmp' 'icmp_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 274 [1/1] (1.05ns)   --->   "%icmp_ln34_5 = icmp_eq  i23 %trunc_ln34_2, i23 0" [./headers1/activations.h:34]   --->   Operation 274 'icmp' 'icmp_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, i1 %icmp_ln34_4" [./headers1/activations.h:34]   --->   Operation 275 'or' 'or_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 276 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0" [./headers1/activations.h:34]   --->   Operation 276 'fcmp' 'tmp_6' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, i1 %tmp_6" [./headers1/activations.h:34]   --->   Operation 277 'and' 'and_ln34_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_2 = select i1 %and_ln34_2, i32 %bitcast_ln34_2, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'select' 'select_ln174_2' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 279 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 280 [3/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 280 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 281 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 282 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 282 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 283 [2/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 283 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add_0_3, i32 %mul_1" [test_array.cpp:108]   --->   Operation 284 'fadd' 'add_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 285 [1/4] (6.43ns)   --->   "%a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 285 'fadd' 'a_assign_0_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [4/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 286 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 287 [2/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0" [./headers1/activations.h:34]   --->   Operation 287 'fcmp' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 288 [4/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 288 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 289 [3/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 289 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast i32 %a_assign_0_3" [./headers1/activations.h:34]   --->   Operation 290 'bitcast' 'bitcast_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_3, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 291 'partselect' 'tmp_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3" [./headers1/activations.h:34]   --->   Operation 292 'trunc' 'trunc_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (0.84ns)   --->   "%icmp_ln34_6 = icmp_ne  i8 %tmp_7, i8 255" [./headers1/activations.h:34]   --->   Operation 293 'icmp' 'icmp_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 294 [1/1] (1.05ns)   --->   "%icmp_ln34_7 = icmp_eq  i23 %trunc_ln34_3, i23 0" [./headers1/activations.h:34]   --->   Operation 294 'icmp' 'icmp_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, i1 %icmp_ln34_6" [./headers1/activations.h:34]   --->   Operation 295 'or' 'or_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 296 [1/2] (2.78ns)   --->   "%tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0" [./headers1/activations.h:34]   --->   Operation 296 'fcmp' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, i1 %tmp_8" [./headers1/activations.h:34]   --->   Operation 297 'and' 'and_ln34_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_3 = select i1 %and_ln34_3, i32 %bitcast_ln34_3, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 298 'select' 'select_ln174_3' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 299 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 299 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 300 [3/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 300 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 301 [2/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 301 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 302 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 302 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 303 [2/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 303 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 304 [1/4] (6.43ns)   --->   "%add_1_1 = fadd i32 %add_1, i32 %mul_1_1" [test_array.cpp:108]   --->   Operation 304 'fadd' 'add_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 305 [1/4] (6.43ns)   --->   "%a_assign_1 = fadd i32 %add_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 305 'fadd' 'a_assign_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 306 [4/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 306 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 307 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0" [./headers1/activations.h:34]   --->   Operation 307 'fcmp' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 308 [4/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 308 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 309 [3/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 309 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast i32 %a_assign_1" [./headers1/activations.h:34]   --->   Operation 310 'bitcast' 'bitcast_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_4, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 311 'partselect' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4" [./headers1/activations.h:34]   --->   Operation 312 'trunc' 'trunc_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_34 : Operation 313 [1/1] (0.84ns)   --->   "%icmp_ln34_8 = icmp_ne  i8 %tmp_9, i8 255" [./headers1/activations.h:34]   --->   Operation 313 'icmp' 'icmp_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 314 [1/1] (1.05ns)   --->   "%icmp_ln34_9 = icmp_eq  i23 %trunc_ln34_4, i23 0" [./headers1/activations.h:34]   --->   Operation 314 'icmp' 'icmp_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, i1 %icmp_ln34_8" [./headers1/activations.h:34]   --->   Operation 315 'or' 'or_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 316 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0" [./headers1/activations.h:34]   --->   Operation 316 'fcmp' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, i1 %tmp_s" [./headers1/activations.h:34]   --->   Operation 317 'and' 'and_ln34_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 318 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_4 = select i1 %and_ln34_4, i32 %bitcast_ln34_4, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 318 'select' 'select_ln174_4' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 319 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 319 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_34 : Operation 320 [3/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 320 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 321 [2/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 321 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 322 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 322 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_35 : Operation 323 [2/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 323 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 324 [1/4] (6.43ns)   --->   "%add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2" [test_array.cpp:108]   --->   Operation 324 'fadd' 'add_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 325 [1/4] (6.43ns)   --->   "%a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 325 'fadd' 'a_assign_1_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 326 [4/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 326 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 327 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0" [./headers1/activations.h:34]   --->   Operation 327 'fcmp' 'tmp_11' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [4/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 328 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [3/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 329 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast i32 %a_assign_1_1" [./headers1/activations.h:34]   --->   Operation 330 'bitcast' 'bitcast_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_5, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 331 'partselect' 'tmp_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5" [./headers1/activations.h:34]   --->   Operation 332 'trunc' 'trunc_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.84ns)   --->   "%icmp_ln34_10 = icmp_ne  i8 %tmp_10, i8 255" [./headers1/activations.h:34]   --->   Operation 333 'icmp' 'icmp_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (1.05ns)   --->   "%icmp_ln34_11 = icmp_eq  i23 %trunc_ln34_5, i23 0" [./headers1/activations.h:34]   --->   Operation 334 'icmp' 'icmp_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, i1 %icmp_ln34_10" [./headers1/activations.h:34]   --->   Operation 335 'or' 'or_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 336 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0" [./headers1/activations.h:34]   --->   Operation 336 'fcmp' 'tmp_11' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, i1 %tmp_11" [./headers1/activations.h:34]   --->   Operation 337 'and' 'and_ln34_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_5 = select i1 %and_ln34_5, i32 %bitcast_ln34_5, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 338 'select' 'select_ln174_5' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 339 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 339 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 340 [3/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 340 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 341 [2/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 341 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 342 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 342 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 343 [2/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 343 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 344 [1/4] (6.43ns)   --->   "%add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3" [test_array.cpp:108]   --->   Operation 344 'fadd' 'add_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 345 [1/4] (6.43ns)   --->   "%a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 345 'fadd' 'a_assign_1_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 346 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 346 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 347 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0" [./headers1/activations.h:34]   --->   Operation 347 'fcmp' 'tmp_13' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 348 [4/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 348 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 349 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 349 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast i32 %a_assign_1_2" [./headers1/activations.h:34]   --->   Operation 350 'bitcast' 'bitcast_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_6, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 351 'partselect' 'tmp_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6" [./headers1/activations.h:34]   --->   Operation 352 'trunc' 'trunc_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.84ns)   --->   "%icmp_ln34_12 = icmp_ne  i8 %tmp_12, i8 255" [./headers1/activations.h:34]   --->   Operation 353 'icmp' 'icmp_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [1/1] (1.05ns)   --->   "%icmp_ln34_13 = icmp_eq  i23 %trunc_ln34_6, i23 0" [./headers1/activations.h:34]   --->   Operation 354 'icmp' 'icmp_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, i1 %icmp_ln34_12" [./headers1/activations.h:34]   --->   Operation 355 'or' 'or_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 356 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0" [./headers1/activations.h:34]   --->   Operation 356 'fcmp' 'tmp_13' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, i1 %tmp_13" [./headers1/activations.h:34]   --->   Operation 357 'and' 'and_ln34_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 358 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_6 = select i1 %and_ln34_6, i32 %bitcast_ln34_6, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 358 'select' 'select_ln174_6' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 359 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 359 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_42 : Operation 360 [3/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 360 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 361 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 361 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 362 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 362 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 363 [2/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 363 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 364 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1_3, i32 %mul_2" [test_array.cpp:108]   --->   Operation 364 'fadd' 'add_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 365 [1/4] (6.43ns)   --->   "%a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 365 'fadd' 'a_assign_1_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 366 [4/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 366 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 367 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0" [./headers1/activations.h:34]   --->   Operation 367 'fcmp' 'tmp_15' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [4/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 368 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 369 [3/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 369 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast i32 %a_assign_1_3" [./headers1/activations.h:34]   --->   Operation 370 'bitcast' 'bitcast_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_7, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 371 'partselect' 'tmp_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7" [./headers1/activations.h:34]   --->   Operation 372 'trunc' 'trunc_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.84ns)   --->   "%icmp_ln34_14 = icmp_ne  i8 %tmp_14, i8 255" [./headers1/activations.h:34]   --->   Operation 373 'icmp' 'icmp_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 374 [1/1] (1.05ns)   --->   "%icmp_ln34_15 = icmp_eq  i23 %trunc_ln34_7, i23 0" [./headers1/activations.h:34]   --->   Operation 374 'icmp' 'icmp_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, i1 %icmp_ln34_14" [./headers1/activations.h:34]   --->   Operation 375 'or' 'or_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 376 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0" [./headers1/activations.h:34]   --->   Operation 376 'fcmp' 'tmp_15' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, i1 %tmp_15" [./headers1/activations.h:34]   --->   Operation 377 'and' 'and_ln34_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 378 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_7 = select i1 %and_ln34_7, i32 %bitcast_ln34_7, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 378 'select' 'select_ln174_7' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 379 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 379 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_46 : Operation 380 [3/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 380 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 381 [2/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 381 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 382 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 382 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_47 : Operation 383 [2/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 383 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 384 [1/4] (6.43ns)   --->   "%add_2_1 = fadd i32 %add_2, i32 %mul_2_1" [test_array.cpp:108]   --->   Operation 384 'fadd' 'add_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 385 [1/4] (6.43ns)   --->   "%a_assign_2 = fadd i32 %add_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 385 'fadd' 'a_assign_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 386 [4/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 386 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 387 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0" [./headers1/activations.h:34]   --->   Operation 387 'fcmp' 'tmp_17' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 388 [4/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 388 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 389 [3/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 389 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 390 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast i32 %a_assign_2" [./headers1/activations.h:34]   --->   Operation 390 'bitcast' 'bitcast_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_8, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 391 'partselect' 'tmp_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8" [./headers1/activations.h:34]   --->   Operation 392 'trunc' 'trunc_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_50 : Operation 393 [1/1] (0.84ns)   --->   "%icmp_ln34_16 = icmp_ne  i8 %tmp_16, i8 255" [./headers1/activations.h:34]   --->   Operation 393 'icmp' 'icmp_ln34_16' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 394 [1/1] (1.05ns)   --->   "%icmp_ln34_17 = icmp_eq  i23 %trunc_ln34_8, i23 0" [./headers1/activations.h:34]   --->   Operation 394 'icmp' 'icmp_ln34_17' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, i1 %icmp_ln34_16" [./headers1/activations.h:34]   --->   Operation 395 'or' 'or_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 396 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0" [./headers1/activations.h:34]   --->   Operation 396 'fcmp' 'tmp_17' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, i1 %tmp_17" [./headers1/activations.h:34]   --->   Operation 397 'and' 'and_ln34_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 398 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_8 = select i1 %and_ln34_8, i32 %bitcast_ln34_8, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 398 'select' 'select_ln174_8' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 399 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 399 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 400 [3/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 400 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 401 [2/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 401 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 402 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 402 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 403 [2/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 403 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 404 [1/4] (6.43ns)   --->   "%add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2" [test_array.cpp:108]   --->   Operation 404 'fadd' 'add_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 405 [1/4] (6.43ns)   --->   "%a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 405 'fadd' 'a_assign_2_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 406 [4/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 406 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 407 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0" [./headers1/activations.h:34]   --->   Operation 407 'fcmp' 'tmp_19' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 408 [4/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 408 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 409 [3/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 409 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast i32 %a_assign_2_1" [./headers1/activations.h:34]   --->   Operation 410 'bitcast' 'bitcast_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_9, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 411 'partselect' 'tmp_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9" [./headers1/activations.h:34]   --->   Operation 412 'trunc' 'trunc_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_54 : Operation 413 [1/1] (0.84ns)   --->   "%icmp_ln34_18 = icmp_ne  i8 %tmp_18, i8 255" [./headers1/activations.h:34]   --->   Operation 413 'icmp' 'icmp_ln34_18' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 414 [1/1] (1.05ns)   --->   "%icmp_ln34_19 = icmp_eq  i23 %trunc_ln34_9, i23 0" [./headers1/activations.h:34]   --->   Operation 414 'icmp' 'icmp_ln34_19' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, i1 %icmp_ln34_18" [./headers1/activations.h:34]   --->   Operation 415 'or' 'or_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 416 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0" [./headers1/activations.h:34]   --->   Operation 416 'fcmp' 'tmp_19' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, i1 %tmp_19" [./headers1/activations.h:34]   --->   Operation 417 'and' 'and_ln34_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 418 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_9 = select i1 %and_ln34_9, i32 %bitcast_ln34_9, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 418 'select' 'select_ln174_9' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 419 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 419 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 420 [3/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 420 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 421 [2/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 421 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 422 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 422 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 423 [2/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 423 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 424 [1/4] (6.43ns)   --->   "%add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3" [test_array.cpp:108]   --->   Operation 424 'fadd' 'add_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : Operation 425 [1/4] (6.43ns)   --->   "%a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 425 'fadd' 'a_assign_2_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 426 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 426 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 427 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0" [./headers1/activations.h:34]   --->   Operation 427 'fcmp' 'tmp_21' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 428 [4/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 428 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 429 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 429 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast i32 %a_assign_2_2" [./headers1/activations.h:34]   --->   Operation 430 'bitcast' 'bitcast_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_10, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 431 'partselect' 'tmp_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10" [./headers1/activations.h:34]   --->   Operation 432 'trunc' 'trunc_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_58 : Operation 433 [1/1] (0.84ns)   --->   "%icmp_ln34_20 = icmp_ne  i8 %tmp_20, i8 255" [./headers1/activations.h:34]   --->   Operation 433 'icmp' 'icmp_ln34_20' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 434 [1/1] (1.05ns)   --->   "%icmp_ln34_21 = icmp_eq  i23 %trunc_ln34_10, i23 0" [./headers1/activations.h:34]   --->   Operation 434 'icmp' 'icmp_ln34_21' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, i1 %icmp_ln34_20" [./headers1/activations.h:34]   --->   Operation 435 'or' 'or_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 436 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0" [./headers1/activations.h:34]   --->   Operation 436 'fcmp' 'tmp_21' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, i1 %tmp_21" [./headers1/activations.h:34]   --->   Operation 437 'and' 'and_ln34_10' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 438 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_10 = select i1 %and_ln34_10, i32 %bitcast_ln34_10, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 438 'select' 'select_ln174_10' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 439 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 439 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 440 [3/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 440 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 441 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 441 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 442 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 442 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 443 [2/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 443 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 444 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2_3, i32 %mul_3" [test_array.cpp:108]   --->   Operation 444 'fadd' 'add_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 445 [1/4] (6.43ns)   --->   "%a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 445 'fadd' 'a_assign_2_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 446 [4/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 446 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 447 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0" [./headers1/activations.h:34]   --->   Operation 447 'fcmp' 'tmp_23' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 448 [4/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 448 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 449 [3/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 449 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast i32 %a_assign_2_3" [./headers1/activations.h:34]   --->   Operation 450 'bitcast' 'bitcast_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_11, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 451 'partselect' 'tmp_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11" [./headers1/activations.h:34]   --->   Operation 452 'trunc' 'trunc_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_62 : Operation 453 [1/1] (0.84ns)   --->   "%icmp_ln34_22 = icmp_ne  i8 %tmp_22, i8 255" [./headers1/activations.h:34]   --->   Operation 453 'icmp' 'icmp_ln34_22' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [1/1] (1.05ns)   --->   "%icmp_ln34_23 = icmp_eq  i23 %trunc_ln34_11, i23 0" [./headers1/activations.h:34]   --->   Operation 454 'icmp' 'icmp_ln34_23' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, i1 %icmp_ln34_22" [./headers1/activations.h:34]   --->   Operation 455 'or' 'or_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 456 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0" [./headers1/activations.h:34]   --->   Operation 456 'fcmp' 'tmp_23' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, i1 %tmp_23" [./headers1/activations.h:34]   --->   Operation 457 'and' 'and_ln34_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 458 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_11 = select i1 %and_ln34_11, i32 %bitcast_ln34_11, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 458 'select' 'select_ln174_11' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 459 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 459 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 460 [3/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 460 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 461 [2/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 461 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 462 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 462 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_63 : Operation 463 [2/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 463 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 464 [1/4] (6.43ns)   --->   "%add_3_1 = fadd i32 %add_3, i32 %mul_3_1" [test_array.cpp:108]   --->   Operation 464 'fadd' 'add_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 465 [1/4] (6.43ns)   --->   "%a_assign_3 = fadd i32 %add_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 465 'fadd' 'a_assign_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 466 [4/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 466 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 467 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0" [./headers1/activations.h:34]   --->   Operation 467 'fcmp' 'tmp_25' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 468 [4/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 468 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 469 [3/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 469 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast i32 %a_assign_3" [./headers1/activations.h:34]   --->   Operation 470 'bitcast' 'bitcast_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_12, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 471 'partselect' 'tmp_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12" [./headers1/activations.h:34]   --->   Operation 472 'trunc' 'trunc_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_66 : Operation 473 [1/1] (0.84ns)   --->   "%icmp_ln34_24 = icmp_ne  i8 %tmp_24, i8 255" [./headers1/activations.h:34]   --->   Operation 473 'icmp' 'icmp_ln34_24' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 474 [1/1] (1.05ns)   --->   "%icmp_ln34_25 = icmp_eq  i23 %trunc_ln34_12, i23 0" [./headers1/activations.h:34]   --->   Operation 474 'icmp' 'icmp_ln34_25' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, i1 %icmp_ln34_24" [./headers1/activations.h:34]   --->   Operation 475 'or' 'or_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 476 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0" [./headers1/activations.h:34]   --->   Operation 476 'fcmp' 'tmp_25' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, i1 %tmp_25" [./headers1/activations.h:34]   --->   Operation 477 'and' 'and_ln34_12' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 478 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_12 = select i1 %and_ln34_12, i32 %bitcast_ln34_12, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 478 'select' 'select_ln174_12' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 479 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 479 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_66 : Operation 480 [3/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 480 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 481 [2/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 481 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 482 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 482 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_67 : Operation 483 [2/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 483 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 484 [1/4] (6.43ns)   --->   "%add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2" [test_array.cpp:108]   --->   Operation 484 'fadd' 'add_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 485 [1/4] (6.43ns)   --->   "%a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load" [test_array.cpp:110]   --->   Operation 485 'fadd' 'a_assign_3_1' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 486 [4/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 486 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 487 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0" [./headers1/activations.h:34]   --->   Operation 487 'fcmp' 'tmp_27' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 488 [4/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 488 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 489 [3/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 489 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast i32 %a_assign_3_1" [./headers1/activations.h:34]   --->   Operation 490 'bitcast' 'bitcast_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_13, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 491 'partselect' 'tmp_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13" [./headers1/activations.h:34]   --->   Operation 492 'trunc' 'trunc_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_70 : Operation 493 [1/1] (0.84ns)   --->   "%icmp_ln34_26 = icmp_ne  i8 %tmp_26, i8 255" [./headers1/activations.h:34]   --->   Operation 493 'icmp' 'icmp_ln34_26' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 494 [1/1] (1.05ns)   --->   "%icmp_ln34_27 = icmp_eq  i23 %trunc_ln34_13, i23 0" [./headers1/activations.h:34]   --->   Operation 494 'icmp' 'icmp_ln34_27' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, i1 %icmp_ln34_26" [./headers1/activations.h:34]   --->   Operation 495 'or' 'or_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 496 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0" [./headers1/activations.h:34]   --->   Operation 496 'fcmp' 'tmp_27' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, i1 %tmp_27" [./headers1/activations.h:34]   --->   Operation 497 'and' 'and_ln34_13' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 498 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_13 = select i1 %and_ln34_13, i32 %bitcast_ln34_13, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 498 'select' 'select_ln174_13' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 499 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 499 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_70 : Operation 500 [3/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 500 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 501 [2/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 501 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 502 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 502 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_71 : Operation 503 [2/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 503 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 504 [1/4] (6.43ns)   --->   "%add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3" [test_array.cpp:108]   --->   Operation 504 'fadd' 'add_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 505 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %add_3_3, i32 %sum" [test_array.cpp:108]   --->   Operation 505 'store' 'store_ln108' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 506 [1/4] (6.43ns)   --->   "%a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load" [test_array.cpp:110]   --->   Operation 506 'fadd' 'a_assign_3_2' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 507 [4/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 507 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 508 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0" [./headers1/activations.h:34]   --->   Operation 508 'fcmp' 'tmp_29' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 509 [3/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 509 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast i32 %a_assign_3_2" [./headers1/activations.h:34]   --->   Operation 510 'bitcast' 'bitcast_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_14, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 511 'partselect' 'tmp_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14" [./headers1/activations.h:34]   --->   Operation 512 'trunc' 'trunc_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_74 : Operation 513 [1/1] (0.84ns)   --->   "%icmp_ln34_28 = icmp_ne  i8 %tmp_28, i8 255" [./headers1/activations.h:34]   --->   Operation 513 'icmp' 'icmp_ln34_28' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 514 [1/1] (1.05ns)   --->   "%icmp_ln34_29 = icmp_eq  i23 %trunc_ln34_14, i23 0" [./headers1/activations.h:34]   --->   Operation 514 'icmp' 'icmp_ln34_29' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, i1 %icmp_ln34_28" [./headers1/activations.h:34]   --->   Operation 515 'or' 'or_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 516 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0" [./headers1/activations.h:34]   --->   Operation 516 'fcmp' 'tmp_29' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, i1 %tmp_29" [./headers1/activations.h:34]   --->   Operation 517 'and' 'and_ln34_14' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 518 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_14 = select i1 %and_ln34_14, i32 %bitcast_ln34_14, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 518 'select' 'select_ln174_14' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 519 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 519 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_74 : Operation 520 [2/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 520 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 521 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 521 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_75 : Operation 522 [1/4] (6.43ns)   --->   "%a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load" [test_array.cpp:110]   --->   Operation 522 'fadd' 'a_assign_3_3' <Predicate = (!icmp_ln97)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.78>
ST_76 : Operation 523 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0" [./headers1/activations.h:34]   --->   Operation 523 'fcmp' 'tmp_31' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.23>
ST_77 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast i32 %a_assign_3_3" [./headers1/activations.h:34]   --->   Operation 524 'bitcast' 'bitcast_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_15, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 525 'partselect' 'tmp_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15" [./headers1/activations.h:34]   --->   Operation 526 'trunc' 'trunc_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_77 : Operation 527 [1/1] (0.84ns)   --->   "%icmp_ln34_30 = icmp_ne  i8 %tmp_30, i8 255" [./headers1/activations.h:34]   --->   Operation 527 'icmp' 'icmp_ln34_30' <Predicate = (!icmp_ln97)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 528 [1/1] (1.05ns)   --->   "%icmp_ln34_31 = icmp_eq  i23 %trunc_ln34_15, i23 0" [./headers1/activations.h:34]   --->   Operation 528 'icmp' 'icmp_ln34_31' <Predicate = (!icmp_ln97)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, i1 %icmp_ln34_30" [./headers1/activations.h:34]   --->   Operation 529 'or' 'or_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 530 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0" [./headers1/activations.h:34]   --->   Operation 530 'fcmp' 'tmp_31' <Predicate = (!icmp_ln97)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, i1 %tmp_31" [./headers1/activations.h:34]   --->   Operation 531 'and' 'and_ln34_15' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 532 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_15 = select i1 %and_ln34_15, i32 %bitcast_ln34_15, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 532 'select' 'select_ln174_15' <Predicate = (!icmp_ln97)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 533 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 533 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 534 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 534 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 535 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 535 'write' 'write_ln174' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_78 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln97 = br void %.preheader" [test_array.cpp:97]   --->   Operation 536 'br' 'br_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 79 <SV = 3> <Delay = 0.00>
ST_79 : Operation 537 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [test_array.cpp:117]   --->   Operation 537 'ret' 'ret_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty', test_array.cpp:90) with incoming values : ('add_ln90', test_array.cpp:90) [53]  (0.427 ns)

 <State 2>: 0.817ns
The critical path consists of the following:
	'phi' operation ('empty', test_array.cpp:90) with incoming values : ('add_ln90', test_array.cpp:90) [53]  (0 ns)
	'icmp' operation ('icmp_ln90', test_array.cpp:90) [55]  (0.817 ns)

 <State 3>: 0.797ns
The critical path consists of the following:
	'phi' operation ('indvars_iv16', test_array.cpp:97) with incoming values : ('add_ln97', test_array.cpp:97) [70]  (0 ns)
	'add' operation ('add_ln97', test_array.cpp:97) [71]  (0.797 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation ('bias_load', test_array.cpp:110) on array 'bias' [80]  (0.677 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', test_array.cpp:108) [83]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', test_array.cpp:108) [83]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', test_array.cpp:108) [83]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_0_1', test_array.cpp:108) [99]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_0_2', test_array.cpp:108) [114]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_0_3', test_array.cpp:108) [129]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1', test_array.cpp:108) [144]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1', test_array.cpp:108) [159]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2', test_array.cpp:108) [174]  (7.02 ns)

 <State 14>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3', test_array.cpp:108) [189]  (7.02 ns)

 <State 15>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2', test_array.cpp:108) [204]  (7.02 ns)

 <State 16>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_1', test_array.cpp:108) [219]  (7.02 ns)

 <State 17>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2', test_array.cpp:108) [234]  (7.02 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_3', test_array.cpp:108) [249]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3', test_array.cpp:108) [264]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3_1', test_array.cpp:108) [279]  (7.02 ns)

 <State 21>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3_2', test_array.cpp:108) [294]  (7.02 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3_3', test_array.cpp:108) [311]  (7.02 ns)

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_2', test_array.cpp:110) [116]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_2', test_array.cpp:110) [116]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_3', test_array.cpp:110) [131]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_3', test_array.cpp:110) [131]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_3', test_array.cpp:110) [131]  (6.44 ns)

 <State 28>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_0_3', test_array.cpp:110) [131]  (6.44 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1', test_array.cpp:110) [146]  (6.44 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1', test_array.cpp:110) [146]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1', test_array.cpp:110) [146]  (6.44 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1', test_array.cpp:110) [146]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_1', test_array.cpp:110) [161]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_1', test_array.cpp:110) [161]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_1', test_array.cpp:110) [161]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_1', test_array.cpp:110) [161]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_2', test_array.cpp:110) [176]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_2', test_array.cpp:110) [176]  (6.44 ns)

 <State 39>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_2', test_array.cpp:110) [176]  (6.44 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_2', test_array.cpp:110) [176]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_3', test_array.cpp:110) [191]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_3', test_array.cpp:110) [191]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_3', test_array.cpp:110) [191]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_1_3', test_array.cpp:110) [191]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2', test_array.cpp:110) [206]  (6.44 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2', test_array.cpp:110) [206]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2', test_array.cpp:110) [206]  (6.44 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2', test_array.cpp:110) [206]  (6.44 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_1', test_array.cpp:110) [221]  (6.44 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_1', test_array.cpp:110) [221]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_1', test_array.cpp:110) [221]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_1', test_array.cpp:110) [221]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_2', test_array.cpp:110) [236]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_2', test_array.cpp:110) [236]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_2', test_array.cpp:110) [236]  (6.44 ns)

 <State 56>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_2', test_array.cpp:110) [236]  (6.44 ns)

 <State 57>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_3', test_array.cpp:110) [251]  (6.44 ns)

 <State 58>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_3', test_array.cpp:110) [251]  (6.44 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_3', test_array.cpp:110) [251]  (6.44 ns)

 <State 60>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_2_3', test_array.cpp:110) [251]  (6.44 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3', test_array.cpp:110) [266]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3', test_array.cpp:110) [266]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3', test_array.cpp:110) [266]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3', test_array.cpp:110) [266]  (6.44 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_1', test_array.cpp:110) [281]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_1', test_array.cpp:110) [281]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_1', test_array.cpp:110) [281]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_1', test_array.cpp:110) [281]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_2', test_array.cpp:110) [296]  (6.44 ns)

 <State 70>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_2', test_array.cpp:110) [296]  (6.44 ns)

 <State 71>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_2', test_array.cpp:110) [296]  (6.44 ns)

 <State 72>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_2', test_array.cpp:110) [296]  (6.44 ns)

 <State 73>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_3', test_array.cpp:110) [314]  (6.44 ns)

 <State 74>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_3', test_array.cpp:110) [314]  (6.44 ns)

 <State 75>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('a_assign_3_3', test_array.cpp:110) [314]  (6.44 ns)

 <State 76>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', ./headers1/activations.h:34) [321]  (2.78 ns)

 <State 77>: 3.23ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', ./headers1/activations.h:34) [321]  (2.78 ns)
	'and' operation ('and_ln34_15', ./headers1/activations.h:34) [322]  (0 ns)
	'select' operation ('select_ln174_15', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [323]  (0.449 ns)

 <State 78>: 0ns
The critical path consists of the following:

 <State 79>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
