/***************************************************************************
 *
 * Copyright 2015-2021 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#include <stdio.h>
#include "string.h"
#include "plat_types.h"
#include "plat_addr_map.h"
#include "hal_i2c.h"
#include "hal_uart.h"
#include "bt_drv.h"
#include "bt_drv_internal.h"
#include "bt_drv_1502x_internal.h"
#include "bt_drv_reg_op.h"
#include "bt_drv_interface.h"
#include "hal_timer.h"
#include "hal_intersys.h"
#include "hal_trace.h"
#include "hal_psc.h"
#include "hal_cmu.h"
#include "hal_sysfreq.h"
#include "hal_chipid.h"
#include "hal_iomux.h"
#include "hal_gpio.h"
#include "pmu.h"
#include "tgt_hardware.h"
#include "hal_btdump.h"
#include "bt_drv_internal.h"
#include "nvrecord_dev.h"

#ifdef __BT_RAMRUN__
#include "bt_drv_ramrun_symbol_1502x.h"
#include "bes_lzma_api.h"
#include "mpu.h"
extern uint32_t __bt_ramrun_code_start_flash[];
extern uint32_t __bt_ramrun_code_end_flash[];
#endif
#include "bt_drv_dpd_mem.h"

extern "C" void hal_iomux_set_controller_log(void);
bool btdrv_dut_mode_enable = false;


static volatile uint32_t btdrv_tx_flag = 1;
void btdrv_tx(const unsigned char *data, unsigned int len)
{
    DRIVERS_TRACE(0,"tx");
    btdrv_tx_flag = 1;
}

#ifdef NORMAL_TEST_MODE_SWITCH
typedef int (*btdrv_testmode_nonsig_rx_process_func)(const unsigned char *data, unsigned int len);
btdrv_testmode_nonsig_rx_process_func btdrv_nonsig_test_result_callback = NULL;
void btdrv_testmode_register_nonsig_rx_process(btdrv_testmode_nonsig_rx_process_func cb)
{
    btdrv_nonsig_test_result_callback = cb;
}

static void btdrv_testmode_nonsig_rx_handler(const unsigned char *data, unsigned int len)
{
    if(btdrv_nonsig_test_result_callback !=NULL)
    {
        btdrv_nonsig_test_result_callback(data, len);
    }
}
#endif

void btdrv_turn_off_iqcal_nosignal_bt_mode(const unsigned char *data, unsigned int len)
{
    if (len >= 5 && data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 0x00) {
        BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 0x0);
    } else if (data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 0x02) {
        BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 0x1);
    }
}

void btdrv_turn_off_iqcal_nosignal_ble_mode(const unsigned char *data, unsigned int len)
{
    if (len >= 5 && ((data[0] == 0x01 && data[1] == 0x1E && data[2] == 0x20 && data[3] == 0x03) ||  //ble test v1
        (data[0] == 0x01 && data[1] == 0x34 && data[2] == 0x20 && data[3] == 0x04) ||               //ble test v2
        (data[0] == 0x01 && data[1] == 0x50 && data[2] == 0x20 && data[3] == 0x09) ||               //ble test v3
        (data[0] == 0x01 && data[1] == 0x7B && data[2] == 0x20 && data[3] == 0x0A))) {              //ble test v4
        BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 0x0);
    } else if (data[0] == 0x01 && data[1] == 0x1F && data[2] == 0x20 && data[3] == 0x00) {
        BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 0x1);
    }
}

#ifdef __HW_AGC__
void btdrv_hwagc_lock_mode(const unsigned char *data)
{
    if (data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 01) {
        BTRF_REG_SET_FIELD(0x209, 0x1, 3, 0);
    } else if (data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 02) {
        BTRF_REG_SET_FIELD(0x209, 0x1, 3, 1);
    }
}
#endif

#ifdef REDUCE_EDGE_CHL_TXPWR
// Reduce the edge channel tx power(chl0 & chl78), only single hop, optimize DEVM
static bool btdrv_reduce_edge_chl_txpwr_flag = false;
#define REDUCE_EDGE_CHL_TXPWR_1P5_DBM       3
#define BT_TX_TEST_CHL_0                    0x00
#define BT_TX_TEST_CHL_78                   0x4e

void btdrv_reduce_edge_chl_txpwr_set(bool btdrv_reduce_edge_chl_txpwr_flag)
{
    uint16_t gsg_nom_q;
    uint16_t gsg_nom_i;
    uint16_t dsg_nom;
    if (btdrv_reduce_edge_chl_txpwr_flag == false) {
        BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 0, gsg_nom_q);
        BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 10, gsg_nom_i);
        BTDIGITAL_REG_GET_FIELD(0xD0350344, 0x1f, 0, dsg_nom);
        gsg_nom_q -= REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        gsg_nom_i -= REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        dsg_nom -= REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        BTDIGITAL_REG_SET_FIELD(0xD0350344, 0x1f, 0, dsg_nom);
        BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 0, gsg_nom_q);
        BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 10, gsg_nom_i);
    } else if (btdrv_reduce_edge_chl_txpwr_flag == true) {
        BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 0, gsg_nom_q);
        BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 10, gsg_nom_i);
        BTDIGITAL_REG_GET_FIELD(0xD0350344, 0x1f, 0, dsg_nom);
        gsg_nom_q += REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        gsg_nom_i += REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        dsg_nom += REDUCE_EDGE_CHL_TXPWR_1P5_DBM;
        BTDIGITAL_REG_SET_FIELD(0xD0350344, 0x1f, 0, dsg_nom);
        BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 0, gsg_nom_q);
        BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 10, gsg_nom_i);
    }
}


void btdrv_reduce_edge_chl_txpwr_signal_mode(const unsigned char *data)
{
    if(data[0] == 0x04 && data[1] == 0xff && data[3] == 0x18 && data[6] == 0x00 && (data[4] == BT_TX_TEST_CHL_0 || data[4] == BT_TX_TEST_CHL_78)
         && btdrv_reduce_edge_chl_txpwr_flag == false) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
        btdrv_reduce_edge_chl_txpwr_flag = true;
    } else if ((data[0] == 0x04 && data[1] == 0xff && data[3] == 0x18 && btdrv_reduce_edge_chl_txpwr_flag == true)
        && (data[6] == 0x01 || (data[4] != BT_TX_TEST_CHL_0 && data[4] != BT_TX_TEST_CHL_78))) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
        btdrv_reduce_edge_chl_txpwr_flag = false;
    }
}

void btdrv_reduce_edge_chl_txpwr_nosignal_bt_mode(const unsigned char *data)
{
    if(data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 0x00 && (data[10] == BT_TX_TEST_CHL_0 || data[10] == BT_TX_TEST_CHL_78)
        && btdrv_reduce_edge_chl_txpwr_flag == false) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
        btdrv_reduce_edge_chl_txpwr_flag = true;
    } else if(data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c && data[4] == 0x00 && data[10] != BT_TX_TEST_CHL_0 && data[10] != BT_TX_TEST_CHL_78
        && btdrv_reduce_edge_chl_txpwr_flag == true) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
         btdrv_reduce_edge_chl_txpwr_flag = false;
    }

}

void btdrv_reduce_edge_chl_txpwr_nosignal_ble_mode(const unsigned char *data)
{
    if(data[0] == 0x01 && data[1] == 0x1e && data[3] == 0x03 && data[6] == 0x02 && (data[4] == BT_TX_TEST_CHL_0 || data[4] == BT_TX_TEST_CHL_78)
         && btdrv_reduce_edge_chl_txpwr_flag == false) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
        btdrv_reduce_edge_chl_txpwr_flag = true;
    } else if (data[0] == 0x01 && data[1] == 0x1e && data[3] == 0x03 && data[6] == 0x02 && btdrv_reduce_edge_chl_txpwr_flag == true && data[4] != BT_TX_TEST_CHL_0 && data[4] != BT_TX_TEST_CHL_78) {
        btdrv_reduce_edge_chl_txpwr_set(btdrv_reduce_edge_chl_txpwr_flag);
        btdrv_reduce_edge_chl_txpwr_flag = false;
    }
}
#endif

void btdrv_bt_nosigtest_txidx_hook(unsigned char *data)
{
    if(data[0] == 0x01 && data[1] == 0x87 && data[2] == 0xfc && data[3] == 0x1c
        && (hal_get_chip_metal_id() >= HAL_CHIP_METAL_ID_2)) {
        data[11] = data[11] + 4;  // use tx idx 4-7
    }
}

#ifdef TX_IQ_CAL
static void btdrv_write_iq_calib_value_by_efuse(uint16_t read_efuse)
{
    uint32_t iq_gain = 0;
    uint32_t iq_phase = 0;
    uint32_t addr_base = 0xD0310000;
    uint32_t iq_calib_addr = 0;

    iq_gain = (read_efuse >> 2) & 0x1F;
    iq_phase = (read_efuse >> 8) & 0x1F;

    if (getbit(read_efuse, 7)) {
        iq_gain = ~iq_gain + 1;
    }
    if (getbit(read_efuse, 13)) {
        iq_phase = ~iq_phase + 1;
    }

    BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 0);

    for (int ch = 0; ch <= 78; ch++) {
        iq_calib_addr = addr_base + ch * 4;
        BTDIGITAL_REG_SET_FIELD(iq_calib_addr, 0xFFF, 0,  (iq_gain & 0xFFF));
        BTDIGITAL_REG_SET_FIELD(iq_calib_addr, 0xFFF, 16, (iq_phase & 0xFFF));
    }

    BTDIGITAL_REG_SET_FIELD(0xD0350250, 0x1, 31, 1);
}

// btdrv_tx_iq_manual_cal_by_efuse only for version D&F
static void btdrv_tx_iq_manual_cal_by_efuse(void)
{
    uint16_t read_efuse_0x1a = 0;
    uint16_t efuse_calib_flag = 0;

    if (hal_get_chip_metal_id() >= HAL_CHIP_METAL_ID_1) {
        pmu_get_efuse(PMU_EFUSE_PAGE_RESERVED_26, &read_efuse_0x1a);
        efuse_calib_flag = (read_efuse_0x1a >> 15) & 0x1;

        if ((efuse_calib_flag == 1)) {
            DRIVERS_TRACE(0,"%s, read efuse 0x1A:%x", __func__, read_efuse_0x1a);
            btdrv_write_iq_calib_value_by_efuse(read_efuse_0x1a);
        } else if ((efuse_calib_flag == 0) && hal_get_chip_metal_id() >= HAL_CHIP_METAL_ID_3) {
            btdrv_tx_iq_manual_cal();
        }
    }
}
#endif

void btdrv_dut_accessible_mode_manager(const unsigned char *data);

static unsigned int btdrv_rx(const unsigned char *data, unsigned int len)
{
    hal_intersys_stop_recv(HAL_INTERSYS_ID_0);
    if(len>5 && data[0] == 0x04 && data[1] == 0xff &&
        data[3] == 0x01)
    {
        DRIVERS_TRACE(2,"%s", &data[4]);
    }
    else
    {
        DRIVERS_TRACE(2,"%s len:%d", __func__, len);
        BT_DRV_DUMP("%02x ", data, len>7?7:len);
    }

    bt_tester_cmd_receive_evt_analyze(data,len);

#ifdef NORMAL_TEST_MODE_SWITCH
    btdrv_testmode_nonsig_rx_handler(data, len);
#endif
    btdrv_dut_accessible_mode_manager(data);
    hal_intersys_start_recv(HAL_INTERSYS_ID_0);

#ifdef REDUCE_EDGE_CHL_TXPWR
    btdrv_reduce_edge_chl_txpwr_signal_mode(data);
#endif

    btdrv_turn_off_iqcal_nosignal_bt_mode(data, len);
    btdrv_turn_off_iqcal_nosignal_ble_mode(data, len);

    return len;
}

////open intersys interface for hci data transfer
static bool hci_has_opened = false;

void btdrv_SendData(const uint8_t *buff,uint8_t len)
{
    uint8_t bt_tx_data[32];
    uint8_t *send_buff_p = (uint8_t *) buff;

    if(buff[0] == 0x01 && buff[1] == 0x87 && buff[2] == 0xfc && buff[3] == 0x1c
        && (hal_get_chip_metal_id() >= HAL_CHIP_METAL_ID_2)) {

        ASSERT(len <= sizeof(bt_tx_data), "%s, buff len greater than bt_tx_data", __func__);

        for (uint32_t i = 0; i < len; i++) {
            bt_tx_data[i] = buff[i];
        }
        btdrv_bt_nosigtest_txidx_hook(bt_tx_data);
        send_buff_p = bt_tx_data;
    }

    if(hci_has_opened)
    {
        btdrv_tx_flag = 0;

        DRIVERS_TRACE(1,"%s", __func__);
        BT_DRV_DUMP("%02x ", send_buff_p, len);
        hal_intersys_send(HAL_INTERSYS_ID_0, HAL_INTERSYS_MSG_HCI, send_buff_p, len);

        while( (btdrv_dut_mode_enable==0) && btdrv_tx_flag == 0);
    }
    else
    {
        //only for bridge mode
        btdrv_bridge_send_data(send_buff_p, len);
        btdrv_delay(50);
    }
}


void btdrv_hciopen(void)
{
    int ret = 0;

    if (hci_has_opened)
    {
        return;
    }

    hci_has_opened = true;

    ret = hal_intersys_open(HAL_INTERSYS_ID_0, HAL_INTERSYS_MSG_HCI, btdrv_rx, btdrv_tx, false);

    if (ret)
    {
        DRIVERS_TRACE(0,"Failed to open intersys");
        return;
    }

    hal_intersys_start_recv(HAL_INTERSYS_ID_0);
}

////open intersys interface for hci data transfer
void btdrv_hcioff(void)
{
    if (!hci_has_opened)
    {
        return;
    }
    hci_has_opened = false;

    hal_intersys_close(HAL_INTERSYS_ID_0,HAL_INTERSYS_MSG_HCI);
}

/*  btdrv power on or off the bt controller*/
void btdrv_poweron(uint8_t en)
{
#if !defined(CHIP_SUBSYS_SENS)
    pmu_ldo_vpa_enable(en);
#endif
    if (en) {
        hal_psc_bt_enable();
        hal_cmu_bt_clock_enable();
        hal_cmu_bt_reset_clear();
        hal_cmu_bt_module_init();
        btdrv_delay(10);
    } else {
        hal_cmu_bt_reset_set();
        hal_cmu_bt_clock_disable();
        hal_psc_bt_disable();
    }
}

void bt_drv_extra_config_after_init(void)
{
}

const uint16_t dc_iq_rf_store[] =
{
    0x8F,
    0x0F,
    0xC1,
    0x27,
    0x2B,
    0x2C,
    0x92,
    0x93,
    0x94,
    0xBF,
    0x29,
    0x95,
    0xA6,
    0xA5,
    0xCB,
    0x91,
    0x9B,
};

const uint32_t dc_iq_dig_store[] =
{
    0xD0350028,
    0xD035002C,
    0xD0340020,
    0xD0220C00,
    0xD0350308,
    0xD0350344,
};

void btdrv_tx_iq_manual_cal(void)
{
    uint32_t rf_tbl_size = ARRAY_SIZE(dc_iq_rf_store);
    uint16_t local_rf_v[rf_tbl_size];
    for (uint32_t i=0; i<rf_tbl_size;i++) {
        btdrv_read_rf_reg(dc_iq_rf_store[i], &local_rf_v[i]);
    }

    uint32_t dig_tbl_size = ARRAY_SIZE(dc_iq_dig_store);
    uint32_t local_dig_v[rf_tbl_size];
    for (uint32_t i=0; i<dig_tbl_size;i++) {
        local_dig_v[i] = BTDIGITAL_REG(dc_iq_dig_store[i]);
    }

    //Step1: RF & DIG config
    //btdrv_write_rf_reg(0x8F, 0xE742);   //lobuf ldo
    btdrv_write_rf_reg(0xC1, 0x1B80);   //padrv gain dr max
    btdrv_write_rf_reg(0x27, 0x8a04);
    //btdrv_write_rf_reg(0x92, 0x729F);   //tmx ldo
    btdrv_write_rf_reg(0x93, 0x01e3);   //iqcal pu

    BTRF_REG_SET_FIELD(0x94, 0x3F, 0, 0);   //reg_bt_iqcal_att_cs_ctl[5:0]
    BTRF_REG_SET_FIELD(0x94, 3, 6, 3);      //reg_bt_iqcal_load_res_sel[7:6]
    BTRF_REG_SET_FIELD(0x94, 3, 8, 3);      //reg_bt_iqcal_cap_amp_gain_ctl[9:8]
    BTRF_REG_SET_FIELD(0x94, 0xF, 10, 8);   //reg_bt_iqcal_i2v_gain_ctl[13:10]

    btdrv_write_rf_reg(0xBF, 0x3032);   //i2v pu
    btdrv_write_rf_reg(0x29, 0x0311);   //i2v low pass mode
    btdrv_write_rf_reg(0xA6, 0x1E4A);   //tstbuf sel flt & pu
    //btdrv_write_rf_reg(0xA5, 0x0076);   //increase bg current
    //btdrv_write_rf_reg(0xCB, 0x0140);   //increase padrv bias
    btdrv_write_rf_reg(0x91, 0x8220);   //txflt capbank
    //btdrv_write_rf_reg(0x9B, 0x3748);   //lower vco ldo vref
    btdrv_write_rf_reg(0x0F, 0x0030);   //pa on && adc pu
    btdrv_write_rf_reg(0x2B, 0x0130);   //adc rst release
    btdrv_write_rf_reg(0x2C, 0x0297);   //txflt gain dr max adc gain dr 0db
    btdrv_write_rf_reg(0x95, 0x0026);   //filter sel iqcal & test en
    btdrv_write_rf_reg(0x24, 0x0090);   //dr tx idx 5

    BTDIGITAL_REG_WR(0xD0340020, 0x030E01C0);   //txrx on pll
    BTDIGITAL_REG_SET_FIELD(0xD0350334, 0x1F, 25, 0xF);
    //Step2: rx modem on
    BTDIGITAL_REG_WR(0xD0220C00, 0x800A0000);
    uint16_t gsg_nom_q;
    uint16_t gsg_nom_i;
    BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 0, gsg_nom_q);
    BTDIGITAL_REG_GET_FIELD(0xD0350308, 0x1f, 10, gsg_nom_i);
    gsg_nom_q -= 13;
    gsg_nom_i -= 13;
    BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 0, gsg_nom_q);
    BTDIGITAL_REG_SET_FIELD(0xD0350308, 0x1F, 10, gsg_nom_i);

    dc_iq_calib_1502x();

    for (uint32_t i=0; i<rf_tbl_size;i++) {
        btdrv_write_rf_reg(dc_iq_rf_store[i], local_rf_v[i]);
    }

    for (uint32_t i=0; i<dig_tbl_size;i++) {
        BTDIGITAL_REG_WR(dc_iq_dig_store[i], local_dig_v[i]);
    }
}

void bt_drv_calibration_init(void)
{
    btdrv_rxbb_rccal();

#ifdef TX_PULLING_CAL
    hal_btdump_clk_enable();
    btdrv_tx_pulling_cal();
    hal_btdump_clk_disable();
#endif

#ifdef TX_IQ_CAL
    btdrv_tx_iq_manual_cal_by_efuse();
#endif

    //TO DO: RF calibration
#ifdef __PWR_FLATNESS__
    //btdrv_channel_pwr_flatness();
#endif
}

#ifdef __BT_RAMRUN__
void btdrv_load_btc_ramrun(void)
{
    uint32_t ramrun_size;
    // uint32_t ram_map;

    ramrun_size = (uint32_t)__bt_ramrun_code_end_flash - (uint32_t)__bt_ramrun_code_start_flash;

    if(ramrun_size > 512 * 1024)
    {
        DRIVERS_TRACE(1,"bt controller ram run code size  over 512k,over size %d bytes",ramrun_size - 512 * 1024);
        ASSERT_ERR(0);
    }
    
    // ram_map = gen_bth_shr_ram_mask(RAM4_BASE, SHR_RAM_BLK_SIZE * 2);
    // hal_psc_shr_ram_config(ram_map, HAL_PSC_SHR_RAM_FORCE_PU);
    
#ifdef __BT_RAMRUN_BIN_COMPRESSED__
    uint32_t next_size = 0;
    next_size = ramrun_copy_compressed_image((uint8_t *)(RAM5_BASE),(uint8_t *)__bt_ramrun_code_start_flash + next_size);
    next_size = ramrun_copy_compressed_image((uint8_t *)(RAM4_BASE),(uint8_t *)__bt_ramrun_code_start_flash + next_size);
#else
    memcpy((uint32_t *)RAM5_BASE, __bt_ramrun_code_start_flash, MIN(256 * 1024,ramrun_size));

    if(ramrun_size > 256 * 1024)
    {
        memcpy((uint32_t *)RAM4_BASE,__bt_ramrun_code_start_flash + (256 * 1024)/4, 256 * 1024);
    }
#endif
    mpu_ram_region_protect(RAM4_BASE,RAM6_BASE-RAM4_BASE,MPU_ATTR_READ_EXEC);
    DRIVERS_TRACE(1,"BT RAMRUN START, CONTROLLER ROM SIZE %d bytes",ramrun_size);
    DRIVERS_TRACE(1,"BT RAMRUN commit id %s", BT_CONTROLLER_COMMIT_ID);
    DRIVERS_TRACE(1,"BT RAMRUN date %s", BT_CONTROLLER_COMMIT_DATE);
    hal_cmu_ram_cfg_sel_update(((1 << 4) | (1 << 5)), HAL_CMU_RAM_CFG_SEL_BT);
}
#endif

#ifdef CHIP_SUBSYS_SENS
const uint32_t btdrv_calib_dig_reg_addr[] =
{
    {0xD0350308},
    {0xD0350344}
};

void btdrv_backup_dig(const uint32_t *addr, uint32_t *store_buf, uint32_t cnt)
{
    uint32_t i = 0;

    for (i = 0; i < cnt; i++) {
        store_buf[i] = BTDIGITAL_REG(addr[i]);
        DRIVERS_TRACE(0,"%s 0x%x: %x",__func__, addr[i], store_buf[i]);
    }
}

void btdrv_restore_dig(const uint32_t *addr, uint32_t *store_buf, uint32_t cnt)
{
    uint32_t i = 0;

    for (i = 0; i < cnt; i++) {
        BTDIGITAL_REG_WR(addr[i], store_buf[i]);
        DRIVERS_TRACE(0,"%s 0x%x: %x", __func__, addr[i], store_buf[i]);
    }
}
#endif

void btdrv_start_bt(void)
{
#ifdef CHIP_SUBSYS_SENS
    uint32_t btdrv_calib_dig_reg_val[ARRAY_SIZE(btdrv_calib_dig_reg_addr)];
#endif
    hal_sysfreq_req(HAL_SYSFREQ_USER_BT, HAL_CMU_FREQ_52M);
#ifdef CHIP_SUBSYS_SENS
    btdrv_backup_dig(btdrv_calib_dig_reg_addr, btdrv_calib_dig_reg_val, ARRAY_SIZE(btdrv_calib_dig_reg_addr));
#endif
    btdrv_common_init();

    hal_iomux_ispi_access_enable(HAL_IOMUX_ISPI_MCU_RF);

    //Symbol init should be done before powering on BTC
    bt_drv_reg_op_global_symbols_init();

#ifdef __BT_RAMRUN__
    btdrv_load_btc_ramrun();
#endif

    //power on BTC
    btdrv_poweron(BT_POWERON);

#ifndef __BT_RAMRUN__
    //rom patch init
    btdrv_ins_patch_init();
    btdrv_patch_en(1);
#endif

    btdrv_hciopen();

#if 0
#ifdef __BT_RAMRUN__
    if(memcmp((uint32_t *)0xa0000000, __bt_ramrun_code_start_flash, ramrun_size))
    {
        for(uint32_t i = 0; i < (ramrun_size / 4); i++)
        {
            if(*(uint32_t *)(0xa0000000 + 4 * i) != __bt_ramrun_code_start_flash[i])
            {
                DRIVERS_TRACE(3,"rom code copy fail %d %x,%x\n", i, *(uint32_t *)(0xa0000000 + 4 * i), __bt_ramrun_code_start_flash[i]);
            }
        }
        ASSERT_ERR(0);
    }
#endif
#endif

    //Select intersys mode before first HCI
#if defined(CHIP_SUBSYS_SENS)
    bt_drv_reg_op_sel_btc_intersys(1);
#endif
    while(!btdrv_reg_op_check_btc_boot_finish());
    //RF module
    btdrv_rf_init();
    //Digital module
    btdrv_config_init();

    //calibration module init
    bt_drv_calibration_init();
    /*reg controller crash dump*/
    hal_trace_crash_dump_register(HAL_TRACE_CRASH_DUMP_MODULE_BT, btdrv_btc_fault_dump);


    btdrv_hciprocess();

#ifdef CHIP_SUBSYS_SENS
    btdrv_restore_dig(btdrv_calib_dig_reg_addr, btdrv_calib_dig_reg_val, ARRAY_SIZE(btdrv_calib_dig_reg_addr));
#endif

    bt_drv_reg_op_init();

    btdrv_hcioff();

#ifdef BT_PTA_OUTPUT
    hal_iomux_set_pta_out();
#endif

    btdrv_config_end();

    hal_sysfreq_req(HAL_SYSFREQ_USER_BT, HAL_CMU_FREQ_32K);
}

const uint8_t hci_cmd_enable_dut[] =
{
    0x01,0x03, 0x18, 0x00
};
const uint8_t hci_cmd_enable_allscan[] =
{
    0x01, 0x1a, 0x0c, 0x01, 0x03
};
const uint8_t hci_cmd_disable_scan[] =
{
    0x01, 0x1a, 0x0c, 0x01, 0x00
};
const uint8_t hci_cmd_enable_pagescan[] =
{
    0x01, 0x1a, 0x0c, 0x01, 0x02
};
const uint8_t hci_cmd_autoaccept_connect[] =
{
    0x01,0x05, 0x0c, 0x03, 0x02, 0x00, 0x02
};
const uint8_t hci_cmd_hci_reset[] =
{
    0x01,0x03,0x0c,0x00
};

const uint8_t hci_cmd_inquiry_scan_activity[] =
{
    0x01,0x1e,0x0c,0x04,0x40,0x00,0x12,0x00
};

const uint8_t hci_cmd_page_scan_activity[] =
{
    0x01,0x1c,0x0c,0x04,0x40,0x00,0x12,0x00
};


const uint8_t hci_cmd_nonsig_tx_dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x00, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x00, 0x04, 0x04, 0x1b, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_tx_2dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x00, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x04, 0x04, 0x36, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_tx_3dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x00, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x08, 0x04, 0x53, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_tx_2dh3_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x00, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x0a, 0x04, 0x6f, 0x01,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_tx_3dh3_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x00, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x0b, 0x04, 0x28, 0x02,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};

const uint8_t hci_cmd_nonsig_rx_dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x01, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x00, 0x04, 0x00, 0x1b, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_rx_2dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x01, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x04, 0x00, 0x36, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_rx_3dh1_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x01, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x08, 0x00, 0x53, 0x00,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_rx_2dh3_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x01, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x0a, 0x00, 0x6f, 0x01,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};
const uint8_t hci_cmd_nonsig_rx_3dh3_pn9_t0[] =
{
    0x01, 0x87, 0xfc, 0x1c, 0x01, 0xe8, 0x03, 0x00, 0x00, 0x00, 0x00, 0x06, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x01, 0x01, 0x0b, 0x00, 0x28, 0x02,
    0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xff
};

//vco test
const uint8_t hci_cmd_start_bt_vco_test[] =
{
    0x01, 0xaa, 0xfc, 0x02, 0x00,0x02
};
const uint8_t hci_cmd_stop_bt_vco_test[] =
{
    0x01, 0xaa, 0xfc, 0x02, 0x00,0x04
};

const uint8_t hci_cmd_enable_ibrt_test[] =
{
    0x01, 0xb4, 0xfc, 0x01, 0x01
};

const uint8_t hci_cmd_set_ibrt_mode[] =
{
    0x01, 0xa2, 0xfc, 0x02, 0x01,0x00
};

void btdrv_testmode_start(void)
{
#ifdef __HW_AGC__
    bt_drv_reg_op_ble_sync_agc_mode_set(false);
#else
    bt_drv_reg_op_ble_sync_agc_mode_set(true);
#endif
}

void btdrv_testmode_end(void)
{
    bt_drv_reg_op_ble_sync_agc_mode_set(false);
    bt_drv_reg_op_set_nosig_sch_flag(0);
}

void btdrv_write_localinfo(const char *name, uint8_t len, const uint8_t *addr)
{
    uint8_t hci_cmd_write_addr[5+6] =
    {
        0x01, 0x72, 0xfc, 0x07, 0x00
    };

    uint8_t hci_cmd_write_name[248+4] =
    {
        0x01, 0x13, 0x0c, 0xF8
    };
    memset(&hci_cmd_write_name[4], 0, sizeof(hci_cmd_write_name)-4);
    memcpy(&hci_cmd_write_name[4], name, len);
    btdrv_SendData(hci_cmd_write_name, sizeof(hci_cmd_write_name));
    btdrv_delay(50);
    memcpy(&hci_cmd_write_addr[5], addr, 6);
    btdrv_SendData(hci_cmd_write_addr, sizeof(hci_cmd_write_addr));
    btdrv_delay(20);
}

void btdrv_enable_dut(void)
{
    btdrv_SendData(hci_cmd_enable_dut, sizeof(hci_cmd_enable_dut));
    btdrv_delay(100);
    btdrv_SendData(hci_cmd_enable_allscan, sizeof(hci_cmd_enable_allscan));
    btdrv_delay(100);
    btdrv_SendData(hci_cmd_autoaccept_connect, sizeof(hci_cmd_autoaccept_connect));
    btdrv_delay(100);
    btdrv_dut_mode_enable = true;
}

void btdrv_enable_dut_again(void)
{
    btdrv_SendData(hci_cmd_enable_allscan, sizeof(hci_cmd_enable_allscan));
    btdrv_delay(20);
    btdrv_dut_mode_enable = true;
}

void btdrv_enable_ibrt_test(void)
{
    btdrv_SendData(hci_cmd_enable_ibrt_test, sizeof(hci_cmd_enable_ibrt_test));
    btdrv_delay(20);
    btdrv_SendData(hci_cmd_set_ibrt_mode, sizeof(hci_cmd_set_ibrt_mode));
    btdrv_delay(20);
}

void btdrv_connect_ibrt_device(uint8_t *addr)
{
    uint8_t hci_cmd_connect_device[17] =
    {
        0x01, 0x05, 0x04, 0x0D, 0xab, 0x89, 0x67, 0x45, 0x23, 0x01, 0x18, 0xCC,
        0x01, 0x00, 0x00, 0x00, 0x00
    };
    memcpy(&hci_cmd_connect_device[4],addr,6);
    btdrv_SendData(hci_cmd_connect_device, sizeof(hci_cmd_connect_device));
    btdrv_delay(50);

}

void btdrv_disable_scan(void)
{
    btdrv_SendData(hci_cmd_disable_scan, sizeof(hci_cmd_disable_scan));
    btdrv_delay(20);
}

static uint32_t dut_connect_status = DUT_CONNECT_STATUS_DISCONNECTED;

uint32_t btdrv_dut_get_connect_status(void)
{
    return dut_connect_status;
}

void btdrv_enable_dut_again(void);
void btdrv_dut_accessible_mode_manager(const unsigned char *data)
{
    if(btdrv_dut_mode_enable)
    {
        if(data[0]==0x04&&data[1]==0x03&&data[2]==0x0b&&data[3]==0x00)
        {
#ifdef __IBRT_IBRT_TESTMODE__
            if(memcmp(&data[6],bt_get_local_address(),6))
            {
                btdrv_disable_scan();
            }
#else
            btdrv_disable_scan();
#endif
            dut_connect_status = DUT_CONNECT_STATUS_CONNECTED;
        }
        else if(data[0]==0x04&&data[1]==0x05&&data[2]==0x04&&data[3]==0x00)
        {
            btdrv_enable_dut_again();
            dut_connect_status = DUT_CONNECT_STATUS_DISCONNECTED;
        }
    }
}

void btdrv_hci_reset(void)
{
    btdrv_SendData(hci_cmd_hci_reset, sizeof(hci_cmd_hci_reset));
    btdrv_delay(350);
}

void btdrv_enable_nonsig_tx(uint8_t index)
{
    DRIVERS_TRACE(1,"%s\n", __func__);

    if (index == 0)
        btdrv_SendData(hci_cmd_nonsig_tx_2dh1_pn9_t0, sizeof(hci_cmd_nonsig_tx_2dh1_pn9_t0));
    else if (index == 1)
        btdrv_SendData(hci_cmd_nonsig_tx_3dh1_pn9_t0, sizeof(hci_cmd_nonsig_tx_3dh1_pn9_t0));
    else if (index == 2)
        btdrv_SendData(hci_cmd_nonsig_tx_2dh3_pn9_t0, sizeof(hci_cmd_nonsig_tx_2dh1_pn9_t0));
    else if (index == 3)
        btdrv_SendData(hci_cmd_nonsig_tx_3dh3_pn9_t0, sizeof(hci_cmd_nonsig_tx_3dh1_pn9_t0));
    else
        btdrv_SendData(hci_cmd_nonsig_tx_dh1_pn9_t0, sizeof(hci_cmd_nonsig_tx_dh1_pn9_t0));

    btdrv_delay(20);

}

void btdrv_enable_nonsig_rx(uint8_t index)
{
    DRIVERS_TRACE(1,"%s\n", __func__);

    if (index == 0)
        btdrv_SendData(hci_cmd_nonsig_rx_2dh1_pn9_t0, sizeof(hci_cmd_nonsig_rx_2dh1_pn9_t0));
    else if (index == 1)
        btdrv_SendData(hci_cmd_nonsig_rx_3dh1_pn9_t0, sizeof(hci_cmd_nonsig_rx_3dh1_pn9_t0));
    else if (index == 2)
        btdrv_SendData(hci_cmd_nonsig_rx_2dh3_pn9_t0, sizeof(hci_cmd_nonsig_rx_2dh1_pn9_t0));
    else if (index == 3)
        btdrv_SendData(hci_cmd_nonsig_rx_3dh3_pn9_t0, sizeof(hci_cmd_nonsig_rx_3dh1_pn9_t0));
    else
        btdrv_SendData(hci_cmd_nonsig_rx_dh1_pn9_t0, sizeof(hci_cmd_nonsig_rx_dh1_pn9_t0));

    btdrv_delay(20);
}

static bool btdrv_vco_test_running = false;
static uint16_t vco_test_reg_val_d1 = 0;
static uint16_t vco_test_reg_val_24 = 0;
#ifdef VCO_TEST_TOOL
static unsigned short vco_test_hack_flag = 0;
static unsigned short vco_test_channel = 0xff;
static unsigned short set_xatl_facp_hack_flag = 0;
static unsigned short vco_test_xtal_fcap = 0xffff;
static unsigned short pmu_reboot_hci_flag = 0;

unsigned short btdrv_get_vco_test_process_flag(void)
{
    return vco_test_hack_flag;
}

bool btdrv_vco_test_bridge_intsys_callback(const unsigned char *data)
{
    bool status = false;
    if (data[0] == 0x01 && data[1] == 0xaa && data[2] == 0xfc && data[3] == 0x02)
    {
        status = true;
        vco_test_hack_flag = data[5];
        vco_test_channel = data[4];
    }

    return status;
}

void btdrv_vco_test_process(uint8_t op)
{
    if (op == 0x02) // vco test start
    {
        if (vco_test_channel != 0xff)
            btdrv_vco_test_start(vco_test_channel);
    }
    else if (op == 0x04) // vco test stop
    {
        btdrv_vco_test_stop();
    }
    vco_test_channel = 0xff;
    vco_test_hack_flag = 0;
}

unsigned short btdrv_get_vco_test_set_xtal_fcap_process_flag(void)
{
    return set_xatl_facp_hack_flag;
}

bool btdrv_vco_test_set_xtal_fcap_bridge_intsys_callback(const unsigned char *data)
{
    bool status = false;
    if(data[0]==0x01 && data[1]==0xab && data[2]==0xfc && data[3]==0x03)
    {
        status = true;
        vco_test_xtal_fcap = (data[5] << 8) | data[4];
        set_xatl_facp_hack_flag = data[6];
    }

    return status;
}

void btdrv_vco_test_set_xtal_fcap_process(uint8_t op)
{
    if(op == 0x02)// set_xtal_fcap
    {
        btdrv_rf_init_xtal_fcap(vco_test_xtal_fcap);
    }
    else if (op == 0x04)// save_xtal_fcap
    {
        nvrec_dev_set_xtal_fcap(vco_test_xtal_fcap);
    }
    vco_test_xtal_fcap = 0xffff;
    set_xatl_facp_hack_flag = 0;
}

unsigned short btdrv_pmu_reboot_hci_process_flag(void)
{
    return pmu_reboot_hci_flag;
}

bool btdrv_pmu_reboot_hci_intsys_callback(const unsigned char *data)
{
    bool status = false;
    if(data[0]==0x01 && data[1]==0xac && data[2]==0xfc && data[3]==0x01)
    {
        status = true;
        pmu_reboot_hci_flag = data[4];
    }

    return status;
}

void btdrv_pmu_reboot_hci_process(uint8_t op)
{
    if(op == 0x01)
    {
        pmu_reboot();
    }
    pmu_reboot_hci_flag = 0;
}
#endif

void btdrv_vco_test_start(uint8_t chnl)
{
    if (!btdrv_vco_test_running)
    {
        btdrv_vco_test_running = true;
        btdrv_read_rf_reg(0xD1, &vco_test_reg_val_d1);
        btdrv_read_rf_reg(0x24, &vco_test_reg_val_24);

        btdrv_reg_op_vco_test_start(chnl);

        BTRF_REG_SET_FIELD(0xD1, 0x1, 9, 0);   //Transmit signal without modulation
        BTRF_REG_SET_FIELD(0x24, 0xF, 4, 9);     //tx gain dr idx5
    }
}

void btdrv_vco_test_stop(void)
{
    if (btdrv_vco_test_running)
    {
        btdrv_vco_test_running = false;
        btdrv_reg_op_vco_test_stop();

        if(0 != vco_test_reg_val_d1)
        {
            btdrv_write_rf_reg(0xD1, vco_test_reg_val_d1);
        }
        if(0 != vco_test_reg_val_24)
        {
            btdrv_write_rf_reg(0x24, vco_test_reg_val_24);
        }
    }
}

void btdrv_stop_bt(void)
{
    /*unregister BT crash dump*/
    hal_trace_crash_dump_register(HAL_TRACE_CRASH_DUMP_MODULE_BT, NULL);

    btdrv_poweron(BT_POWEROFF);
}

void btdrv_write_memory(uint8_t wr_type,uint32_t address,const uint8_t *value,uint8_t length)
{
    uint8_t buff[256];
    if(length ==0 || length >128)
        return;
    buff[0] = 0x01;
    buff[1] = 0x02;
    buff[2] = 0xfc;
    buff[3] = length + 6;
    buff[4] = address & 0xff;
    buff[5] = (address &0xff00)>>8;
    buff[6] = (address &0xff0000)>>16;
    buff[7] = address>>24;
    buff[8] = wr_type;
    buff[9] = length;
    memcpy(&buff[10],value,length);
    btdrv_SendData(buff,length+10);
    btdrv_delay(2);


}

void btdrv_send_cmd(uint16_t opcode,uint8_t cmdlen,const uint8_t *param)
{
    uint8_t buff[256];
    buff[0] = 0x01;
    buff[1] = opcode & 0xff;
    buff[2] = (opcode &0xff00)>>8;
    buff[3] = cmdlen;
    if(cmdlen>0)
        memcpy(&buff[4],param,cmdlen);
    btdrv_SendData(buff,cmdlen+4);
}

//[26:0] 0x07ffffff
//[27:0] 0x0fffffff

uint32_t btdrv_syn_get_curr_ticks(void)
{
    uint32_t value;

    value = btdrv_reg_op_syn_get_curr_ticks();
    return value;
}

uint32_t btdrv_syn_get_cis_curr_time(void)
{
    uint32_t value;

    value = btdrv_reg_op_syn_get_cis_curr_time();
    return value;
}

#ifdef __SW_TRIG__

uint16_t Tbit_M_ori_flag = 200;
#define RF_DELAY  18

#define ROUNDDOWN(x)   ((int)(x))
#define ROUNDUP(x)     ((int)(x) + ((x-(int)(x)) > 0 ? 1 : 0))
#define ROUND(x)       ((int)((x) + ((x) > 0 ? 0.5 : -0.5)))

uint16_t btdrv_Tbit_M_h_get(uint32_t Tclk_M, int16_t Tbit_M_h_ori)
{
    uint16_t Tbit_M_h;
    Tbit_M_h = Tbit_M_h_ori;
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,Tbit_M_h);
    return Tbit_M_h;
}


uint16_t btdrv_Tbit_M_get(uint32_t Tclk_M, uint16_t Tbit_M_h)
{
    uint16_t Tbit_M;
    if(Tbit_M_h % 2)///if Tbit_M_h is odd
    {
        Tbit_M = (uint16_t)ROUNDUP(Tbit_M_h/2) + 1;
    }
    else
    {
        Tbit_M = (uint16_t)ROUNDUP(Tbit_M_h/2);
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,Tbit_M);
    return Tbit_M;
}


extern "C" int32_t bt_syn_get_clkoffset(uint16_t conhdl)
{
    int32_t offset;

    if(conhdl>=0x80)
        offset = bt_drv_reg_op_get_clkoffset(conhdl-0x80);
    else
        offset = 0;

    return offset;
}

int32_t btdrv_slotoff_get(uint16_t conhdl,int32_t clkoff)
{
    int32_t slotoff;

    if(clkoff < 0)
    {
        slotoff = -(int32_t)ROUNDDOWN((-clkoff)/2);
    }
    else
    {
        if(clkoff % 2)
        {
            slotoff = (int32_t)ROUNDUP(clkoff/2) + 1;
        }
        else
        {
            slotoff = (int32_t)ROUNDUP(clkoff/2);
        }
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,slotoff);
    return slotoff;
}

int16_t btdrv_bitoff_get(uint16_t rxbit_1us,int32_t clkoff)
{
    int16_t bitoff;

    bitoff = rxbit_1us - 68 - RF_DELAY;
    DRIVERS_TRACE(1,"[%s] bitoff=%d\n",__func__,bitoff);
    if((bitoff < 0) && (clkoff % 2))
    {
        bitoff += 624;
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,bitoff);
    return bitoff;
}


uint8_t btdrv_clk_adj_M_get(uint16_t Tbit_M,int16_t bitoff)
{
    uint8_t clk_adj_M;

    if(bitoff >= Tbit_M)
    {
        clk_adj_M = 1;
    }
    else
    {
        clk_adj_M = 0;
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,clk_adj_M);
    return clk_adj_M;
}

uint8_t btdrv_clk_adj_S_get(uint8_t clk_adj_M,uint16_t Tbit_M,int16_t bitoff)
{
    uint8_t clk_adj_S;

    if(clk_adj_M > 0)
    {
        int16_t temp = (bitoff - Tbit_M)*2;
        if(temp > 624)
        {
            clk_adj_S = 1;
        }
        else
        {
            clk_adj_S = 0;
        }
    }
    else
    {
        clk_adj_S = 0;
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,clk_adj_S);
    return clk_adj_S;
}

uint32_t btdrv_Tclk_S_get(uint32_t Tclk_M, uint8_t clk_adj_M,
                                uint8_t clk_adj_S, int32_t slotoff)
{
    uint32_t Tclk_S;
    Tclk_S = Tclk_M - slotoff*2 + clk_adj_M + clk_adj_S;
    Tclk_S &= 0x0fffffff;
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,Tclk_S);
    return Tclk_S;
}


uint16_t btdrv_Tclk_S_h_get(uint8_t clk_adj_M,uint8_t clk_adj_S,
                                    uint16_t Tbit_M,int16_t bitoff)
{
    uint16_t Tclk_S_h;
    if(clk_adj_M == 0)
    {
        Tclk_S_h = (Tbit_M - bitoff)*2;
    }
    else
    {
        if(clk_adj_S == 1)
        {
            Tclk_S_h = (1248-(bitoff-Tbit_M)*2);
        }
        else
        {
            Tclk_S_h = (624-(bitoff-Tbit_M)*2);
        }
    }
    DRIVERS_TRACE(1,"[%s]:%d\n",__func__,Tclk_S_h);
    return Tclk_S_h;
}

void btdrv_sw_trig_tg_finecnt_set(uint16_t tg_bitcnt, uint8_t trig_route)
{
    btdrv_reg_op_sw_trig_tg_finecnt_set(tg_bitcnt,trig_route);
}

uint16_t btdrv_sw_trig_tg_finecnt_get(uint8_t trig_route)
{
    uint16_t finecnt = 0;
    finecnt = btdrv_reg_op_sw_trig_tg_finecnt_get(trig_route);
    return finecnt;
}

void btdrv_sw_trig_tg_clkncnt_set(uint32_t num, uint8_t trig_route)
{
    btdrv_reg_op_sw_trig_tg_clkncnt_set(num,trig_route);
}

void btdrv_sw_trig_slave_calculate_and_set(uint16_t conhdl, uint32_t Tclk_M, uint16_t Tbit_M_h_ori, uint8_t trig_route)
{
    uint16_t Tbit_M_h;
    uint16_t Tbit_M;
    uint16_t rxbit_1us;
    int16_t bitoff;
    int32_t clkoff;
    int32_t slotoff;
    uint8_t clk_adj_M;
    uint8_t clk_adj_S;
    uint32_t Tclk_S;
    uint32_t Tclk_S_h;

    Tbit_M_h = Tbit_M_ori_flag;
    Tbit_M = btdrv_Tbit_M_get(Tclk_M,Tbit_M_h);
    rxbit_1us = bt_drv_reg_op_rxbit_1us_get(conhdl);
    clkoff = bt_syn_get_clkoffset(conhdl);
    slotoff = btdrv_slotoff_get(conhdl,clkoff);
    bitoff = btdrv_bitoff_get(rxbit_1us,clkoff);
    clk_adj_M = btdrv_clk_adj_M_get(Tbit_M,bitoff);
    clk_adj_S = btdrv_clk_adj_S_get(clk_adj_M,Tbit_M,bitoff);
    Tclk_S = btdrv_Tclk_S_get(Tclk_M,clk_adj_M,clk_adj_S,slotoff);
    Tclk_S_h = btdrv_Tclk_S_h_get(clk_adj_M,clk_adj_S,Tbit_M,bitoff);

    btdrv_sw_trig_tg_clkncnt_set(Tclk_S,trig_route);
    btdrv_sw_trig_tg_finecnt_set(Tclk_S_h,trig_route);
    btdrv_sw_trig_en_set(trig_route);
    btdrv_reg_op_sw_trig_route_extra_set(trig_route);
}

void btdrv_sw_trig_master_set(uint32_t Tclk_M, uint16_t Tbit_M_h_ori, uint8_t trig_route)
{
    uint16_t Tbit_M_h;

    btdrv_sw_trig_tg_clkncnt_set(Tclk_M,trig_route);
    Tbit_M_h = btdrv_Tbit_M_h_get(Tclk_M,Tbit_M_h_ori);
    btdrv_sw_trig_tg_finecnt_set(Tbit_M_h,trig_route);
    btdrv_sw_trig_en_set(trig_route);
    btdrv_reg_op_sw_trig_route_extra_set(trig_route);
}

#endif


void bt_syn_cancel_tg_ticks(uint8_t trig_route)
{
#ifdef __SW_TRIG__
    btdrv_sw_trig_disable_set(trig_route);
#endif
}

static void btdrv_syn_set_tg_ticks(uint32_t num, uint8_t mode, uint16_t conhdl, uint8_t trig_route)
{
    if (mode == BT_TRIG_MASTER_ROLE)
    {
#ifdef __SW_TRIG__
        DRIVERS_TRACE(1,"[%s] __SW_TRIG__ conhdl=0x%x num=%d trig_route=%d\n",__func__,conhdl,num,trig_route);
        btdrv_sw_trig_master_set(num, Tbit_M_ori_flag, trig_route);
#else
        btdrv_reg_op_syn_set_tg_ticks_master_role();
#endif
    }
    else
    {
#ifdef __SW_TRIG__
        //uint16_t conhdl = btdrv_sync_sw_trig_get_conhdl();
        DRIVERS_TRACE(1,"[%s] __SW_TRIG__ conhdl=0x%x num=%d trig_route=%d\n",__func__,conhdl,num,trig_route);
        btdrv_sw_trig_slave_calculate_and_set(conhdl, num, Tbit_M_ori_flag,trig_route);
#else
        btdrv_reg_op_syn_set_tg_ticks_slave_role(num);
#endif
    }
}

// Can be used by master or slave
// Ref: Master bt clk
uint32_t bt_syn_get_curr_ticks(uint16_t conhdl)
{
    int32_t curr,offset;

    curr = btdrv_syn_get_curr_ticks();

    if (btdrv_is_link_index_valid(btdrv_conhdl_to_linkid(conhdl)))
        offset = bt_drv_reg_op_get_clkoffset(btdrv_conhdl_to_linkid(conhdl));
    else
        offset = 0;
//    DRIVERS_TRACE(4,"[%s] curr(%d) + offset(%d) = %d", __func__, curr , offset,curr + offset);
    return (curr + offset) & 0x0fffffff;
}

void bt_syn_trig_checker(uint16_t conhdl)
{
}

// Can be used by master or slave
// Ref: Master bt clk
void bt_syn_set_tg_ticks(uint32_t val,uint16_t conhdl, uint8_t mode, uint8_t trig_route, bool no_link_trig)
{
    int32_t offset;
    uint8_t link_id = btdrv_conhdl_to_linkid(conhdl);
    if(no_link_trig == false)
    {
        if(HCI_LINK_INDEX_INVALID == link_id)
        {
            DRIVERS_TRACE(3,"%s,ERR INVALID CONHDL 0x%x!! ca=%p",__func__,conhdl, __builtin_return_address(0));
            return;
        }
    }
    if (btdrv_is_link_index_valid(link_id))
    {
        offset = bt_drv_reg_op_get_clkoffset(link_id);
    }
    else
    {
        offset = 0;
    }

#if !defined(__SW_TRIG__)
    btdrv_reg_op_syn_set_tg_ticks_linkid(link_id);
#endif

    if ((mode == BT_TRIG_MASTER_ROLE) && (offset !=0))
    {
        DRIVERS_TRACE(0,"ERROR OFFSET !!");
    }

#if !defined(__SW_TRIG__)
    val = val>>1;
    val = val<<1;
    val += 1;
#endif

    bt_syn_cancel_tg_ticks(trig_route);
    DRIVERS_TRACE(4,"bt_syn_set_tg_ticks val:%d num:%d mode:%d conhdl:%02x", val, val - offset, mode, conhdl);
    btdrv_syn_set_tg_ticks(val, mode, conhdl, trig_route);
    bt_syn_trig_checker(conhdl);
}

void bt_syn_ble_set_tg_ticks(uint32_t val,uint8_t trig_route)
{
#ifdef __SW_TRIG__
    uint32_t clkncnt = 0;
    uint16_t finecnt = 0;

    btdrv_syn_clr_trigger(trig_route);
    btdrv_reg_op_bts_to_bt_time(val, &clkncnt, &finecnt);

    btdrv_sw_trig_tg_clkncnt_set(clkncnt,trig_route);
    btdrv_sw_trig_tg_finecnt_set(finecnt,trig_route);
    btdrv_sw_trig_en_set(trig_route);
    btdrv_reg_op_sw_trig_route_extra_set(trig_route);
#endif
}

// Used for bt clk calculate to bts
// Hus must read from hw reg, should not use btc sw saved hus
uint32_t bt_syn_ble_bt_time_to_bts(uint32_t hs, uint16_t hus)
{
    return btdrv_reg_op_bt_time_to_bts(hs, HALF_SLOT_INV(hus));
}


void btdrv_enable_playback_triggler(uint8_t triggle_mode)
{
    btdrv_reg_op_enable_playback_triggler(triggle_mode);
}


void btdrv_play_trig_mode_set(uint8_t mode)
{
    btdrv_reg_op_play_trig_mode_set(mode);
}


void btdrv_disable_playback_triggler(void)
{
    btdrv_reg_op_disable_playback_triggler();
}

//pealse use btdrv_is_link_index_valid() check link index whether valid
uint8_t btdrv_conhdl_to_linkid(uint16_t connect_hdl)
{
    //invalid hci handle,such as link disconnected
    if(connect_hdl < HCI_HANDLE_MIN || connect_hdl > HCI_HANDLE_MAX)
    {
        DRIVERS_TRACE(2, "ERROR Connect Handle=0x%x ca=%p", connect_hdl, __builtin_return_address(0));
        return HCI_LINK_INDEX_INVALID;
    }
    else
    {
        return (connect_hdl - HCI_HANDLE_MIN);
    }
}

void btdrv_pcm_enable(void)
{
    btdrv_reg_op_pcm_enable();
}

void btdrv_pcm_disable(void)
{
    btdrv_reg_op_pcm_disable();
}

// Trace tport
static const struct HAL_IOMUX_PIN_FUNCTION_MAP pinmux_tport[] =
{
    {HAL_IOMUX_PIN_P0_0, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},
};

int btdrv_host_gpio_tport_open(void)
{
    uint32_t i;

    for (i=0; i<sizeof(pinmux_tport)/sizeof(struct HAL_IOMUX_PIN_FUNCTION_MAP); i++)
    {
        hal_iomux_init((struct HAL_IOMUX_PIN_FUNCTION_MAP *)&pinmux_tport[i], 1);
        hal_gpio_pin_set_dir((enum HAL_GPIO_PIN_T)pinmux_tport[i].pin, HAL_GPIO_DIR_OUT, 0);
    }
    return 0;
}

int btdrv_gpio_port_set(int port)
{
    hal_gpio_pin_set((enum HAL_GPIO_PIN_T)pinmux_tport[port].pin);
    return 0;
}

int btdrv_gpio_tport_clr(int port)
{
    hal_gpio_pin_clr((enum HAL_GPIO_PIN_T)pinmux_tport[port].pin);
    return 0;
}

#if defined(TX_RX_PCM_MASK)
uint8_t  btdrv_is_pcm_mask_enable(void)
{
    return 1;
}
#endif

#ifdef PCM_FAST_MODE
void btdrv_open_pcm_fast_mode_enable(void)
{
    btdrv_reg_op_open_pcm_fast_mode_enable();
}
void btdrv_open_pcm_fast_mode_disable(void)
{
    btdrv_reg_op_open_pcm_fast_mode_disable();
}
#endif

#if defined(CVSD_BYPASS)
void btdrv_cvsd_bypass_enable(void)
{
    btdrv_reg_op_cvsd_bypass_enable();
}
#endif

void btdrv_enable_rf_sw(int rx_on, int tx_on)
{
    hal_iomux_set_bt_rf_sw(rx_on, tx_on);
}
