

================================================================
== Vitis HLS Report for 'workload'
================================================================
* Date:           Tue May 18 19:44:49 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_3_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  52078689|  52078689| 0.174 sec | 0.174 sec |  52078690|  52078690|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------+---------+---------+---------+----------+----------+------+------+---------+
        |                     |         |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |       Instance      |  Module |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------+---------+---------+---------+----------+----------+------+------+---------+
        |grp_hotspot_fu_1591  |hotspot  |     2170|     2170| 7.233 us | 7.233 us |  2170|  2170|   none  |
        +---------------------+---------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +-------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                         |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_104_1       |  52078688|  52078688|   1627459|          -|          -|     32|    no    |
        | + VITIS_LOOP_105_2      |    813728|    813728|    101716|          -|          -|      8|    no    |
        |  ++ VITIS_LOOP_105_2.1  |     33793|     33793|         3|          1|          1|  33792|    yes   |
        |  ++ VITIS_LOOP_105_2.2  |     32769|     32769|         3|          1|          1|  32768|    yes   |
        |  ++ VITIS_LOOP_105_2.3  |     32769|     32769|         3|          1|          1|  32768|    yes   |
        | + VITIS_LOOP_114_3      |    813728|    813728|    101716|          -|          -|      8|    no    |
        |  ++ VITIS_LOOP_114_3.1  |     33793|     33793|         3|          1|          1|  33792|    yes   |
        |  ++ VITIS_LOOP_114_3.2  |     32769|     32769|         3|          1|          1|  32768|    yes   |
        |  ++ VITIS_LOOP_114_3.3  |     32769|     32769|         3|          1|          1|  32768|    yes   |
        +-------------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1764|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|   512|   181046|    54959|    -|
|Memory               |      240|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     4685|    -|
|Register             |        -|     -|     6283|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      330|   512|   187329|    61408|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       22|    22|       23|       15|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|     7|        7|        5|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+-----+--------+-------+-----+
    |       Instance      |      Module     | BRAM_18K| DSP |   FF   |  LUT  | URAM|
    +---------------------+-----------------+---------+-----+--------+-------+-----+
    |control_s_axi_U      |control_s_axi    |        0|    0|     246|    424|    0|
    |gmem1_m_axi_U        |gmem1_m_axi      |       30|    0|    1415|   1585|    0|
    |gmem2_m_axi_U        |gmem2_m_axi      |       30|    0|    1415|   1585|    0|
    |gmem_m_axi_U         |gmem_m_axi       |       30|    0|    1415|   1585|    0|
    |grp_hotspot_fu_1591  |hotspot          |        0|  512|  176555|  49650|    0|
    |mux_1664_32_1_1_U73  |mux_1664_32_1_1  |        0|    0|       0|     65|    0|
    |mux_1664_32_1_1_U74  |mux_1664_32_1_1  |        0|    0|       0|     65|    0|
    +---------------------+-----------------+---------+-----+--------+-------+-----+
    |Total                |                 |       90|  512|  181046|  54959|    0|
    +---------------------+-----------------+---------+-----+--------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |result_inner_0_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_1_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_2_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_3_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_4_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_5_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_6_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_7_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_8_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_9_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_10_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_11_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_12_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_13_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_14_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |result_inner_15_U  |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_0_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_1_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_2_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_3_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_4_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_5_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_6_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_7_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_8_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_9_U    |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_10_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_11_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_12_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_13_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_14_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |power_inner_15_U   |result_inner_0  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |temp_inner_0_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_1_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_2_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_3_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_4_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_5_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_6_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_7_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_8_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_9_U     |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_10_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_11_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_12_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_13_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_14_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    |temp_inner_15_U    |temp_inner_0    |        7|  0|   0|    0|  2112|   32|     1|        67584|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                |      240|  0|   0|    0| 99328| 1536|    48|      3178496|
    +-------------------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln105_fu_1662_p2                |     +    |   0|  0|   12|           4|           1|
    |add_ln106_1_fu_1694_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln106_2_fu_1812_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln106_3_fu_1926_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln106_fu_1684_p2                |     +    |   0|  0|   28|          13|          21|
    |add_ln114_fu_2085_p2                |     +    |   0|  0|   12|           4|           1|
    |add_ln115_1_fu_2117_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln115_2_fu_2235_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln115_3_fu_2349_p2              |     +    |   0|  0|   71|          64|          64|
    |add_ln115_fu_2107_p2                |     +    |   0|  0|   28|          13|          21|
    |empty_31_fu_1728_p2                 |     +    |   0|  0|   23|          16|           1|
    |empty_39_fu_1842_p2                 |     +    |   0|  0|   23|          16|           1|
    |empty_47_fu_1956_p2                 |     +    |   0|  0|   23|          16|           1|
    |empty_56_fu_2151_p2                 |     +    |   0|  0|   23|          16|           1|
    |empty_64_fu_2265_p2                 |     +    |   0|  0|   23|          16|           1|
    |empty_72_fu_2379_p2                 |     +    |   0|  0|   23|          16|           1|
    |i_1_fu_1650_p2                      |     +    |   0|  0|   15|           6|           1|
    |ap_block_pp0_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp2_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp3_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp4_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_pp5_stage0_11001           |    and   |   0|  0|    2|           1|           1|
    |ap_block_state149_pp1_stage0_iter1  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state155_io                |    and   |   0|  0|    2|           1|           1|
    |ap_block_state296_pp3_stage0_iter1  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state370_pp4_stage0_iter1  |    and   |   0|  0|    2|           1|           1|
    |ap_block_state376_io                |    and   |   0|  0|    2|           1|           1|
    |ap_block_state75_pp0_stage0_iter1   |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op1067_read_state296   |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op1211_read_state370   |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op619_read_state75     |    and   |   0|  0|    2|           1|           1|
    |ap_predicate_op763_read_state149    |    and   |   0|  0|    2|           1|           1|
    |empty_33_fu_1738_p2                 |   icmp   |   0|  0|    9|           4|           1|
    |empty_41_fu_1852_p2                 |   icmp   |   0|  0|    9|           4|           1|
    |empty_49_fu_2037_p2                 |   icmp   |   0|  0|    9|           4|           2|
    |empty_58_fu_2161_p2                 |   icmp   |   0|  0|    9|           4|           1|
    |empty_66_fu_2275_p2                 |   icmp   |   0|  0|    9|           4|           1|
    |empty_74_fu_2460_p2                 |   icmp   |   0|  0|    9|           4|           2|
    |exitcond1_fu_1722_p2                |   icmp   |   0|  0|   13|          16|          16|
    |exitcond232_fu_1836_p2              |   icmp   |   0|  0|   20|          16|          17|
    |exitcond243_fu_1950_p2              |   icmp   |   0|  0|   20|          16|          17|
    |exitcond285_fu_2145_p2              |   icmp   |   0|  0|   13|          16|          16|
    |exitcond296_fu_2259_p2              |   icmp   |   0|  0|   20|          16|          17|
    |exitcond307_fu_2373_p2              |   icmp   |   0|  0|   20|          16|          17|
    |icmp_ln104_fu_1644_p2               |   icmp   |   0|  0|   11|           6|           7|
    |icmp_ln105_fu_1656_p2               |   icmp   |   0|  0|   11|           4|           5|
    |icmp_ln114_fu_2079_p2               |   icmp   |   0|  0|   11|           4|           5|
    |ap_block_state1                     |    or    |   0|  0|    2|           1|           1|
    |empty_51_fu_2072_p3                 |  select  |   0|  0|  428|           1|           1|
    |empty_76_fu_2495_p3                 |  select  |   0|  0|  428|           1|           1|
    |ap_enable_pp0                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp1                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp2                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp3                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp4                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_pp5                       |    xor   |   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |   0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1             |    xor   |   0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1             |    xor   |   0|  0|    2|           2|           1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 1764|         689|         596|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+------+-----------+-----+-----------+
    |                Name                |  LUT | Input Size| Bits| Total Bits|
    +------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                           |  1877|        433|    1|        433|
    |ap_done                             |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2             |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1             |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |     9|          2|    1|          2|
    |ap_phi_mux_empty_34_phi_fu_1432_p4  |    15|          3|  512|       1536|
    |ap_phi_mux_empty_42_phi_fu_1464_p4  |    15|          3|  512|       1536|
    |ap_phi_mux_empty_59_phi_fu_1530_p4  |    15|          3|  512|       1536|
    |ap_phi_mux_empty_67_phi_fu_1562_p4  |    15|          3|  512|       1536|
    |gmem1_blk_n_AR                      |     9|          2|    1|          2|
    |gmem1_blk_n_AW                      |     9|          2|    1|          2|
    |gmem1_blk_n_B                       |     9|          2|    1|          2|
    |gmem1_blk_n_R                       |     9|          2|    1|          2|
    |gmem1_blk_n_W                       |     9|          2|    1|          2|
    |gmem2_ARADDR                        |    15|          3|   64|        192|
    |gmem2_blk_n_AR                      |     9|          2|    1|          2|
    |gmem2_blk_n_R                       |     9|          2|    1|          2|
    |gmem_blk_n_AR                       |     9|          2|    1|          2|
    |gmem_blk_n_AW                       |     9|          2|    1|          2|
    |gmem_blk_n_B                        |     9|          2|    1|          2|
    |gmem_blk_n_R                        |     9|          2|    1|          2|
    |gmem_blk_n_W                        |     9|          2|    1|          2|
    |grp_hotspot_fu_1591_which_boundary  |    15|          3|    3|          9|
    |i_reg_1384                          |     9|          2|    6|         12|
    |k_1_reg_1493                        |     9|          2|    4|          8|
    |k_reg_1395                          |     9|          2|    4|          8|
    |loop_index11_reg_1504               |     9|          2|   16|         32|
    |loop_index14_reg_1470               |     9|          2|   16|         32|
    |loop_index17_reg_1438               |     9|          2|   16|         32|
    |loop_index20_reg_1406               |     9|          2|   16|         32|
    |loop_index8_reg_1536                |     9|          2|   16|         32|
    |loop_index_reg_1568                 |     9|          2|   16|         32|
    |power_inner_0_address0              |    21|          4|   11|         44|
    |power_inner_0_ce0                   |    15|          3|    1|          3|
    |power_inner_0_d0                    |    15|          3|   32|         96|
    |power_inner_10_address0             |    21|          4|   11|         44|
    |power_inner_10_ce0                  |    15|          3|    1|          3|
    |power_inner_10_d0                   |    15|          3|   32|         96|
    |power_inner_11_address0             |    21|          4|   11|         44|
    |power_inner_11_ce0                  |    15|          3|    1|          3|
    |power_inner_11_d0                   |    15|          3|   32|         96|
    |power_inner_12_address0             |    21|          4|   11|         44|
    |power_inner_12_ce0                  |    15|          3|    1|          3|
    |power_inner_12_d0                   |    15|          3|   32|         96|
    |power_inner_13_address0             |    21|          4|   11|         44|
    |power_inner_13_ce0                  |    15|          3|    1|          3|
    |power_inner_13_d0                   |    15|          3|   32|         96|
    |power_inner_14_address0             |    21|          4|   11|         44|
    |power_inner_14_ce0                  |    15|          3|    1|          3|
    |power_inner_14_d0                   |    15|          3|   32|         96|
    |power_inner_15_address0             |    21|          4|   11|         44|
    |power_inner_15_ce0                  |    15|          3|    1|          3|
    |power_inner_15_d0                   |    15|          3|   32|         96|
    |power_inner_1_address0              |    21|          4|   11|         44|
    |power_inner_1_ce0                   |    15|          3|    1|          3|
    |power_inner_1_d0                    |    15|          3|   32|         96|
    |power_inner_2_address0              |    21|          4|   11|         44|
    |power_inner_2_ce0                   |    15|          3|    1|          3|
    |power_inner_2_d0                    |    15|          3|   32|         96|
    |power_inner_3_address0              |    21|          4|   11|         44|
    |power_inner_3_ce0                   |    15|          3|    1|          3|
    |power_inner_3_d0                    |    15|          3|   32|         96|
    |power_inner_4_address0              |    21|          4|   11|         44|
    |power_inner_4_ce0                   |    15|          3|    1|          3|
    |power_inner_4_d0                    |    15|          3|   32|         96|
    |power_inner_5_address0              |    21|          4|   11|         44|
    |power_inner_5_ce0                   |    15|          3|    1|          3|
    |power_inner_5_d0                    |    15|          3|   32|         96|
    |power_inner_6_address0              |    21|          4|   11|         44|
    |power_inner_6_ce0                   |    15|          3|    1|          3|
    |power_inner_6_d0                    |    15|          3|   32|         96|
    |power_inner_7_address0              |    21|          4|   11|         44|
    |power_inner_7_ce0                   |    15|          3|    1|          3|
    |power_inner_7_d0                    |    15|          3|   32|         96|
    |power_inner_8_address0              |    21|          4|   11|         44|
    |power_inner_8_ce0                   |    15|          3|    1|          3|
    |power_inner_8_d0                    |    15|          3|   32|         96|
    |power_inner_9_address0              |    21|          4|   11|         44|
    |power_inner_9_ce0                   |    15|          3|    1|          3|
    |power_inner_9_d0                    |    15|          3|   32|         96|
    |result_inner_0_address0             |    21|          4|   11|         44|
    |result_inner_0_ce0                  |    15|          3|    1|          3|
    |result_inner_0_we0                  |     9|          2|    1|          2|
    |result_inner_10_address0            |    21|          4|   11|         44|
    |result_inner_10_ce0                 |    15|          3|    1|          3|
    |result_inner_10_we0                 |     9|          2|    1|          2|
    |result_inner_11_address0            |    21|          4|   11|         44|
    |result_inner_11_ce0                 |    15|          3|    1|          3|
    |result_inner_11_we0                 |     9|          2|    1|          2|
    |result_inner_12_address0            |    21|          4|   11|         44|
    |result_inner_12_ce0                 |    15|          3|    1|          3|
    |result_inner_12_we0                 |     9|          2|    1|          2|
    |result_inner_13_address0            |    21|          4|   11|         44|
    |result_inner_13_ce0                 |    15|          3|    1|          3|
    |result_inner_13_we0                 |     9|          2|    1|          2|
    |result_inner_14_address0            |    21|          4|   11|         44|
    |result_inner_14_ce0                 |    15|          3|    1|          3|
    |result_inner_14_we0                 |     9|          2|    1|          2|
    |result_inner_15_address0            |    21|          4|   11|         44|
    |result_inner_15_ce0                 |    15|          3|    1|          3|
    |result_inner_15_we0                 |     9|          2|    1|          2|
    |result_inner_1_address0             |    21|          4|   11|         44|
    |result_inner_1_ce0                  |    15|          3|    1|          3|
    |result_inner_1_we0                  |     9|          2|    1|          2|
    |result_inner_2_address0             |    21|          4|   11|         44|
    |result_inner_2_ce0                  |    15|          3|    1|          3|
    |result_inner_2_we0                  |     9|          2|    1|          2|
    |result_inner_3_address0             |    21|          4|   11|         44|
    |result_inner_3_ce0                  |    15|          3|    1|          3|
    |result_inner_3_we0                  |     9|          2|    1|          2|
    |result_inner_4_address0             |    21|          4|   11|         44|
    |result_inner_4_ce0                  |    15|          3|    1|          3|
    |result_inner_4_we0                  |     9|          2|    1|          2|
    |result_inner_5_address0             |    21|          4|   11|         44|
    |result_inner_5_ce0                  |    15|          3|    1|          3|
    |result_inner_5_we0                  |     9|          2|    1|          2|
    |result_inner_6_address0             |    21|          4|   11|         44|
    |result_inner_6_ce0                  |    15|          3|    1|          3|
    |result_inner_6_we0                  |     9|          2|    1|          2|
    |result_inner_7_address0             |    21|          4|   11|         44|
    |result_inner_7_ce0                  |    15|          3|    1|          3|
    |result_inner_7_we0                  |     9|          2|    1|          2|
    |result_inner_8_address0             |    21|          4|   11|         44|
    |result_inner_8_ce0                  |    15|          3|    1|          3|
    |result_inner_8_we0                  |     9|          2|    1|          2|
    |result_inner_9_address0             |    21|          4|   11|         44|
    |result_inner_9_ce0                  |    15|          3|    1|          3|
    |result_inner_9_we0                  |     9|          2|    1|          2|
    |shiftreg43_reg_1547                 |     9|          2|  480|        960|
    |shiftreg45_reg_1515                 |     9|          2|  480|        960|
    |shiftreg47_reg_1481                 |     9|          2|  480|        960|
    |shiftreg49_reg_1449                 |     9|          2|  480|        960|
    |shiftreg51_reg_1417                 |     9|          2|  480|        960|
    |shiftreg_reg_1579                   |     9|          2|  480|        960|
    |temp_inner_0_address0               |    21|          4|   12|         48|
    |temp_inner_0_ce0                    |    15|          3|    1|          3|
    |temp_inner_0_d0                     |    15|          3|   32|         96|
    |temp_inner_10_address0              |    21|          4|   12|         48|
    |temp_inner_10_ce0                   |    15|          3|    1|          3|
    |temp_inner_10_d0                    |    15|          3|   32|         96|
    |temp_inner_11_address0              |    21|          4|   12|         48|
    |temp_inner_11_ce0                   |    15|          3|    1|          3|
    |temp_inner_11_d0                    |    15|          3|   32|         96|
    |temp_inner_12_address0              |    21|          4|   12|         48|
    |temp_inner_12_ce0                   |    15|          3|    1|          3|
    |temp_inner_12_d0                    |    15|          3|   32|         96|
    |temp_inner_13_address0              |    21|          4|   12|         48|
    |temp_inner_13_ce0                   |    15|          3|    1|          3|
    |temp_inner_13_d0                    |    15|          3|   32|         96|
    |temp_inner_14_address0              |    21|          4|   12|         48|
    |temp_inner_14_ce0                   |    15|          3|    1|          3|
    |temp_inner_14_d0                    |    15|          3|   32|         96|
    |temp_inner_15_address0              |    21|          4|   12|         48|
    |temp_inner_15_ce0                   |    15|          3|    1|          3|
    |temp_inner_15_d0                    |    15|          3|   32|         96|
    |temp_inner_1_address0               |    21|          4|   12|         48|
    |temp_inner_1_ce0                    |    15|          3|    1|          3|
    |temp_inner_1_d0                     |    15|          3|   32|         96|
    |temp_inner_2_address0               |    21|          4|   12|         48|
    |temp_inner_2_ce0                    |    15|          3|    1|          3|
    |temp_inner_2_d0                     |    15|          3|   32|         96|
    |temp_inner_3_address0               |    21|          4|   12|         48|
    |temp_inner_3_ce0                    |    15|          3|    1|          3|
    |temp_inner_3_d0                     |    15|          3|   32|         96|
    |temp_inner_4_address0               |    21|          4|   12|         48|
    |temp_inner_4_ce0                    |    15|          3|    1|          3|
    |temp_inner_4_d0                     |    15|          3|   32|         96|
    |temp_inner_5_address0               |    21|          4|   12|         48|
    |temp_inner_5_ce0                    |    15|          3|    1|          3|
    |temp_inner_5_d0                     |    15|          3|   32|         96|
    |temp_inner_6_address0               |    21|          4|   12|         48|
    |temp_inner_6_ce0                    |    15|          3|    1|          3|
    |temp_inner_6_d0                     |    15|          3|   32|         96|
    |temp_inner_7_address0               |    21|          4|   12|         48|
    |temp_inner_7_ce0                    |    15|          3|    1|          3|
    |temp_inner_7_d0                     |    15|          3|   32|         96|
    |temp_inner_8_address0               |    21|          4|   12|         48|
    |temp_inner_8_ce0                    |    15|          3|    1|          3|
    |temp_inner_8_d0                     |    15|          3|   32|         96|
    |temp_inner_9_address0               |    21|          4|   12|         48|
    |temp_inner_9_ce0                    |    15|          3|    1|          3|
    |temp_inner_9_d0                     |    15|          3|   32|         96|
    +------------------------------------+------+-----------+-----+-----------+
    |Total                               |  4685|        996| 6763|      18233|
    +------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln105_reg_2531                  |    4|   0|    4|          0|
    |add_ln114_reg_2762                  |    4|   0|    4|          0|
    |ap_CS_fsm                           |  432|   0|  432|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2             |    1|   0|    1|          0|
    |ap_rst_n_inv                        |    1|   0|    1|          0|
    |ap_rst_reg_1                        |    1|   0|    1|          0|
    |ap_rst_reg_2                        |    1|   0|    1|          0|
    |empty_32_reg_2572                   |    4|   0|    4|          0|
    |empty_32_reg_2572_pp0_iter1_reg     |    4|   0|    4|          0|
    |empty_33_reg_2576                   |    1|   0|    1|          0|
    |empty_33_reg_2576_pp0_iter1_reg     |    1|   0|    1|          0|
    |empty_40_reg_2615                   |    4|   0|    4|          0|
    |empty_40_reg_2615_pp1_iter1_reg     |    4|   0|    4|          0|
    |empty_41_reg_2619                   |    1|   0|    1|          0|
    |empty_41_reg_2619_pp1_iter1_reg     |    1|   0|    1|          0|
    |empty_48_reg_2658                   |    4|   0|    4|          0|
    |empty_49_reg_2749                   |    1|   0|    1|          0|
    |empty_57_reg_2803                   |    4|   0|    4|          0|
    |empty_57_reg_2803_pp3_iter1_reg     |    4|   0|    4|          0|
    |empty_58_reg_2807                   |    1|   0|    1|          0|
    |empty_58_reg_2807_pp3_iter1_reg     |    1|   0|    1|          0|
    |empty_65_reg_2846                   |    4|   0|    4|          0|
    |empty_65_reg_2846_pp4_iter1_reg     |    4|   0|    4|          0|
    |empty_66_reg_2850                   |    1|   0|    1|          0|
    |empty_66_reg_2850_pp4_iter1_reg     |    1|   0|    1|          0|
    |empty_73_reg_2889                   |    4|   0|    4|          0|
    |empty_74_reg_2980                   |    1|   0|    1|          0|
    |exitcond1_reg_2563                  |    1|   0|    1|          0|
    |exitcond1_reg_2563_pp0_iter1_reg    |    1|   0|    1|          0|
    |exitcond232_reg_2606                |    1|   0|    1|          0|
    |exitcond232_reg_2606_pp1_iter1_reg  |    1|   0|    1|          0|
    |exitcond243_reg_2649                |    1|   0|    1|          0|
    |exitcond243_reg_2649_pp2_iter1_reg  |    1|   0|    1|          0|
    |exitcond285_reg_2794                |    1|   0|    1|          0|
    |exitcond285_reg_2794_pp3_iter1_reg  |    1|   0|    1|          0|
    |exitcond296_reg_2837                |    1|   0|    1|          0|
    |exitcond296_reg_2837_pp4_iter1_reg  |    1|   0|    1|          0|
    |exitcond307_reg_2880                |    1|   0|    1|          0|
    |exitcond307_reg_2880_pp5_iter1_reg  |    1|   0|    1|          0|
    |gmem1_addr_read_reg_2585            |  512|   0|  512|          0|
    |gmem2_addr_1_read_reg_2859          |  512|   0|  512|          0|
    |gmem2_addr_read_reg_2628            |  512|   0|  512|          0|
    |gmem_addr_read_reg_2816             |  512|   0|  512|          0|
    |grp_hotspot_fu_1591_ap_start_reg    |    1|   0|    1|          0|
    |i_1_reg_2523                        |    6|   0|    6|          0|
    |i_reg_1384                          |    6|   0|    6|          0|
    |k_1_reg_1493                        |    4|   0|    4|          0|
    |k_reg_1395                          |    4|   0|    4|          0|
    |loop_index11_reg_1504               |   16|   0|   16|          0|
    |loop_index14_reg_1470               |   16|   0|   16|          0|
    |loop_index17_reg_1438               |   16|   0|   16|          0|
    |loop_index20_reg_1406               |   16|   0|   16|          0|
    |loop_index8_reg_1536                |   16|   0|   16|          0|
    |loop_index_reg_1568                 |   16|   0|   16|          0|
    |newIndex1_reg_2580                  |   12|   0|   12|          0|
    |newIndex1_reg_2580_pp0_iter1_reg    |   12|   0|   12|          0|
    |newIndex2_reg_2811                  |   12|   0|   12|          0|
    |newIndex2_reg_2811_pp3_iter1_reg    |   12|   0|   12|          0|
    |newIndex3_reg_2623                  |   11|   0|   11|          0|
    |newIndex3_reg_2623_pp1_iter1_reg    |   11|   0|   11|          0|
    |newIndex5_reg_2854                  |   11|   0|   11|          0|
    |newIndex5_reg_2854_pp4_iter1_reg    |   11|   0|   11|          0|
    |power_read_reg_2502                 |   64|   0|   64|          0|
    |result_read_reg_2514                |   64|   0|   64|          0|
    |shiftreg43_reg_1547                 |  480|   0|  480|          0|
    |shiftreg45_reg_1515                 |  480|   0|  480|          0|
    |shiftreg47_reg_1481                 |  480|   0|  480|          0|
    |shiftreg49_reg_1449                 |  480|   0|  480|          0|
    |shiftreg51_reg_1417                 |  480|   0|  480|          0|
    |shiftreg_reg_1579                   |  480|   0|  480|          0|
    |shl_ln1_reg_2772                    |    3|   0|   20|         17|
    |shl_ln_reg_2541                     |    3|   0|   20|         17|
    |temp_read_reg_2508                  |   64|   0|   64|          0|
    |tmp_2_reg_2975                      |   32|   0|   32|          0|
    |tmp_reg_2744                        |   32|   0|   32|          0|
    |trunc_ln106_reg_2536                |    3|   0|    3|          0|
    |trunc_ln115_reg_2767                |    3|   0|    3|          0|
    |trunc_ln1_reg_2777                  |   58|   0|   58|          0|
    |trunc_ln2_reg_2595                  |   58|   0|   58|          0|
    |trunc_ln3_reg_2826                  |   58|   0|   58|          0|
    |trunc_ln5_reg_2638                  |   58|   0|   58|          0|
    |trunc_ln7_reg_2869                  |   58|   0|   58|          0|
    |trunc_ln_reg_2546                   |   58|   0|   58|          0|
    |zext_ln106_reg_2557                 |    3|   0|   64|         61|
    |zext_ln115_reg_2788                 |    3|   0|   64|         61|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 6283|   0| 6439|        156|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    6|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |   workload   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |   workload   | return value |
|interrupt              | out |    1| ap_ctrl_chain |   workload   | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |  512|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |  512|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|     m_axi     |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |  512|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |  512|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |    1|     m_axi     |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|     m_axi     |     gmem2    |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

