begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2013 Ganbold Tsagaankhuu<ganbold@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/* Simple clock driver for Allwinner A10 */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/openfirm.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|"a10_clk.h"
end_include

begin_struct
struct|struct
name|a10_ccm_softc
block|{
name|struct
name|resource
modifier|*
name|res
decl_stmt|;
name|bus_space_tag_t
name|bst
decl_stmt|;
name|bus_space_handle_t
name|bsh
decl_stmt|;
name|int
name|pll6_enabled
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|a10_ccm_softc
modifier|*
name|a10_ccm_sc
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|ccm_read_4
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|)
define|\
value|bus_space_read_4((sc)->bst, (sc)->bsh, (reg))
end_define

begin_define
define|#
directive|define
name|ccm_write_4
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|,
name|val
parameter_list|)
define|\
value|bus_space_write_4((sc)->bst, (sc)->bsh, (reg), (val))
end_define

begin_function
specifier|static
name|int
name|a10_ccm_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"allwinner,sun4i-ccm"
argument_list|)
condition|)
block|{
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Allwinner Clock Control Module"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_ccm_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|int
name|rid
init|=
literal|0
decl_stmt|;
if|if
condition|(
name|a10_ccm_sc
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|sc
operator|->
name|res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|sc
operator|->
name|res
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not allocate resource\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|res
argument_list|)
expr_stmt|;
name|a10_ccm_sc
operator|=
name|sc
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|a10_ccm_methods
index|[]
init|=
block|{
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|a10_ccm_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|a10_ccm_attach
argument_list|)
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|a10_ccm_driver
init|=
block|{
literal|"a10_ccm"
block|,
name|a10_ccm_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|a10_ccm_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|a10_ccm_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|EARLY_DRIVER_MODULE
argument_list|(
name|a10_ccm
argument_list|,
name|simplebus
argument_list|,
name|a10_ccm_driver
argument_list|,
name|a10_ccm_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|BUS_PASS_TIMER
operator|+
name|BUS_PASS_ORDER_MIDDLE
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
name|int
name|a10_clk_usb_activate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
init|=
name|a10_ccm_sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Gating AHB clock for USB */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_USB0
expr_stmt|;
comment|/* AHB clock gate usb0 */
name|reg_value
operator||=
name|CCM_AHB_GATING_EHCI0
expr_stmt|;
comment|/* AHB clock gate ehci0 */
name|reg_value
operator||=
name|CCM_AHB_GATING_EHCI1
expr_stmt|;
comment|/* AHB clock gate ehci1 */
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
comment|/* Enable clock for USB */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_USB_CLK
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_USB_PHY
expr_stmt|;
comment|/* USBPHY */
name|reg_value
operator||=
name|CCM_USB0_RESET
expr_stmt|;
comment|/* disable reset for USB0 */
name|reg_value
operator||=
name|CCM_USB1_RESET
expr_stmt|;
comment|/* disable reset for USB1 */
name|reg_value
operator||=
name|CCM_USB2_RESET
expr_stmt|;
comment|/* disable reset for USB2 */
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_USB_CLK
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_usb_deactivate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
init|=
name|a10_ccm_sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Disable clock for USB */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_USB_CLK
argument_list|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_USB_PHY
expr_stmt|;
comment|/* USBPHY */
name|reg_value
operator|&=
operator|~
name|CCM_USB0_RESET
expr_stmt|;
comment|/* reset for USB0 */
name|reg_value
operator|&=
operator|~
name|CCM_USB1_RESET
expr_stmt|;
comment|/* reset for USB1 */
name|reg_value
operator|&=
operator|~
name|CCM_USB2_RESET
expr_stmt|;
comment|/* reset for USB2 */
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_USB_CLK
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
comment|/* Disable gating AHB clock for USB */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_AHB_GATING_USB0
expr_stmt|;
comment|/* disable AHB clock gate usb0 */
name|reg_value
operator|&=
operator|~
name|CCM_AHB_GATING_EHCI0
expr_stmt|;
comment|/* disable AHB clock gate ehci0 */
name|reg_value
operator|&=
operator|~
name|CCM_AHB_GATING_EHCI1
expr_stmt|;
comment|/* disable AHB clock gate ehci1 */
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_emac_activate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
init|=
name|a10_ccm_sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Gating AHB clock for EMAC */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_EMAC
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_gmac_activate
parameter_list|(
name|phandle_t
name|node
parameter_list|)
block|{
name|char
modifier|*
name|phy_type
decl_stmt|;
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Gating AHB clock for GMAC */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING1
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_GMAC
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING1
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
comment|/* Set GMAC mode. */
name|reg_value
operator|=
name|CCM_GMAC_CLK_MII
expr_stmt|;
if|if
condition|(
name|OF_getprop_alloc
argument_list|(
name|node
argument_list|,
literal|"phy-mode"
argument_list|,
literal|1
argument_list|,
operator|(
name|void
operator|*
operator|*
operator|)
operator|&
name|phy_type
argument_list|)
operator|>
literal|0
condition|)
block|{
if|if
condition|(
name|strcasecmp
argument_list|(
name|phy_type
argument_list|,
literal|"rgmii"
argument_list|)
operator|==
literal|0
condition|)
name|reg_value
operator|=
name|CCM_GMAC_CLK_RGMII
operator||
name|CCM_GMAC_MODE_RGMII
expr_stmt|;
elseif|else
if|if
condition|(
name|strcasecmp
argument_list|(
name|phy_type
argument_list|,
literal|"rgmii-bpi"
argument_list|)
operator|==
literal|0
condition|)
block|{
name|reg_value
operator|=
name|CCM_GMAC_CLK_RGMII
operator||
name|CCM_GMAC_MODE_RGMII
expr_stmt|;
name|reg_value
operator||=
operator|(
literal|3
operator|<<
name|CCM_GMAC_CLK_DELAY_SHIFT
operator|)
expr_stmt|;
block|}
name|free
argument_list|(
name|phy_type
argument_list|,
name|M_OFWPROP
argument_list|)
expr_stmt|;
block|}
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_GMAC_CLK
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a10_clk_pll6_enable
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
comment|/* 	 * SATA needs PLL6 to be a 100MHz clock. 	 * The SATA output frequency is 24MHz * n * k / m / 6. 	 * To get to 100MHz, k& m must be equal and n must be 25. 	 * For other uses the output frequency is 24MHz * n * k / 2. 	 */
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|pll6_enabled
condition|)
return|return;
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_PLL6_CFG
argument_list|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_PLL_CFG_BYPASS
expr_stmt|;
name|reg_value
operator|&=
operator|~
operator|(
name|CCM_PLL_CFG_FACTOR_K
operator||
name|CCM_PLL_CFG_FACTOR_M
operator||
name|CCM_PLL_CFG_FACTOR_N
operator|)
expr_stmt|;
name|reg_value
operator||=
operator|(
literal|25
operator|<<
name|CCM_PLL_CFG_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_PLL6_CFG_SATA_CLKEN
expr_stmt|;
name|reg_value
operator||=
name|CCM_PLL_CFG_ENABLE
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_PLL6_CFG
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
name|sc
operator|->
name|pll6_enabled
operator|=
literal|1
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|int
name|a10_clk_pll6_get_rate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|k
decl_stmt|,
name|n
decl_stmt|,
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_PLL6_CFG
argument_list|)
expr_stmt|;
name|n
operator|=
operator|(
operator|(
name|reg_value
operator|&
name|CCM_PLL_CFG_FACTOR_N
operator|)
operator|>>
name|CCM_PLL_CFG_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|k
operator|=
operator|(
operator|(
name|reg_value
operator|&
name|CCM_PLL_CFG_FACTOR_K
operator|)
operator|>>
name|CCM_PLL_CFG_FACTOR_K_SHIFT
operator|)
operator|+
literal|1
expr_stmt|;
return|return
operator|(
operator|(
name|CCM_CLK_REF_FREQ
operator|*
name|n
operator|*
name|k
operator|)
operator|/
literal|2
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10_clk_pll2_set_rate
parameter_list|(
name|unsigned
name|int
name|freq
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|unsigned
name|int
name|prediv
decl_stmt|,
name|postdiv
decl_stmt|,
name|n
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_PLL2_CFG
argument_list|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
operator|(
name|CCM_PLL2_CFG_PREDIV
operator||
name|CCM_PLL2_CFG_POSTDIV
operator||
name|CCM_PLL_CFG_FACTOR_N
operator|)
expr_stmt|;
comment|/* 	 * Audio Codec needs PLL2 to be either 24576000 Hz or 22579200 Hz 	 * 	 * PLL2 output frequency is 24MHz * n / prediv / postdiv. 	 * To get as close as possible to the desired rate, we use a 	 * pre-divider of 21 and a post-divider of 4. With these values, 	 * a multiplier of 86 or 79 gets us close to the target rates. 	 */
name|prediv
operator|=
literal|21
expr_stmt|;
name|postdiv
operator|=
literal|4
expr_stmt|;
switch|switch
condition|(
name|freq
condition|)
block|{
case|case
literal|24576000
case|:
name|n
operator|=
literal|86
expr_stmt|;
name|reg_value
operator||=
name|CCM_PLL_CFG_ENABLE
expr_stmt|;
break|break;
case|case
literal|22579200
case|:
name|n
operator|=
literal|79
expr_stmt|;
name|reg_value
operator||=
name|CCM_PLL_CFG_ENABLE
expr_stmt|;
break|break;
case|case
literal|0
case|:
name|n
operator|=
literal|1
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_PLL_CFG_ENABLE
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|reg_value
operator||=
operator|(
name|prediv
operator|<<
name|CCM_PLL2_CFG_PREDIV_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator||=
operator|(
name|postdiv
operator|<<
name|CCM_PLL2_CFG_POSTDIV_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator||=
operator|(
name|n
operator|<<
name|CCM_PLL_CFG_FACTOR_N_SHIFT
operator|)
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_PLL2_CFG
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_ahci_activate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|a10_clk_pll6_enable
argument_list|()
expr_stmt|;
comment|/* Gating AHB clock for SATA */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_SATA
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_SATA_CLK
argument_list|,
name|CCM_PLL_CFG_ENABLE
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_mmc_activate
parameter_list|(
name|int
name|devid
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|a10_clk_pll6_enable
argument_list|()
expr_stmt|;
comment|/* Gating AHB clock for SD/MMC */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_SDMMC0
operator|<<
name|devid
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_mmc_cfg
parameter_list|(
name|int
name|devid
parameter_list|,
name|int
name|freq
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|clksrc
decl_stmt|,
name|m
decl_stmt|,
name|n
decl_stmt|,
name|ophase
decl_stmt|,
name|phase
decl_stmt|,
name|reg_value
decl_stmt|;
name|unsigned
name|int
name|pll_freq
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|freq
operator|/=
literal|1000
expr_stmt|;
if|if
condition|(
name|freq
operator|<=
literal|400
condition|)
block|{
name|pll_freq
operator|=
name|CCM_CLK_REF_FREQ
operator|/
literal|1000
expr_stmt|;
name|clksrc
operator|=
name|CCM_SD_CLK_SRC_SEL_OSC24M
expr_stmt|;
name|ophase
operator|=
literal|0
expr_stmt|;
name|phase
operator|=
literal|0
expr_stmt|;
name|n
operator|=
literal|2
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|freq
operator|<=
literal|25000
condition|)
block|{
name|pll_freq
operator|=
name|a10_clk_pll6_get_rate
argument_list|()
operator|/
literal|1000
expr_stmt|;
name|clksrc
operator|=
name|CCM_SD_CLK_SRC_SEL_PLL6
expr_stmt|;
name|ophase
operator|=
literal|0
expr_stmt|;
name|phase
operator|=
literal|5
expr_stmt|;
name|n
operator|=
literal|2
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|freq
operator|<=
literal|50000
condition|)
block|{
name|pll_freq
operator|=
name|a10_clk_pll6_get_rate
argument_list|()
operator|/
literal|1000
expr_stmt|;
name|clksrc
operator|=
name|CCM_SD_CLK_SRC_SEL_PLL6
expr_stmt|;
name|ophase
operator|=
literal|3
expr_stmt|;
name|phase
operator|=
literal|5
expr_stmt|;
name|n
operator|=
literal|0
expr_stmt|;
block|}
else|else
return|return
operator|(
name|EINVAL
operator|)
return|;
name|m
operator|=
operator|(
operator|(
name|pll_freq
operator|/
operator|(
literal|1
operator|<<
name|n
operator|)
operator|)
operator|/
operator|(
name|freq
operator|)
operator|)
operator|-
literal|1
expr_stmt|;
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_MMC0_SCLK_CFG
operator|+
operator|(
name|devid
operator|*
literal|4
operator|)
argument_list|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_SD_CLK_SRC_SEL
expr_stmt|;
name|reg_value
operator||=
operator|(
name|clksrc
operator|<<
name|CCM_SD_CLK_SRC_SEL_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_SD_CLK_PHASE_CTR
expr_stmt|;
name|reg_value
operator||=
operator|(
name|phase
operator|<<
name|CCM_SD_CLK_PHASE_CTR_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_SD_CLK_DIV_RATIO_N
expr_stmt|;
name|reg_value
operator||=
operator|(
name|n
operator|<<
name|CCM_SD_CLK_DIV_RATIO_N_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_SD_CLK_OPHASE_CTR
expr_stmt|;
name|reg_value
operator||=
operator|(
name|ophase
operator|<<
name|CCM_SD_CLK_OPHASE_CTR_SHIFT
operator|)
expr_stmt|;
name|reg_value
operator|&=
operator|~
name|CCM_SD_CLK_DIV_RATIO_M
expr_stmt|;
name|reg_value
operator||=
name|m
expr_stmt|;
name|reg_value
operator||=
name|CCM_PLL_CFG_ENABLE
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_MMC0_SCLK_CFG
operator|+
operator|(
name|devid
operator|*
literal|4
operator|)
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_i2c_activate
parameter_list|(
name|int
name|devid
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|a10_clk_pll6_enable
argument_list|()
expr_stmt|;
comment|/* Gating APB clock for I2C/TWI */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_APB1_GATING
argument_list|)
expr_stmt|;
if|if
condition|(
name|devid
operator|==
literal|4
condition|)
name|reg_value
operator||=
name|CCM_APB1_GATING_TWI
operator|<<
literal|15
expr_stmt|;
else|else
name|reg_value
operator||=
name|CCM_APB1_GATING_TWI
operator|<<
name|devid
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_APB1_GATING
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_dmac_activate
parameter_list|(
name|void
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
comment|/* Gating AHB clock for DMA controller */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AHB_GATING_DMA
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AHB_GATING0
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|a10_clk_codec_activate
parameter_list|(
name|unsigned
name|int
name|freq
parameter_list|)
block|{
name|struct
name|a10_ccm_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg_value
decl_stmt|;
name|sc
operator|=
name|a10_ccm_sc
expr_stmt|;
if|if
condition|(
name|sc
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|a10_clk_pll2_set_rate
argument_list|(
name|freq
argument_list|)
expr_stmt|;
comment|/* Gating APB clock for ADDA */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_APB0_GATING
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_APB0_GATING_ADDA
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_APB0_GATING
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
comment|/* Enable audio codec clock */
name|reg_value
operator|=
name|ccm_read_4
argument_list|(
name|sc
argument_list|,
name|CCM_AUDIO_CODEC_CLK
argument_list|)
expr_stmt|;
name|reg_value
operator||=
name|CCM_AUDIO_CODEC_ENABLE
expr_stmt|;
name|ccm_write_4
argument_list|(
name|sc
argument_list|,
name|CCM_AUDIO_CODEC_CLK
argument_list|,
name|reg_value
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

