
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 6.95

==========================================================================
global route report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.05 fmax = 328.32

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency state_r[1]$_DFFE_PN0P_/CLK ^
  -0.64 target latency awaddr[17]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.12 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.41    0.76    0.55    1.66 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.76    0.00    1.66 ^ awaddr[22]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.66   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01    0.42 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.09    0.09    0.21    0.63 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_5_0_clk (net)
                  0.09    0.00    0.63 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                          0.35    0.98   library removal time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: read_addr[19] (input port clocked by core_clock)
Endpoint: araddr[19]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ read_addr[19] (in)
                                         read_addr[19] (net)
                  0.00    0.00    0.20 ^ input46/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.09    0.56    0.76 ^ input46/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net46 (net)
                  0.09    0.00    0.76 ^ _219_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    0.92 ^ _219_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _010_ (net)
                  0.06    0.00    0.92 ^ araddr[19]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.92   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01    0.42 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    11    0.09    0.09    0.21    0.63 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00    0.63 ^ araddr[19]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.63   clock reconvergence pessimism
                         -0.02    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.12 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.41    0.76    0.55    1.66 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.76    0.01    1.67 ^ place285/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    60    0.76    1.36    0.90    2.57 ^ place285/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net285 (net)
                  1.36    0.02    2.58 ^ place286/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    50    0.63    1.15    0.76    3.35 ^ place286/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net286 (net)
                  1.15    0.01    3.35 ^ awaddr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01   10.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.09    0.21   10.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00   10.63 ^ awaddr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.32   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01    0.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.09    0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.19    0.42    0.63    1.26 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[2] (net)
                  0.42    0.00    1.26 v _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.05    0.25    0.24    1.50 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _153_ (net)
                  0.25    0.00    1.50 ^ _248_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    21    0.38    0.69    0.56    2.06 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _154_ (net)
                  0.69    0.00    2.06 ^ place284/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.84    1.52    0.99    3.06 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net284 (net)
                  1.52    0.01    3.06 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.30    0.15    3.21 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _182_ (net)
                  0.30    0.00    3.21 v _352_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.14    0.13    3.34 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _101_ (net)
                  0.14    0.00    3.34 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.08    0.09    0.21   10.63 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.14   10.49   library setup time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold287/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold287/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net287 (net)
                  0.12    0.00    1.12 ^ input69/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    34    0.41    0.76    0.55    1.66 ^ input69/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net69 (net)
                  0.76    0.01    1.67 ^ place285/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    60    0.76    1.36    0.90    2.57 ^ place285/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net285 (net)
                  1.36    0.02    2.58 ^ place286/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    50    0.63    1.15    0.76    3.35 ^ place286/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net286 (net)
                  1.15    0.01    3.35 ^ awaddr[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.35   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01   10.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.09    0.21   10.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00   10.63 ^ awaddr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.32   10.31   library recovery time
                                 10.31   data required time
-----------------------------------------------------------------------------
                                 10.31   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01    0.42 ^ clkbuf_4_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     8    0.08    0.09    0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    12    0.19    0.42    0.63    1.26 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[2] (net)
                  0.42    0.00    1.26 v _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     3    0.05    0.25    0.24    1.50 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _153_ (net)
                  0.25    0.00    1.50 ^ _248_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
    21    0.38    0.69    0.56    2.06 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _154_ (net)
                  0.69    0.00    2.06 ^ place284/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    49    0.84    1.52    0.99    3.06 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net284 (net)
                  1.52    0.01    3.06 ^ _344_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.30    0.15    3.21 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _182_ (net)
                  0.30    0.00    3.21 v _352_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.14    0.13    3.34 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _101_ (net)
                  0.14    0.00    3.34 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.34   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    16    0.62    0.57    0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.57    0.01   10.42 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.08    0.09    0.21   10.63 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.63   clock reconvergence pessimism
                         -0.14   10.49   library setup time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -3.34   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.2775698900222778

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4563

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2759361267089844

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9376

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ state_r[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.63    1.26 v state_r[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.24    1.50 ^ _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
   0.56    2.06 ^ _248_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   1.00    3.06 ^ place284/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.16    3.21 v _344_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.13    3.34 ^ _352_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    3.34 ^ state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.34   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.41   10.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21   10.63 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00   10.63 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.63   clock reconvergence pessimism
  -0.14   10.49   library setup time
          10.49   data required time
---------------------------------------------------------
          10.49   data required time
          -3.34   data arrival time
---------------------------------------------------------
           7.15   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    1.02 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.10    1.12 ^ _393_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    1.19 v _396_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.19 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.41    0.41 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.21    0.63 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.00    0.63 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.63   clock reconvergence pessimism
   0.05    0.68   library hold time
           0.68   data required time
---------------------------------------------------------
           0.68   data required time
          -1.19   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6287

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.6324

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.3548

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
6.9541

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
207.288065

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.24e-02   3.94e-03   8.54e-08   3.63e-02  35.3%
Combinational          3.85e-02   7.75e-03   1.09e-07   4.63e-02  45.0%
Clock                  1.41e-02   6.12e-03   2.23e-08   2.02e-02  19.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.50e-02   1.78e-02   2.16e-07   1.03e-01 100.0%
                          82.7%      17.3%       0.0%
