-- PAQUETES

library ieee;
use ieee.std_logic_1164.all;

-- ENTIDAD

entity decoder_fpga is
	port ( I1, I2, I3: in std_logic;
			S1, S2, S3, S4, S5, S6, S7, S8: out std_logic);
end decoder_fpga;

-- ARQUITECTURA

architecture func_decoder of decoder_fpga is
begin
		S1 <= (not I1) and (not I2) and (not I3);
		S2 <= (not I1) and (not I2) and (I3);
		S3 <= (not I1) and (I2) and (not I3);
		S4 <= (not I1) and (I2) and (I3);
		S5 <= (I1) and (not I2) and (not I3);
		S6 <= (I1) and (not I2) and (I3);
		S7 <= (I1) and (I2) and (not I3);
		S8 <= (I1) and (I2) and (I3);
end func_decoder;