<stg><name>nnlayer_Pipeline_VITIS_LOOP_96_2</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %inNeurons = alloca i32 1

]]></Node>
<StgValue><ssdm name="inNeurons"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:6 %mul_i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %mul_i

]]></Node>
<StgValue><ssdm name="mul_i_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %numOfInNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfInNeurons

]]></Node>
<StgValue><ssdm name="numOfInNeurons_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %output_V_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_V_load

]]></Node>
<StgValue><ssdm name="output_V_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i16 %output_V_load_read, i16 %lhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %inNeurons

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %inNeurons_1 = load i16 %inNeurons

]]></Node>
<StgValue><ssdm name="inNeurons_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %icmp_ln96 = icmp_eq  i16 %inNeurons_1, i16 %numOfInNeurons_read

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %inNeurons_2 = add i16 %inNeurons_1, i16 1

]]></Node>
<StgValue><ssdm name="inNeurons_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %._crit_edge884.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %trunc_ln96 = trunc i16 %inNeurons_1

]]></Node>
<StgValue><ssdm name="trunc_ln96"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %add_ln98 = add i14 %mul_i_read, i14 %trunc_ln96

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %zext_ln98_1 = zext i14 %add_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %zext_ln98 = zext i16 %inNeurons_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V = load i14 %weights_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %input_r_load = load i7 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %store_ln96 = store i16 %inNeurons_2, i16 %inNeurons

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V = load i14 %weights_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %sext_ln1245 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %input_r_load = load i7 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %sext_ln1245_1 = sext i16 %input_r_load

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %lhs_load_1 = load i16 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs_load_1, i8 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %ret_V = add i24 %lhs_1, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge884.loopexit.exitStub:0 %lhs_load = load i16 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge884.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
._crit_edge884.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %ret_V = add i24 %lhs_1, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %store_ln717 = store i16 %trunc_ln1, i16 %lhs

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:18 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="output_V_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_V_load"/></StgValue>
</port>
<port id="68" name="numOfInNeurons" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="numOfInNeurons"/></StgValue>
</port>
<port id="69" name="mul_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_i"/></StgValue>
</port>
<port id="70" name="weights" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="input_r" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="lhs_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="lhs_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="74" from="StgValue_73" to="inNeurons" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_73" to="lhs" fromId="73" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="weights" to="specmemcore_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="86" from="input_r" to="specmemcore_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_83" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="weights" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="94" from="empty_3" to="specinterface_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="98" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="112" from="input_r" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="113" from="empty_3" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i14" to="mul_i_read" fromId="128" toId="14">
</dataflow>
<dataflow id="130" from="mul_i" to="mul_i_read" fromId="69" toId="14">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i16" to="numOfInNeurons_read" fromId="131" toId="15">
</dataflow>
<dataflow id="133" from="numOfInNeurons" to="numOfInNeurons_read" fromId="68" toId="15">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i16" to="output_V_load_read" fromId="131" toId="16">
</dataflow>
<dataflow id="135" from="output_V_load" to="output_V_load_read" fromId="67" toId="16">
</dataflow>
<dataflow id="136" from="output_V_load_read" to="store_ln0" fromId="16" toId="17">
</dataflow>
<dataflow id="137" from="lhs" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="18">
</dataflow>
<dataflow id="140" from="inNeurons" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="141" from="inNeurons" to="inNeurons_1" fromId="8" toId="20">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="142" toId="21">
</dataflow>
<dataflow id="145" from="StgValue_144" to="specpipeline_ln0" fromId="144" toId="21">
</dataflow>
<dataflow id="146" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="21">
</dataflow>
<dataflow id="150" from="p_str" to="specpipeline_ln0" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="inNeurons_1" to="icmp_ln96" fromId="20" toId="22">
</dataflow>
<dataflow id="152" from="numOfInNeurons_read" to="icmp_ln96" fromId="15" toId="22">
</dataflow>
<dataflow id="153" from="inNeurons_1" to="inNeurons_2" fromId="20" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_154" to="inNeurons_2" fromId="154" toId="23">
</dataflow>
<dataflow id="156" from="icmp_ln96" to="br_ln96" fromId="22" toId="24">
</dataflow>
<dataflow id="157" from="inNeurons_1" to="trunc_ln96" fromId="20" toId="25">
</dataflow>
<dataflow id="158" from="mul_i_read" to="add_ln98" fromId="14" toId="26">
</dataflow>
<dataflow id="159" from="trunc_ln96" to="add_ln98" fromId="25" toId="26">
</dataflow>
<dataflow id="160" from="add_ln98" to="zext_ln98_1" fromId="26" toId="27">
</dataflow>
<dataflow id="161" from="inNeurons_1" to="zext_ln98" fromId="20" toId="28">
</dataflow>
<dataflow id="162" from="weights" to="weights_addr" fromId="70" toId="29">
</dataflow>
<dataflow id="164" from="StgValue_163" to="weights_addr" fromId="163" toId="29">
</dataflow>
<dataflow id="165" from="zext_ln98_1" to="weights_addr" fromId="27" toId="29">
</dataflow>
<dataflow id="166" from="weights_addr" to="r_V" fromId="29" toId="30">
</dataflow>
<dataflow id="167" from="input_r" to="input_r_addr" fromId="71" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_163" to="input_r_addr" fromId="163" toId="31">
</dataflow>
<dataflow id="169" from="zext_ln98" to="input_r_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="170" from="input_r_addr" to="input_r_load" fromId="31" toId="32">
</dataflow>
<dataflow id="171" from="inNeurons_2" to="store_ln96" fromId="23" toId="33">
</dataflow>
<dataflow id="172" from="inNeurons" to="store_ln96" fromId="8" toId="33">
</dataflow>
<dataflow id="173" from="weights_addr" to="r_V" fromId="29" toId="34">
</dataflow>
<dataflow id="174" from="r_V" to="sext_ln1245" fromId="34" toId="35">
</dataflow>
<dataflow id="175" from="input_r_addr" to="input_r_load" fromId="31" toId="36">
</dataflow>
<dataflow id="176" from="input_r_load" to="sext_ln1245_1" fromId="36" toId="37">
</dataflow>
<dataflow id="177" from="sext_ln1245_1" to="mul_ln1245" fromId="37" toId="38">
</dataflow>
<dataflow id="178" from="sext_ln1245" to="mul_ln1245" fromId="35" toId="38">
</dataflow>
<dataflow id="179" from="sext_ln1245_1" to="mul_ln1245" fromId="37" toId="39">
</dataflow>
<dataflow id="180" from="sext_ln1245" to="mul_ln1245" fromId="35" toId="39">
</dataflow>
<dataflow id="181" from="lhs" to="lhs_load_1" fromId="9" toId="40">
</dataflow>
<dataflow id="182" from="sext_ln1245_1" to="mul_ln1245" fromId="37" toId="41">
</dataflow>
<dataflow id="183" from="sext_ln1245" to="mul_ln1245" fromId="35" toId="41">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitConcatenate.i24.i16.i8" to="lhs_1" fromId="184" toId="42">
</dataflow>
<dataflow id="186" from="lhs_load_1" to="lhs_1" fromId="40" toId="42">
</dataflow>
<dataflow id="188" from="StgValue_187" to="lhs_1" fromId="187" toId="42">
</dataflow>
<dataflow id="189" from="lhs_1" to="ret_V" fromId="42" toId="43">
</dataflow>
<dataflow id="190" from="mul_ln1245" to="ret_V" fromId="41" toId="43">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecLoopName" to="specloopname_ln96" fromId="191" toId="44">
</dataflow>
<dataflow id="194" from="empty_18" to="specloopname_ln96" fromId="193" toId="44">
</dataflow>
<dataflow id="195" from="lhs_1" to="ret_V" fromId="42" toId="45">
</dataflow>
<dataflow id="196" from="mul_ln1245" to="ret_V" fromId="41" toId="45">
</dataflow>
<dataflow id="198" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="trunc_ln1" fromId="197" toId="46">
</dataflow>
<dataflow id="199" from="ret_V" to="trunc_ln1" fromId="45" toId="46">
</dataflow>
<dataflow id="201" from="StgValue_200" to="trunc_ln1" fromId="200" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_202" to="trunc_ln1" fromId="202" toId="46">
</dataflow>
<dataflow id="204" from="trunc_ln1" to="store_ln717" fromId="46" toId="47">
</dataflow>
<dataflow id="205" from="lhs" to="store_ln717" fromId="9" toId="47">
</dataflow>
<dataflow id="206" from="lhs" to="lhs_load" fromId="9" toId="49">
</dataflow>
<dataflow id="208" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="207" toId="50">
</dataflow>
<dataflow id="209" from="lhs_out" to="write_ln0" fromId="72" toId="50">
</dataflow>
<dataflow id="210" from="lhs_load" to="write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="211" from="icmp_ln96" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="212" from="icmp_ln96" to="StgValue_5" fromId="22" toId="5">
</dataflow>
</dataflows>


</stg>
