// Seed: 452302629
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    output wire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input tri0 id_15,
    output tri1 id_16
    , id_25,
    input tri0 id_17,
    input wire id_18,
    input wire id_19,
    input supply1 id_20,
    input tri id_21,
    output tri id_22,
    input supply0 id_23
);
  nmos (1 ==? 1, id_5);
  wire id_26;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6
    , id_23,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    input wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    output wor id_16,
    output wor id_17,
    input wand id_18,
    input supply1 id_19,
    output wand id_20,
    input wire id_21
);
  assign id_17 = id_9;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_19,
      id_6,
      id_11,
      id_0,
      id_13,
      id_17,
      id_19,
      id_20,
      id_3,
      id_8,
      id_7,
      id_16,
      id_10,
      id_12,
      id_10,
      id_18,
      id_4,
      id_9,
      id_7,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
