--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml shift_add_multiply.twx shift_add_multiply.ncd -o
shift_add_multiply.twr shift_add_multiply.pcf

Design file:              shift_add_multiply.ncd
Physical constraint file: shift_add_multiply.pcf
Device,package,speed:     xc3s1600e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
multiplicand<0> |    4.729(R)|   -1.161(R)|clk_BUFGP         |   0.000|
multiplicand<1> |    4.667(R)|   -1.053(R)|clk_BUFGP         |   0.000|
multiplicand<2> |    4.953(R)|   -1.321(R)|clk_BUFGP         |   0.000|
multiplicand<3> |    4.443(R)|   -0.932(R)|clk_BUFGP         |   0.000|
multiplicand<4> |    4.505(R)|   -0.940(R)|clk_BUFGP         |   0.000|
multiplicand<5> |    4.132(R)|   -0.683(R)|clk_BUFGP         |   0.000|
multiplicand<6> |    4.761(R)|   -0.877(R)|clk_BUFGP         |   0.000|
multiplicand<7> |    3.959(R)|   -0.664(R)|clk_BUFGP         |   0.000|
multiplicand<8> |    4.042(R)|   -0.650(R)|clk_BUFGP         |   0.000|
multiplicand<9> |    3.565(R)|   -0.475(R)|clk_BUFGP         |   0.000|
multiplicand<10>|    4.370(R)|   -0.927(R)|clk_BUFGP         |   0.000|
multiplicand<11>|    3.283(R)|   -0.372(R)|clk_BUFGP         |   0.000|
multiplicand<12>|    3.500(R)|   -0.380(R)|clk_BUFGP         |   0.000|
multiplicand<13>|    3.356(R)|   -0.633(R)|clk_BUFGP         |   0.000|
multiplicand<14>|    3.037(R)|   -0.263(R)|clk_BUFGP         |   0.000|
multiplicand<15>|    2.944(R)|   -0.303(R)|clk_BUFGP         |   0.000|
multiplicand<16>|    2.731(R)|   -0.089(R)|clk_BUFGP         |   0.000|
multiplicand<17>|    2.964(R)|   -0.316(R)|clk_BUFGP         |   0.000|
multiplicand<18>|    2.690(R)|    0.027(R)|clk_BUFGP         |   0.000|
multiplicand<19>|    2.697(R)|   -0.004(R)|clk_BUFGP         |   0.000|
multiplicand<20>|    2.773(R)|    0.143(R)|clk_BUFGP         |   0.000|
multiplicand<21>|    2.427(R)|   -0.251(R)|clk_BUFGP         |   0.000|
multiplicand<22>|    2.389(R)|   -0.240(R)|clk_BUFGP         |   0.000|
multiplicand<23>|    2.276(R)|    0.024(R)|clk_BUFGP         |   0.000|
multiplicand<24>|    2.322(R)|    0.101(R)|clk_BUFGP         |   0.000|
multiplicand<25>|    2.093(R)|   -0.050(R)|clk_BUFGP         |   0.000|
multiplicand<26>|    2.171(R)|    0.198(R)|clk_BUFGP         |   0.000|
multiplicand<27>|    1.775(R)|    0.245(R)|clk_BUFGP         |   0.000|
multiplicand<28>|    1.853(R)|    0.261(R)|clk_BUFGP         |   0.000|
multiplicand<29>|    2.011(R)|    0.129(R)|clk_BUFGP         |   0.000|
multiplicand<30>|    1.678(R)|    0.267(R)|clk_BUFGP         |   0.000|
multiplicand<31>|    1.587(R)|    0.107(R)|clk_BUFGP         |   0.000|
multiplier<0>   |    1.601(R)|   -0.092(R)|clk_BUFGP         |   0.000|
multiplier<1>   |    0.027(R)|    1.167(R)|clk_BUFGP         |   0.000|
multiplier<2>   |   -0.205(R)|    1.352(R)|clk_BUFGP         |   0.000|
multiplier<3>   |   -0.247(R)|    1.386(R)|clk_BUFGP         |   0.000|
multiplier<4>   |   -0.097(R)|    1.265(R)|clk_BUFGP         |   0.000|
multiplier<5>   |   -0.176(R)|    1.329(R)|clk_BUFGP         |   0.000|
multiplier<6>   |   -0.006(R)|    1.189(R)|clk_BUFGP         |   0.000|
multiplier<7>   |   -0.172(R)|    1.323(R)|clk_BUFGP         |   0.000|
multiplier<8>   |   -0.091(R)|    1.257(R)|clk_BUFGP         |   0.000|
multiplier<9>   |   -0.170(R)|    1.321(R)|clk_BUFGP         |   0.000|
multiplier<10>  |    0.824(R)|    0.530(R)|clk_BUFGP         |   0.000|
multiplier<11>  |    0.628(R)|    0.687(R)|clk_BUFGP         |   0.000|
multiplier<12>  |    0.749(R)|    0.587(R)|clk_BUFGP         |   0.000|
multiplier<13>  |    0.693(R)|    0.632(R)|clk_BUFGP         |   0.000|
multiplier<14>  |    1.420(R)|    0.052(R)|clk_BUFGP         |   0.000|
multiplier<15>  |    0.815(R)|    0.537(R)|clk_BUFGP         |   0.000|
multiplier<16>  |    0.934(R)|    0.440(R)|clk_BUFGP         |   0.000|
multiplier<17>  |    1.588(R)|   -0.083(R)|clk_BUFGP         |   0.000|
multiplier<18>  |    1.023(R)|    0.370(R)|clk_BUFGP         |   0.000|
multiplier<19>  |    0.945(R)|    0.432(R)|clk_BUFGP         |   0.000|
multiplier<20>  |    1.379(R)|    0.086(R)|clk_BUFGP         |   0.000|
multiplier<21>  |    1.592(R)|   -0.085(R)|clk_BUFGP         |   0.000|
multiplier<22>  |    1.147(R)|    0.270(R)|clk_BUFGP         |   0.000|
multiplier<23>  |    1.516(R)|   -0.025(R)|clk_BUFGP         |   0.000|
multiplier<24>  |    1.407(R)|    0.062(R)|clk_BUFGP         |   0.000|
multiplier<25>  |    2.028(R)|   -0.435(R)|clk_BUFGP         |   0.000|
multiplier<26>  |    1.662(R)|   -0.142(R)|clk_BUFGP         |   0.000|
multiplier<27>  |    1.472(R)|    0.010(R)|clk_BUFGP         |   0.000|
multiplier<28>  |    1.867(R)|   -0.306(R)|clk_BUFGP         |   0.000|
multiplier<29>  |    1.796(R)|   -0.249(R)|clk_BUFGP         |   0.000|
multiplier<30>  |    1.838(R)|   -0.283(R)|clk_BUFGP         |   0.000|
multiplier<31>  |    1.922(R)|   -0.350(R)|clk_BUFGP         |   0.000|
start           |    5.114(R)|   -1.724(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
out         |    7.135(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.350|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 10 07:00:38 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



