$date
	Tue Aug 16 00:45:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q3 $end
$var integer 32 ! b [31:0] $end
$upscope $end
$scope module q3 $end
$var reg 1 " clk $end
$var integer 32 # a [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
x"
bx !
$end
#2
1"
#5
0"
#7
b1 !
b0 #
#10
b1 #
1"
#15
0"
#20
b10 #
1"
#25
0"
#30
b11 #
1"
#35
0"
#40
b100 #
1"
#45
0"
#50
b101 #
1"
#55
0"
#60
b110 #
1"
#65
0"
#70
b111 #
1"
#75
0"
#77
