# Pulse Generator â€“ RTL Design

## ğŸ“„ Description

This project implements a **pulse generator** in Verilog.

- Generates a **one-clock-cycle pulse** when the `trigger` input transitions from 0 to 1.
- Commonly used for **edge detection**, control signals, and handshaking.

## âœ… Truth Table

| clk edge | trigger | pulse |
|----------|---------|--------|
| â†‘        | 0 â†’ 1   | 1      |
| â†‘        | 1       | 0      |
| â†‘        | 0       | 0      |

## ğŸ“‚ Files

- `pulse_generator.v`: RTL Verilog code
- `pulse_generator_tb.v`: Testbench
- `pulse_generator.vcd`: Waveform dump file

## â–¶ï¸ To Simulate

```bash
iverilog -o pulse_generator.out pulse_generator.v pulse_generator_tb.v
vvp pulse_generator.out
gtkwave pulse_generator.vcd
```
## ğŸ” Waveform Output

Hereâ€™s the output of the simulation viewed in GTKWave:

![Waveform](pulse_generator.png)
