{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685687131260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685687131260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 09:55:31 2023 " "Processing started: Fri Jun 02 09:55:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685687131260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685687131260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB7 -c LAB7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685687131260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685687131525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/writebackstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/writebackstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackStage " "Found entity 1: WriteBackStage" {  } { { "../Verilog/WriteBackStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/WriteBackStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/val2_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/val2_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Gen " "Found entity 1: Val2_Gen" {  } { { "../Verilog/Val2_Gen.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Val2_Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Found entity 1: status_reg" {  } { { "../Verilog/status_reg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/status_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Verilog/SRAM_Controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/SRAM_Controller.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Verilog/RegisterFile.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/memaccessstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/memaccessstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAccessStage " "Found entity 1: MemAccessStage" {  } { { "../Verilog/MemAccessStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/MemAccessStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/memaccessreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/memaccessreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAccessReg " "Found entity 1: MemAccessReg" {  } { { "../Verilog/MemAccessReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/MemAccessReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../Verilog/HazardDetectionUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/freqdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/freqdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "../Verilog/FreqDivider.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FreqDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../Verilog/ForwardingUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/fetchstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/fetchstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "../Verilog/FetchStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/fetchreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/fetchreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchReg " "Found entity 1: FetchReg" {  } { { "../Verilog/FetchReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/FetchReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131589 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExecuteStage.v(46) " "Verilog HDL warning at ExecuteStage.v(46): extended using \"x\" or \"z\"" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131590 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExecuteStage.v(49) " "Verilog HDL warning at ExecuteStage.v(49): extended using \"x\" or \"z\"" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/executestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/executestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "../Verilog/ExecuteStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/executereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/executereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteReg " "Found entity 1: ExecuteReg" {  } { { "../Verilog/ExecuteReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ExecuteReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/decodestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/decodestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "../Verilog/DecodeStage.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/decodereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/decodereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeReg " "Found entity 1: DecodeReg" {  } { { "../Verilog/DecodeReg.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/DecodeReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Data_Memory.v(24) " "Verilog HDL warning at Data_Memory.v(24): extended using \"x\" or \"z\"" {  } { { "../Verilog/Data_Memory.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Data_Memory.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../Verilog/Data_Memory.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Verilog/ControlUnit.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "../Verilog/Condition_Check.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(69) " "Verilog HDL warning at cache_controller.v(69): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(70) " "Verilog HDL warning at cache_controller.v(70): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cache_controller.v(72) " "Verilog HDL warning at cache_controller.v(72): extended using \"x\" or \"z\"" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1685687131597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_controller " "Found entity 1: cache_controller" {  } { { "../Verilog/cache_controller.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/cache_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Verilog/ALU.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/education/semester7/ca_lab/lab7/verilog/adder_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /education/semester7/ca_lab/lab7/verilog/adder_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_addr " "Found entity 1: adder_addr" {  } { { "../Verilog/adder_addr.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/adder_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685687131600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685687131600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F_or_nH ARM.v(319) " "Verilog HDL Implicit Net warning at ARM.v(319): created implicit net for \"F_or_nH\"" {  } { { "../Verilog/ARM.v" "" { Text "D:/Education/Semester7/CA_Lab/LAB7/Verilog/ARM.v" 319 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685687131600 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "LAB7 " "Top-level design entity \"LAB7\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1685687131628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Education/Semester7/CA_Lab/LAB7/Quartus/output_files/LAB7.map.smsg " "Generated suppressed messages file D:/Education/Semester7/CA_Lab/LAB7/Quartus/output_files/LAB7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1685687131658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685687131717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 02 09:55:31 2023 " "Processing ended: Fri Jun 02 09:55:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685687131717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685687131717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685687131717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685687131717 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685687132317 ""}
