Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  5 20:18:32 2020
| Host         : DESKTOP-3G0AHCH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_test_timing_summary_routed.rpt -pb main_test_timing_summary_routed.pb -rpx main_test_timing_summary_routed.rpx -warn_on_violation
| Design       : main_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.508      -29.805                      7                   71        0.263        0.000                      0                   71        3.500        0.000                       0                    41  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.508      -29.805                      7                   71        0.263        0.000                      0                   71        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -4.508ns,  Total Violation      -29.805ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.508ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.483ns  (logic 6.871ns (55.043%)  route 5.612ns (44.957%))
  Logic Levels:           27  (CARRY4=19 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.348    17.503    segment_display[5]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.627 r  segment_display[6]_i_2/O
                         net (fo=1, routed)           0.154    17.781    segment_display[6]_i_2_n_0
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.124    17.905 r  segment_display[6]_i_1/O
                         net (fo=1, routed)           0.000    17.905    segment_display[6]_i_1_n_0
    SLICE_X37Y49         FDSE                                         r  segment_display_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  segment_display_reg[6]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X37Y49         FDSE (Setup_fdse_C_D)        0.032    13.396    segment_display_reg[6]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -4.508    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.200ns  (logic 6.747ns (55.301%)  route 5.453ns (44.699%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.343    17.498    segment_display[5]_i_4_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.124    17.622 r  segment_display[0]_i_1/O
                         net (fo=1, routed)           0.000    17.622    segment_display[0]_i_1_n_0
    SLICE_X37Y50         FDSE                                         r  segment_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X37Y50         FDSE                                         r  segment_display_reg[0]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X37Y50         FDSE (Setup_fdse_C_D)        0.031    13.227    segment_display_reg[0]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.325ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.297ns  (logic 6.747ns (54.867%)  route 5.550ns (45.133%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.440    17.595    segment_display[5]_i_4_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.719 r  segment_display[3]_i_1/O
                         net (fo=1, routed)           0.000    17.719    segment_display[3]_i_1_n_0
    SLICE_X37Y49         FDSE                                         r  segment_display_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  segment_display_reg[3]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X37Y49         FDSE (Setup_fdse_C_D)        0.029    13.393    segment_display_reg[3]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                         -17.719    
  -------------------------------------------------------------------
                         slack                                 -4.325    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 6.747ns (55.233%)  route 5.469ns (44.767%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.358    17.513    segment_display[5]_i_4_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124    17.637 r  segment_display[4]_i_1/O
                         net (fo=1, routed)           0.000    17.637    segment_display[4]_i_1_n_0
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[4]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y49         FDSE (Setup_fdse_C_D)        0.032    13.396    segment_display_reg[4]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                         -17.637    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.239ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.213ns  (logic 6.747ns (55.247%)  route 5.466ns (44.753%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.355    17.510    segment_display[5]_i_4_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.634 r  segment_display[2]_i_1/O
                         net (fo=1, routed)           0.000    17.634    segment_display[2]_i_1_n_0
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[2]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y49         FDSE (Setup_fdse_C_D)        0.031    13.395    segment_display_reg[2]
  -------------------------------------------------------------------
                         required time                         13.395    
                         arrival time                         -17.634    
  -------------------------------------------------------------------
                         slack                                 -4.239    

Slack (VIOLATED) :        -4.053ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.075ns  (logic 6.747ns (55.876%)  route 5.328ns (44.124%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.218    17.373    segment_display[5]_i_4_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    17.497 r  segment_display[5]_i_1/O
                         net (fo=1, routed)           0.000    17.497    segment_display[5]_i_1_n_0
    SLICE_X38Y49         FDSE                                         r  segment_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X38Y49         FDSE                                         r  segment_display_reg[5]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X38Y49         FDSE (Setup_fdse_C_D)        0.079    13.443    segment_display_reg[5]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                         -17.497    
  -------------------------------------------------------------------
                         slack                                 -4.053    

Slack (VIOLATED) :        -4.043ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.065ns  (logic 6.747ns (55.922%)  route 5.318ns (44.078%))
  Logic Levels:           26  (CARRY4=19 LUT2=1 LUT3=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.753     5.422    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.878 f  count_reg[3]/Q
                         net (fo=7, routed)           0.602     6.480    count_reg_n_0_[3]
    SLICE_X40Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.604 r  segment_display[5]_i_196/O
                         net (fo=1, routed)           0.000     6.604    segment_display[5]_i_196_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.154 r  segment_display_reg[5]_i_137/CO[3]
                         net (fo=1, routed)           0.000     7.154    segment_display_reg[5]_i_137_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  segment_display_reg[5]_i_84/CO[3]
                         net (fo=1, routed)           0.000     7.268    segment_display_reg[5]_i_84_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  segment_display_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.382    segment_display_reg[5]_i_37_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  segment_display_reg[5]_i_16/CO[3]
                         net (fo=132, routed)         1.210     8.706    segment_display5
    SLICE_X40Y44         LUT5 (Prop_lut5_I3_O)        0.124     8.830 r  segment_display[5]_i_242/O
                         net (fo=1, routed)           0.000     8.830    segment_display[5]_i_242_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.231 r  segment_display_reg[5]_i_198/CO[3]
                         net (fo=1, routed)           0.000     9.231    segment_display_reg[5]_i_198_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.345 r  segment_display_reg[5]_i_146/CO[3]
                         net (fo=1, routed)           0.000     9.345    segment_display_reg[5]_i_146_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.459 r  segment_display_reg[5]_i_93/CO[3]
                         net (fo=1, routed)           0.000     9.459    segment_display_reg[5]_i_93_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.573 r  segment_display_reg[5]_i_48/CO[3]
                         net (fo=1, routed)           0.000     9.573    segment_display_reg[5]_i_48_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.687 r  segment_display_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.687    segment_display_reg[5]_i_18_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.801 r  segment_display_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.001     9.802    segment_display_reg[5]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.115 r  segment_display_reg[5]_i_3/O[3]
                         net (fo=45, routed)          1.066    11.181    segment_display_reg[5]_i_3_n_4
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.306    11.487 r  segment_display[5]_i_297/O
                         net (fo=1, routed)           0.000    11.487    segment_display[5]_i_297_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.019 r  segment_display_reg[5]_i_271/CO[3]
                         net (fo=1, routed)           0.000    12.019    segment_display_reg[5]_i_271_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.353 r  segment_display_reg[5]_i_234/O[1]
                         net (fo=3, routed)           0.502    12.855    segment_display_reg[5]_i_234_n_6
    SLICE_X36Y48         LUT4 (Prop_lut4_I3_O)        0.303    13.158 r  segment_display[5]_i_228/O
                         net (fo=1, routed)           0.624    13.782    segment_display[5]_i_228_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.289 r  segment_display_reg[5]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.289    segment_display_reg[5]_i_173_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  segment_display_reg[5]_i_120/CO[3]
                         net (fo=1, routed)           0.000    14.403    segment_display_reg[5]_i_120_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.737 r  segment_display_reg[5]_i_73/O[1]
                         net (fo=3, routed)           0.335    15.072    segment_display_reg[5]_i_73_n_6
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.303    15.375 r  segment_display[5]_i_109/O
                         net (fo=1, routed)           0.463    15.838    segment_display[5]_i_109_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.242 r  segment_display_reg[5]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.242    segment_display_reg[5]_i_62_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.359 r  segment_display_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    16.359    segment_display_reg[5]_i_28_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.516 r  segment_display_reg[5]_i_14/CO[1]
                         net (fo=1, routed)           0.307    16.823    segment_display_reg[5]_i_14_n_2
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.332    17.155 r  segment_display[5]_i_4/O
                         net (fo=7, routed)           0.208    17.363    segment_display[5]_i_4_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124    17.487 r  segment_display[1]_i_1/O
                         net (fo=1, routed)           0.000    17.487    segment_display[1]_i_1_n_0
    SLICE_X38Y49         FDSE                                         r  segment_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X38Y49         FDSE                                         r  segment_display_reg[1]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X38Y49         FDSE (Setup_fdse_C_D)        0.079    13.443    segment_display_reg[1]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                 -4.043    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.952ns (16.011%)  route 4.994ns (83.989%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.756     5.425    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  count_reg[20]/Q
                         net (fo=11, routed)          0.975     6.855    count_reg_n_0_[20]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.979 f  count[31]_i_11/O
                         net (fo=1, routed)           0.794     7.773    count[31]_i_11_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.897 f  count[31]_i_8/O
                         net (fo=1, routed)           0.802     8.699    count[31]_i_8_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  count[31]_i_3/O
                         net (fo=1, routed)           0.938     9.762    count[31]_i_3_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.886 r  count[31]_i_1/O
                         net (fo=31, routed)          1.485    11.371    count[31]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y44         FDRE (Setup_fdre_C_R)       -0.429    12.936    count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.952ns (16.011%)  route 4.994ns (83.989%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.756     5.425    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  count_reg[20]/Q
                         net (fo=11, routed)          0.975     6.855    count_reg_n_0_[20]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.979 f  count[31]_i_11/O
                         net (fo=1, routed)           0.794     7.773    count[31]_i_11_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.897 f  count[31]_i_8/O
                         net (fo=1, routed)           0.802     8.699    count[31]_i_8_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  count[31]_i_3/O
                         net (fo=1, routed)           0.938     9.762    count[31]_i_3_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.886 r  count[31]_i_1/O
                         net (fo=31, routed)          1.485    11.371    count[31]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y44         FDRE (Setup_fdre_C_R)       -0.429    12.936    count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.952ns (16.011%)  route 4.994ns (83.989%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.756     5.425    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  count_reg[20]/Q
                         net (fo=11, routed)          0.975     6.855    count_reg_n_0_[20]
    SLICE_X42Y43         LUT4 (Prop_lut4_I0_O)        0.124     6.979 f  count[31]_i_11/O
                         net (fo=1, routed)           0.794     7.773    count[31]_i_11_n_0
    SLICE_X42Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.897 f  count[31]_i_8/O
                         net (fo=1, routed)           0.802     8.699    count[31]_i_8_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.823 f  count[31]_i_3/O
                         net (fo=1, routed)           0.938     9.762    count[31]_i_3_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.886 r  count[31]_i_1/O
                         net (fo=31, routed)          1.485    11.371    count[31]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.365    
    SLICE_X41Y44         FDRE (Setup_fdre_C_R)       -0.429    12.936    count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 segment_display_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_select_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.503    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  segment_display_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  segment_display_select_reg/Q
                         net (fo=2, routed)           0.168     1.813    segment_display_select_OBUF
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  segment_display_select_reg_i_1/O
                         net (fo=1, routed)           0.000     1.858    segment_display_select_reg_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  segment_display_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  segment_display_select_reg/C
                         clock pessimism             -0.515     1.503    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.594    segment_display_select_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.739%)  route 0.139ns (35.261%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[21]/Q
                         net (fo=11, routed)          0.139     1.787    count_reg_n_0_[21]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    data0[21]
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.256ns (64.031%)  route 0.144ns (35.969%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[17]/Q
                         net (fo=11, routed)          0.144     1.791    count_reg_n_0_[17]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    data0[17]
    SLICE_X41Y43         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.256ns (63.163%)  route 0.149ns (36.837%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[25]/Q
                         net (fo=11, routed)          0.149     1.796    count_reg_n_0_[25]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    data0[25]
    SLICE_X41Y45         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.292ns (67.681%)  route 0.139ns (32.319%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[21]/Q
                         net (fo=11, routed)          0.139     1.787    count_reg_n_0_[21]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.938 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    data0[22]
    SLICE_X41Y44         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.332ns (70.424%)  route 0.139ns (29.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[21]/Q
                         net (fo=11, routed)          0.139     1.787    count_reg_n_0_[21]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.978 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    data0[23]
    SLICE_X41Y44         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.251ns (51.787%)  route 0.234ns (48.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[30]/Q
                         net (fo=10, routed)          0.234     1.881    count_reg_n_0_[30]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.991 r  count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.991    data0[30]
    SLICE_X41Y46         FDRE                                         r  count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  count_reg[30]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segment_display_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.430%)  route 0.354ns (65.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  count_reg[31]/Q
                         net (fo=10, routed)          0.354     2.001    count_reg_n_0_[31]
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.046 r  segment_display[4]_i_1/O
                         net (fo=1, routed)           0.000     2.046    segment_display[4]_i_1_n_0
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  segment_display_reg[4]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X36Y49         FDSE (Hold_fdse_C_D)         0.092     1.633    segment_display_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.938%)  route 0.145ns (27.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  count_reg[7]/Q
                         net (fo=11, routed)          0.145     1.791    count_reg_n_0_[7]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.951    count_reg[8]_i_1_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.041 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.041    data0[10]
    SLICE_X41Y41         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.105     1.626    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.392ns (72.419%)  route 0.149ns (27.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  count_reg[25]/Q
                         net (fo=11, routed)          0.149     1.796    count_reg_n_0_[25]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.993 r  count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.993    count_reg[28]_i_1_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.047    data0[29]
    SLICE_X41Y46         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  count_reg[29]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.627    count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y39    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y41    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y41    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y41    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y44    count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y44    count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y44    count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y43    count_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y45    count_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y43    count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y39    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y41    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y41    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y44    count_reg[23]/C



