$date
	Tue Aug 12 16:31:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_reg $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 4 % q [3:0] $end
$var wire 1 $ rst $end
$var reg 4 & shiftReg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
1$
0#
0"
bx !
$end
#5
b0 !
b0 %
b0 &
1"
#10
0"
1#
0$
#15
b1 !
b1 %
b1 &
1"
#20
0"
0#
#25
b10 !
b10 %
b10 &
1"
#30
0"
1#
#35
b101 !
b101 %
b101 &
1"
#40
0"
#45
b1011 !
b1011 %
b1011 &
1"
#50
0"
0#
#55
b110 !
b110 %
b110 &
1"
#60
0"
#65
b1100 !
b1100 %
b1100 &
1"
#70
0"
