<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.462 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;wb.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;type.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;print.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;multicycle_pipeline_ip.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;mem_access.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;mem.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;issue.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;immediate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fetch.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;execute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;emulate.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;disassemble.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;decode.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;compute.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 30.38 seconds. CPU system time: 3.27 seconds. Elapsed time: 33.13 seconds; current allocated memory: 464.094 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;5&gt;, int, int*)&apos; into &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*)&apos; (wb.cpp:22:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;mem_load(int*, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;)&apos; into &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*)&apos; (mem_access.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;mem_store(int*, ap_uint&lt;18&gt;, int, ap_uint&lt;2&gt;)&apos; into &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*)&apos; (mem_access.cpp:16:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;18&gt;, ap_uint&lt;3&gt;, int*, int*)&apos; into &apos;mem_access(from_e_to_m_s, int*, from_m_to_w_s*)&apos; (mem_access.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_w(ap_uint&lt;5&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, int, from_m_to_w_s*)&apos; into &apos;mem_access(from_e_to_m_s, int*, from_m_to_w_s*)&apos; (mem_access.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_branch_result(int, int, ap_uint&lt;3&gt;)&apos; into &apos;compute(ap_uint&lt;16&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;16&gt;*)&apos; (execute.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_op_result(int, int, decoded_instruction_s)&apos; into &apos;compute(ap_uint&lt;16&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;16&gt;*)&apos; (execute.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_result(int, ap_uint&lt;16&gt;, decoded_instruction_s)&apos; into &apos;compute(ap_uint&lt;16&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;16&gt;*)&apos; (execute.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;compute_next_pc(ap_uint&lt;16&gt;, decoded_instruction_s, int)&apos; into &apos;compute(ap_uint&lt;16&gt;, decoded_instruction_s, int, int, ap_uint&lt;1&gt;*, int*, int*, ap_uint&lt;16&gt;*)&apos; (execute.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;16&gt;, decoded_instruction_s, ap_uint&lt;1&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;*)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*)&apos; (execute.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;16&gt;, from_e_to_f_s*)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*)&apos; (execute.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_m(decoded_instruction_s, int, int, ap_uint&lt;16&gt;, int, ap_uint&lt;16&gt;, from_e_to_m_s*)&apos; into &apos;execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*)&apos; (execute.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;save_input_from_d(from_d_to_i_s, i_safe_s*)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*)&apos; (issue.cpp:51:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;stage_job(decoded_instruction_s, int*, int*, int*)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*)&apos; (issue.cpp:51:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_e(ap_uint&lt;16&gt;, decoded_instruction_s, int, int, from_i_to_e_s*)&apos; into &apos;issue(from_d_to_i_s, int*, ap_uint&lt;1&gt;*, i_safe_s*, from_i_to_e_s*, ap_uint&lt;1&gt;*)&apos; (issue.cpp:51:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_00(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_01(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_10(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;type_11(ap_uint&lt;3&gt;)&apos; into &apos;type(ap_uint&lt;5&gt;)&apos; (type.cpp:55:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;i_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;s_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;b_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;u_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;j_immediate(decoded_immediate_s)&apos; into &apos;decode_immediate(unsigned int, decoded_instruction_s*)&apos; (decode.cpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;decode_instruction(unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*)&apos; into &apos;stage_job(ap_uint&lt;16&gt;, unsigned int, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, ap_uint&lt;1&gt;, decoded_instruction_s*, ap_uint&lt;16&gt;*)&apos; (decode.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;16&gt;, from_d_to_f_s*)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*)&apos; (decode.cpp:115:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_i(ap_uint&lt;16&gt;, decoded_instruction_s, from_d_to_i_s*)&apos; into &apos;decode(from_f_to_d_s, ap_uint&lt;1&gt;, from_d_to_f_s*, from_d_to_i_s*)&apos; (decode.cpp:115:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;decode_control(unsigned int, decoded_control_s*)&apos; into &apos;stage_job(ap_uint&lt;16&gt;, unsigned int*, unsigned int*, decoded_control_s*)&apos; (fetch.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;stage_job(ap_uint&lt;16&gt;, unsigned int*, unsigned int*, decoded_control_s*)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*)&apos; (fetch.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_f(ap_uint&lt;16&gt;, from_f_to_f_s*)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*)&apos; (fetch.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;set_output_to_d(ap_uint&lt;16&gt;, unsigned int, decoded_control_s, from_f_to_d_s*)&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*)&apos; (fetch.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;init_reg_file(int*, ap_uint&lt;1&gt;*)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (multicycle_pipeline_ip.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;statistic_update(from_i_to_e_s, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (multicycle_pipeline_ip.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;running_cond_update(from_m_to_w_s, ap_uint&lt;1&gt;*)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (multicycle_pipeline_ip.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;write_back(from_m_to_w_s, int*, ap_uint&lt;1&gt;*)&apos; into &apos;multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)&apos; (multicycle_pipeline_ip.cpp:48:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;reg_file&apos;: Complete partitioning on dimension 1. (multicycle_pipeline_ip.cpp:56:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;is_reg_computed&apos;: Complete partitioning on dimension 1. (multicycle_pipeline_ip.cpp:58:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_uint&lt;16&gt;s&apos; into &apos;fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint&lt;1&gt;, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.1)&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 7.16 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.74 seconds; current allocated memory: 472.809 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 472.809 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;issue&apos; into &apos;multicycle_pipeline_ip&apos; (multicycle_pipeline_ip.cpp:107)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;decode&apos; into &apos;multicycle_pipeline_ip&apos; (multicycle_pipeline_ip.cpp:108)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;compute&apos; into &apos;multicycle_pipeline_ip&apos; (execute.cpp:91-&gt;multicycle_pipeline_ip.cpp:100)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;stage_job&apos; into &apos;multicycle_pipeline_ip&apos; (decode.cpp:120-&gt;multicycle_pipeline_ip.cpp:108)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;type&apos; into &apos;multicycle_pipeline_ip&apos; (decode.cpp:52)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-603]" key="XFORM_INLINE_STATUS_221" tag="" content="Inlining function &apos;decode_immediate&apos; into &apos;multicycle_pipeline_ip&apos; (decode.cpp:87-&gt;decode.cpp:120-&gt;multicycle_pipeline_ip.cpp:108)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 489.820 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 507.699 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_1&apos; (multicycle_pipeline_ip.cpp:22) in function &apos;multicycle_pipeline_ip&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mem_access.cpp:69:20) to (issue.cpp:56:18) in function &apos;multicycle_pipeline_ip&apos;... converting 31 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (mem.cpp:5:20) to (mem.cpp:43:3) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (issue.cpp:62:30) to (issue.cpp:68:9) in function &apos;multicycle_pipeline_ip&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (fetch.cpp:54:7) to (multicycle_pipeline_ip.cpp:110:3) in function &apos;multicycle_pipeline_ip&apos;... converting 6 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (decode.cpp:78:18) to (decode.cpp:66:3) in function &apos;multicycle_pipeline_ip&apos;... converting 31 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;multicycle_pipeline_ip&apos; (multicycle_pipeline_ip.cpp:44)...6 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 553.043 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 584.742 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;multicycle_pipeline_ip&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 588.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 588.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_87_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop &apos;VITIS_LOOP_87_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (11.746ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1&apos; consists of the following:	&apos;load&apos; operation (&apos;d_i_rs2_V_load&apos;, compute.cpp:37) on local variable &apos;d_i.rs2.V&apos; [666]  (0 ns)
	&apos;select&apos; operation (&apos;shift.V&apos;, compute.cpp:37) [707]  (1.22 ns)
	&apos;ashr&apos; operation (&apos;result&apos;, compute.cpp:60) [721]  (0 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:59) [723]  (4.42 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:45) [726]  (0 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:45) [727]  (0.993 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:45) [729]  (0 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:45) [731]  (0.698 ns)
	&apos;select&apos; operation (&apos;result&apos;, compute.cpp:45) [732]  (4.42 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 19.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 19.42 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_23_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1&apos; pipeline &apos;VITIS_LOOP_87_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_325_1_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_325_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multicycle_pipeline_ip_Pipeline_VITIS_LOOP_87_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;multicycle_pipeline_ip&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/start_pc&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/code_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/data_ram&apos; to &apos;s_axilite &amp; ap_memory&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_instruction&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;multicycle_pipeline_ip/nb_cycle&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;multicycle_pipeline_ip&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;start_pc&apos;, &apos;nb_instruction&apos;, &apos;nb_cycle&apos;, &apos;code_ram&apos;, &apos;data_ram&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;multicycle_pipeline_ip&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 683.777 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for multicycle_pipeline_ip." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 85.14 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 65.15 seconds. CPU system time: 4.05 seconds. Elapsed time: 68.74 seconds; current allocated memory: -812.977 MB." resolution=""/>
</Messages>
