Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Mar 31 15:18:51 2017
| Host         : DESKTOP-FL0ARQT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fx4_control_sets_placed.rpt
| Design       : fx4
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------+------------------+------------------+----------------+
|            Clock Signal           |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                    |                       | clr_IBUF         |                2 |              3 |
| ~hari/n_0_result_high_reg[3]_i_11 |                       |                  |                4 |              4 |
|  clk_IBUF_BUFG                    | vayu/n_0_count[3]_i_1 | clr_IBUF         |                3 |              4 |
+-----------------------------------+-----------------------+------------------+------------------+----------------+


