#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Dec 30 21:07:50 2025
# Process ID         : 13272
# Current directory  : C:/Users/Khoa/project2/src/sim/project_2/project_2.runs/synth_1
# Command line       : vivado.exe -log riscv_pipeline_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_pipeline_top.tcl
# Log file           : C:/Users/Khoa/project2/src/sim/project_2/project_2.runs/synth_1/riscv_pipeline_top.vds
# Journal file       : C:/Users/Khoa/project2/src/sim/project_2/project_2.runs/synth_1\vivado.jou
# Running On         : LAPTOP-SU9IJVLN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i3-1315U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 8
# Host memory        : 8197 MB
# Swap memory        : 15569 MB
# Total Virtual      : 23766 MB
# Available Virtual  : 8467 MB
#-----------------------------------------------------------
source riscv_pipeline_top.tcl -notrace
Command: synth_design -top riscv_pipeline_top -part xc7a35ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15708
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 995.715 ; gain = 499.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_pipeline_top' [C:/Users/Khoa/project2/src/core/src/riscv_pipeline_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/Users/Khoa/project2/src/core/src/hazard_unit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [C:/Users/Khoa/project2/src/core/src/hazard_unit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/Khoa/project2/src/decoder/src/decoder.sv:6]
INFO: [Synth 8-226] default block is never used [C:/Users/Khoa/project2/src/decoder/src/decoder.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/Khoa/project2/src/decoder/src/decoder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Khoa/project2/src/register/src/register.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/Khoa/project2/src/register/src/register.sv:3]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Khoa/project2/src/alu/src/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'i_adder' [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:237]
INFO: [Synth 8-6157] synthesizing module 'full_adder_1_bit' [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:210]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_1_bit' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:210]
INFO: [Synth 8-6157] synthesizing module 'carry_block_4bits' [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:221]
INFO: [Synth 8-6155] done synthesizing module 'carry_block_4bits' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:221]
INFO: [Synth 8-6155] done synthesizing module 'i_adder' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:237]
INFO: [Synth 8-6157] synthesizing module 'alu_sll' [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu_sll' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'alu_srl' [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'alu_srl' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:39]
INFO: [Synth 8-6157] synthesizing module 'alu_sra' [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'alu_sra' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/shifter.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Khoa/project2/src/alu/src/alu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscv_m_unit' [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'riscv_m_unit' (0#1) [C:/Users/Khoa/project2/src/alu/src/module_dau/M/riscv_m_unit.sv:6]
INFO: [Synth 8-6157] synthesizing module 'csr' [C:/Users/Khoa/project2/src/core/src/csr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [C:/Users/Khoa/project2/src/core/src/csr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'riscv_pipeline_top' (0#1) [C:/Users/Khoa/project2/src/core/src/riscv_pipeline_top.sv:6]
WARNING: [Synth 8-6014] Unused sequential element next_pending_reg was removed.  [C:/Users/Khoa/project2/src/core/src/csr.sv:102]
WARNING: [Synth 8-6014] Unused sequential element old_val_reg was removed.  [C:/Users/Khoa/project2/src/core/src/csr.sv:256]
WARNING: [Synth 8-6014] Unused sequential element new_val_calc_reg was removed.  [C:/Users/Khoa/project2/src/core/src/csr.sv:259]
WARNING: [Synth 8-6014] Unused sequential element jumps_e_reg[inc] was removed.  [C:/Users/Khoa/project2/src/core/src/riscv_pipeline_top.sv:183]
WARNING: [Synth 8-7129] Port csr_addr[31] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[30] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[29] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[28] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[27] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[26] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[25] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[24] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[23] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[22] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[21] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[20] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[19] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[18] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[17] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[16] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[15] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[14] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[13] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_addr[12] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][6] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][5] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][4] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][3] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][2] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][1] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[opcode][0] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct3][2] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][6] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][5] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][4] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][3] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][2] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][1] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct7][0] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][11] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][10] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][9] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][8] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][7] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][6] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][5] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][4] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][3] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][2] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][1] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcodes[funct12][0] in module csr is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module alu_sra is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module alu_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module alu_srl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.406 ; gain = 620.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.406 ; gain = 620.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg325-1L
INFO: [Device 21-403] Loading part xc7a35ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.406 ; gain = 620.703
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'riscv_m_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              CALC_ABS_A |                              001 |                              001
              CALC_ABS_B |                              010 |                              010
                DIV_LOOP |                              011 |                              011
              FIX_SIGN_Q |                              100 |                              100
              FIX_SIGN_R |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'riscv_m_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1136.559 ; gain = 639.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 196   
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 65    
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   7 Input   64 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 55    
	   6 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 90    
	   7 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_full_res, operation Mode is: A*B.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: Generating DSP mul_full_res, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: Generating DSP mul_full_res, operation Mode is: A*B.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: Generating DSP mul_full_res, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
DSP Report: operator mul_full_res is absorbed into DSP mul_full_res.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.613 ; gain = 947.910
---------------------------------------------------------------------------------
 Sort Area is  mul_full_res_0 : 0 0 : 2701 5008 : Used 1 time 0
 Sort Area is  mul_full_res_0 : 0 1 : 2307 5008 : Used 1 time 0
 Sort Area is  mul_full_res_3 : 0 0 : 2304 4330 : Used 1 time 0
 Sort Area is  mul_full_res_3 : 0 1 : 2026 4330 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_m_unit | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1444.613 ; gain = 947.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:09 . Memory (MB): peak = 1444.613 ; gain = 947.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|riscv_m_unit | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | PCIN>>17+A*B | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|riscv_m_unit | PCIN>>17+A*B | 17     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    38|
|3     |DSP48E1 |     4|
|4     |LUT1    |     7|
|5     |LUT2    |   394|
|6     |LUT3    |   188|
|7     |LUT4    |   167|
|8     |LUT5    |   395|
|9     |LUT6    |  1511|
|10    |MUXF7   |   258|
|11    |MUXF8   |   128|
|12    |FDCE    |  2101|
|13    |FDPE    |     3|
|14    |IBUF    |    81|
|15    |OBUF    |   102|
+------+--------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  5378|
|2     |  csr_unit    |csr           |  1316|
|3     |  m_unit_inst |riscv_m_unit  |  1057|
|4     |  rf          |register_file |  2023|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1543.625 ; gain = 1046.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 184 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1543.625 ; gain = 1046.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1543.625 ; gain = 1046.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1557.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 428 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1668.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f73b0e4a
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1668.879 ; gain = 1177.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1668.879 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Khoa/project2/src/sim/project_2/project_2.runs/synth_1/riscv_pipeline_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file riscv_pipeline_top_utilization_synth.rpt -pb riscv_pipeline_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 30 21:09:17 2025...
