
---------- Begin Simulation Statistics ----------
final_tick                                 2474231500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132929                       # Simulator instruction rate (inst/s)
host_mem_usage                                 862964                       # Number of bytes of host memory used
host_op_rate                                   139755                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.23                       # Real time elapsed on the host
host_tick_rate                               32889659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      10513546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002474                       # Number of seconds simulated
sim_ticks                                  2474231500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.895422                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  834862                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               835736                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20090                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1340305                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 48                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1844760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12099                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2423304                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2427192                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19862                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1664146                       # Number of branches committed
system.cpu.commit.bw_lim_events                903610                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          808442                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008737                       # Number of instructions committed
system.cpu.commit.committedOps               10522278                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4793935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.194915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.046066                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2065674     43.09%     43.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1169768     24.40%     67.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308497      6.44%     73.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       172328      3.59%     77.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17806      0.37%     77.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        64236      1.34%     79.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46864      0.98%     80.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45152      0.94%     81.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       903610     18.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4793935                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9208                       # Number of function calls committed.
system.cpu.commit.int_insts                   9309990                       # Number of committed integer instructions.
system.cpu.commit.loads                       3851688                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4977792     47.31%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3851688     36.61%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1692598     16.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10522278                       # Class of committed instruction
system.cpu.commit.refs                        5544286                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      10513546                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.494846                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.494846                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1481759                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   230                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               818315                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11512698                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1194711                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1916969                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20952                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   795                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                291124                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1844760                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1611225                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3247285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6809                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11130313                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   42360                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.372794                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1637014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             847009                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.249246                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4905515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.381536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.194755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2306231     47.01%     47.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   944674     19.26%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   152625      3.11%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25047      0.51%     69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   230757      4.70%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   109257      2.23%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14982      0.31%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   177145      3.61%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   944797     19.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4905515                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1809                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          129                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         2112                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           78                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         22970                       # number of prefetches that crossed the page
system.cpu.idleCycles                           42949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20136                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1745991                       # Number of branches executed
system.cpu.iew.exec_nop                         10580                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.356214                       # Inst execution rate
system.cpu.iew.exec_refs                      6416577                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1779869                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  106397                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4109052                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 78                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3501                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1844336                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11334567                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4636708                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34025                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11659641                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                126431                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20952                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                126056                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1182046                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          873                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       555290                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       257346                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       151729                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12809                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7327                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11488509                       # num instructions consuming a value
system.cpu.iew.wb_count                      10997551                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619554                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7117751                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.222417                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11029725                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13563954                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7981919                       # number of integer regfile writes
system.cpu.ipc                               2.020830                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.020830                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5252714     44.92%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   65      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4655810     39.81%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1784922     15.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11693667                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      148120                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012667                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17906     12.09%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123233     83.20%     95.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6976      4.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11841483                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28440746                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10997297                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12134139                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11323909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11693667                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          810392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               380                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             18                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       545863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4905515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.383780                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.044440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1121574     22.86%     22.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              727184     14.82%     37.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1032977     21.06%     58.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              704963     14.37%     73.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596037     12.15%     85.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              288132      5.87%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              181512      3.70%     94.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153328      3.13%     97.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               99808      2.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4905515                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.363090                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    294                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1040972                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           400113                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4109052                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1844336                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9605115                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          4948464                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  256965                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9915304                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  29007                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1343775                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 612177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1777                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15959504                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11439371                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10792998                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2054957                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 483914                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20952                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1219446                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   877640                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13433643                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9420                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                204                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1708367                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             79                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15210047                       # The number of ROB reads
system.cpu.rob.rob_writes                    22773087                       # The number of ROB writes
system.cpu.timesIdled                             559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4949                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1515                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       812224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  812224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11183                       # Request fanout histogram
system.membus.reqLayer0.occupancy            20980500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58075500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          970                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4157                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4675                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       132352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1070400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1202752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1539                       # Total snoops (count)
system.tol2bus.snoopTraffic                     96960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000663                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025734                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13573     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18324697                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16411496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1647998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          271                       # number of demand (read+write) hits
system.l2.demand_hits::total                      859                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 316                       # number of overall hits
system.l2.overall_hits::.cpu.data                 272                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          271                       # number of overall hits
system.l2.overall_hits::total                     859                       # number of overall hits
system.l2.demand_misses::.cpu.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               509                       # number of overall misses
system.l2.overall_misses::.cpu.data             10665                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher            2                       # number of overall misses
system.l2.overall_misses::total                 11176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    877325500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher       166499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        918357499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40865500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    877325500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher       166499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       918357499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.616970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.975130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.007326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.928625                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.616970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.975130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.007326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.928625                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80285.854617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82262.119081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 83249.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82172.288744                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80285.854617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82262.119081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 83249.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82172.288744                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1515                       # number of writebacks
system.l2.writebacks::total                      1515                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35775500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    770675500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher       146499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    806597499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35775500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    770675500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher       146499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    806597499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.616970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.975130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.007326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.928625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.616970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.975130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.007326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.928625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70285.854617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72262.119081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 73249.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72172.288744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70285.854617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72262.119081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 73249.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72172.288744                       # average overall mshr miss latency
system.l2.replacements                           1539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5788                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          969                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              969                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          969                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          969                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            6227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    529634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     529634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85054.520636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85054.520636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    467364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    467364500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75054.520636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75054.520636                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          271                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                587                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40865500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher       166499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41031999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1098                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.616970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.007326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.465392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80285.854617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 83249.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80297.454012                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35775500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher       146499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35921999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.616970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.007326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.465392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70285.854617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 73249.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70297.454012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    347691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    347691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.949305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.949305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78344.073907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78344.073907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    303311000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    303311000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.949305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.949305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68344.073907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68344.073907                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6439.397938                       # Cycle average of tags in use
system.l2.tags.total_refs                       22926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.048794                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.297539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       479.647759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5945.554299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     1.898341                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.181444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.196515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7008                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000061                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.294434                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    194654                       # Number of tag accesses
system.l2.tags.data_accesses                   194654                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         682560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             715264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        96960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           96960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13166108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         275867476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher        51733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289085318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13166108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13166108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39187926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39187926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39187926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13166108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        275867476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher        51733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            328273244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000840378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1407                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1515                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1515                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               91                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    135893750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   55880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               345443750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12159.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30909.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9882                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1238                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    521.938144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   430.591791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.206004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          118      7.60%      7.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          129      8.31%     15.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98      6.31%     22.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      4.83%     27.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          753     48.52%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           72      4.64%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      7.54%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.64%     88.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          180     11.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     122.626374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.721864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    290.453234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     70.33%     70.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      6.59%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           20     21.98%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.118607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               73     80.22%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     18.68%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 715264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  715264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                96960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       289.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2473901500                       # Total gap between requests
system.mem_ctrls.avgGap                     194933.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       682560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        95872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13166108.345156868920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 275867476.426518678665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 51733.235147964122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38748193.125825129449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10665                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1515                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14818500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    330566000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher        59250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  56530267750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29112.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30995.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37313708.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5512080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2929740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            42368760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            4050720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     194840880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        705985470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        355591200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1311278850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.974196                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    918309000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     82420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1473502500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5583480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2960100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37427880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3768840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     194840880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        521520360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        510930240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1277031780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.132698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1323612750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     82420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1068198750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1610204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1610204                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1610204                       # number of overall hits
system.cpu.icache.overall_hits::total         1610204                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1021                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1021                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1021                       # number of overall misses
system.cpu.icache.overall_misses::total          1021                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56221999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56221999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56221999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56221999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1611225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1611225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1611225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1611225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000634                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000634                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000634                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000634                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55065.620960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55065.620960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55065.620960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55065.620960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          553                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               169                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          970                       # number of writebacks
system.cpu.icache.writebacks::total               970                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          273                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1098                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45548499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45548499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45548499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      4029545                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49578044                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000512                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000681                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55210.301818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55210.301818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55210.301818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14760.238095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45153.045537                       # average overall mshr miss latency
system.cpu.icache.replacements                    970                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1610204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1610204                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1021                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1021                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56221999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56221999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1611225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1611225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000634                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55065.620960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55065.620960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45548499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45548499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55210.301818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55210.301818                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          273                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          273                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      4029545                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      4029545                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14760.238095                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14760.238095                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.706751                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1611302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1098                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1467.488160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    84.176297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    43.530455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.657627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.340082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3223548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3223548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4512555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4512555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4512611                       # number of overall hits
system.cpu.dcache.overall_hits::total         4512611                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35609                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35609                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35612                       # number of overall misses
system.cpu.dcache.overall_misses::total         35612                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2366209321                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2366209321                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2366209321                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2366209321                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4548164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4548164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4548223                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4548223                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66449.754865                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66449.754865                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66444.157054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66444.157054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       284357                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          528                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4440                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.044369                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          132                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5788                       # number of writebacks
system.cpu.dcache.writebacks::total              5788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24667                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10945                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    896846973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    896846973                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    897169473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    897169473                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81963.715317                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81963.715317                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81970.714756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81970.714756                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9921                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2838931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2838931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1076093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1076093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2855604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2855604                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64541.054399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64541.054399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    357183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    357183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001636                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76451.840753                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76451.840753                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1673624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1673624                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1289893823                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1289893823                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68143.791167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68143.791167                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12666                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    539448475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    539448475                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86132.600192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86132.600192                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       107500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       107500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.105948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            413.306167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.105948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9107555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9107555                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2474231500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2474231500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
