// Seed: 2063060517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = id_2;
  assign id_4 = id_5;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2
);
  assign id_0 = 1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri id_4
);
  assign id_3 = 1;
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
