Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/ --output-directory=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/ --report-file=bsf:C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.qsys
Progress: Loading Traffic_light/nios2_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding traffic_light_0 [traffic_light 1.0]
Progress: Parameterizing module traffic_light_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_soc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_soc.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/ --output-directory=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.sopcinfo --report-file=html:C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.html --report-file=qip:C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/nios2_soc.qip --report-file=cmp:C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc.qsys --language=VERILOG
Progress: Loading Traffic_light/nios2_soc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 13.0.1]
Progress: Parameterizing module led_pio
Progress: Adding traffic_light_0 [traffic_light 1.0]
Progress: Parameterizing module traffic_light_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_soc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2_soc.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios2_soc: Generating nios2_soc "nios2_soc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 52 connections
Info: merlin_domain_transform: After transform: 34 modules, 141 connections
Info: merlin_router_transform: After transform: 43 modules, 168 connections
Info: merlin_traffic_limiter_transform: After transform: 44 modules, 172 connections
Info: merlin_burst_transform: After transform: 45 modules, 175 connections
Info: reset_adaptation_transform: After transform: 46 modules, 177 connections
Info: merlin_network_to_switch_transform: After transform: 63 modules, 213 connections
Info: merlin_width_transform: After transform: 65 modules, 219 connections
Info: limiter_update_transform: After transform: 65 modules, 220 connections
Info: merlin_mm_transform: After transform: 65 modules, 220 connections
Info: merlin_interrupt_mapper_transform: After transform: 66 modules, 223 connections
Info: onchip_mem: Starting RTL generation for module 'nios2_soc_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_soc_onchip_mem --dir=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0030_onchip_mem_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0030_onchip_mem_gen//nios2_soc_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios2_soc_onchip_mem'
Info: onchip_mem: "nios2_soc" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'nios2_soc_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2_soc_cpu --dir=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0031_cpu_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0031_cpu_gen//nios2_soc_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2018.11.20 11:10:48 (*) Starting Nios II generation
Info: cpu: # 2018.11.20 11:10:48 (*)   Checking for plaintext license.
Info: cpu: # 2018.11.20 11:10:49 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2018.11.20 11:10:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.20 11:10:49 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.20 11:10:49 (*)   Plaintext license not found.
Info: cpu: # 2018.11.20 11:10:49 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.11.20 11:10:50 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0/quartus
Info: cpu: # 2018.11.20 11:10:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.11.20 11:10:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.11.20 11:10:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.11.20 11:10:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.11.20 11:10:50 (*)   Creating all objects for CPU
Info: cpu: # 2018.11.20 11:10:51 (*)     Pipeline frontend
Info: cpu: # 2018.11.20 11:10:52 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.11.20 11:10:56 (*)   Creating encrypted RTL
Info: cpu: # 2018.11.20 11:10:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_soc_cpu'
Info: cpu: "nios2_soc" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios2_soc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_soc_jtag_uart --dir=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0032_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0032_jtag_uart_gen//nios2_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_soc_jtag_uart'
Info: jtag_uart: "nios2_soc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sys_clk_timer: Starting RTL generation for module 'nios2_soc_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_soc_sys_clk_timer --dir=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0033_sys_clk_timer_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0033_sys_clk_timer_gen//nios2_soc_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'nios2_soc_sys_clk_timer'
Info: sys_clk_timer: "nios2_soc" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "nios2_soc" instantiated altera_avalon_sysid_qsys "sysid"
Info: led_pio: Starting RTL generation for module 'nios2_soc_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_soc_led_pio --dir=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0035_led_pio_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/allu-win/AppData/Local/Temp/alt7855_2149128698033844010.dir/0035_led_pio_gen//nios2_soc_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'nios2_soc_led_pio'
Info: led_pio: "nios2_soc" instantiated altera_avalon_pio "led_pio"
Info: traffic_light_0: "nios2_soc" instantiated traffic_light "traffic_light_0"
Info: cpu_instruction_master_translator: "nios2_soc" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "nios2_soc" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "nios2_soc" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios2_soc" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios2_soc" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios2_soc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios2_soc" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios2_soc" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios2_soc" instantiated altera_merlin_router "id_router_002"
Info: id_router_006: "nios2_soc" instantiated altera_merlin_router "id_router_006"
Info: limiter: "nios2_soc" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios2_soc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios2_soc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios2_soc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios2_soc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios2_soc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios2_soc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios2_soc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios2_soc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios2_soc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios2_soc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/allu-win/Documents/INE5406-Sistemas-Digitais-master/Traffic_light/nios2_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios2_soc" instantiated altera_irq_mapper "irq_mapper"
Info: nios2_soc: Done nios2_soc" with 30 modules, 88 files, 1922765 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
