Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 09:46:53 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_drc -file buildup_wrapper_drc_opted.rpt -pb buildup_wrapper_drc_opted.pb -rpx buildup_wrapper_drc_opted.rpx
| Design       : buildup_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT buildup_i/clock_divider_0/U0/clk_div__0 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
buildup_i/counter_0/U0/cnt_int_reg[0],
buildup_i/counter_0/U0/cnt_int_reg[10],
buildup_i/counter_0/U0/cnt_int_reg[11],
buildup_i/counter_0/U0/cnt_int_reg[12],
buildup_i/counter_0/U0/cnt_int_reg[13],
buildup_i/counter_0/U0/cnt_int_reg[14],
buildup_i/counter_0/U0/cnt_int_reg[15],
buildup_i/counter_0/U0/cnt_int_reg[1],
buildup_i/counter_0/U0/cnt_int_reg[2],
buildup_i/counter_0/U0/cnt_int_reg[3],
buildup_i/counter_0/U0/cnt_int_reg[4],
buildup_i/counter_0/U0/cnt_int_reg[5],
buildup_i/counter_0/U0/cnt_int_reg[6],
buildup_i/counter_0/U0/cnt_int_reg[7],
buildup_i/counter_0/U0/cnt_int_reg[8] (the first 15 of 16 listed)
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


