<?xml version="1.0"?>

<!-- Trace subsystem setup attributes for device -->
<device id="Vayu" value="0x0B99002F" mask="0x0FFFFFFF" HW_revision="1.0" XML_version="1.0">

	<FileVersion version="2.0.0.0" Copyright="Copyright (c) 2009 Texas Instruments"></FileVersion>
	
	<!-- Trace route topology. Every route entry specifies a soure to sink/pin route for a given source.
	Multiple routes shows multiple possible paths available for trace and user can select one for an 
	active debug session -->
			
	<trace_routes> 
		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module="MOD_TPIU"/>
			<pin module="MOD_DRM"/>
		</route>
		
		<route>
			<source source="CSSTM_0"/>
			<link module=""/>
			<sink module="MOD_ETB0"/>
			<pin module=""/>
		</route> 

		<route>
			<source source="CortexA15_0"/>
			<link module=""/>
			<sink module="MOD_ETB0"/>
			<pin module=""/>
		</route> 

		<route>
			<source source="CortexA15_0"/>
			<link module=""/>
			<sink module="MOD_TPIU"/>
			<pin module="MOD_DRM"/>
		</route> 

		<route>
			<source source="CortexA15_1"/>
			<link module=""/>
			<sink module="MOD_ETB0"/>
			<pin module=""/>
		</route>
		
		<route>
			<source source="CortexA15_1"/>
			<link module=""/>
			<sink module="MOD_TPIU"/>
			<pin module="MOD_DRM"/>
		</route>

    <!-- GEM uses ETB as receiver -->
    <route>
      <source source="C66XX_0"/>
      <link module=""/>
      <sink module="MOD_ETB0"/>
      <pin module=""/>
    </route>

    <route>
      <source source="C66XX_1"/>
      <link module=""/>
      <sink module="MOD_ETB0"/>
      <pin module=""/>
    </route>

  </trace_routes>

	<!-- Supported proc access mechanisms for the device -->
	<procs>
		<!-- MPU Sub System A15_0 -->
		<proc id="CortexA15_0" kind="cortex_axx" traceid="1">
			<identifier>
				<register id="REG_CTXA9_CP15_C0_MPIDR" address="REG_CTXA9_CP15_C0_MPIDR" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x80000000" />
			</identifier> 			
		</proc>

		<!-- MPU Sub System A15_1 -->
		<proc id="CortexA15_1" kind="cortex_axx" traceid="2">
			<identifier>
				<register id="REG_CTXA9_CP15_C0_MPIDR" address="REG_CTXA9_CP15_C0_MPIDR" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x80000001" />
			</identifier> 			
		</proc>

		<!-- IPU System M4_1 -->
		<proc id="Cortex_M4_1" kind="cortex_mxx" traceid="1">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="0" />
			</identifier> 
			
		</proc>
	
		<!-- IPU System M4_2 -->
		<proc id="Cortex_M4_2" kind="cortex_mxx" traceid="2">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="1" />
			</identifier> 
			
		</proc>

		<proc id="Cortex_M4_3" kind="cortex_mxx" traceid="3">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="3" />
			</identifier>

		</proc>

		<proc id="Cortex_M4_4" kind="cortex_mxx" traceid="4">
			<identifier>
				<register id="PID0" address="0xE00FFFE0" page="0" addrunit="1" width="32" type="mem"/>
				<value idvalue="4" />
			</identifier>

		</proc>

		<!-- IVA-HD System Arm9_0/ICONT0 -->
		<proc id="Arm9_0" kind="arm9xx" traceid="0">
			<identifier>
				<register id="" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="" />
			</identifier> 			
		</proc>

		<!-- IVA-HD System Arm9_1/ICONT1 -->
		<proc id="Arm9_1" kind="arm9xx" traceid="1">
			<identifier>
				<register id="" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="" />
			</identifier> 			
		</proc>
	
		<!-- IVA-HD System DSP -->
		<proc id="C66XX_0" kind="tms320c66xx" traceid="1">			
		</proc>
		
		<!-- IVA-HD System DSP -->
		<proc id="C66XX_1" kind="tms320c66xx" traceid="2">			
		</proc>
		
		<!-- SYSTEM Trace ETB -->
		<proc id="CSETB_0" kind="cs_etb" >
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0x54167000" />
			</identifier> 
			
		</proc>
				
		<!-- STM -->
		<proc id="CSSTM_0" kind="cs_stm" traceid="8">
			<identifier>
				<register id="BASE_ADDRESS" address="" page="" addrunit="" width="" type="reg"/>
				<value idvalue="0xD4161000" />
			</identifier> 
		</proc >
		
		<!-- DAP PC access -->
		<proc id="CS_DAP_DebugSS"  kind="cs_dap_pc">
			<identifier idvalue="" idregister="" />
		</proc>

		<!-- EVE paccess -->
		<proc id="ARP32_EVE_1"  kind="arp32" traceid="1">
			<identifier idvalue="" idregister="" />
		</proc>

		<proc id="ARP32_EVE_2"  kind="arp32" traceid="2">
			<identifier idvalue="" idregister="" />
		</proc>

		<proc id="ARP32_EVE_3"  kind="arp32" traceid="3">
			<identifier idvalue="" idregister="" />
		</proc>

		<proc id="ARP32_EVE_4"  kind="arp32" traceid="4">
			<identifier idvalue="" idregister="" />
		</proc>


	</procs>

	<!-- Available Trace sources for the device -->
	<sources>		
		<!-- System Trace source -->
		<source id="Cortex_M4_1" proc="Cortex_M4_1" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM_IPU.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="Cortex_M4_2" proc="Cortex_M4_2" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM_IPU.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="Cortex_M4_3" proc="Cortex_M4_3" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components>
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM_OMAP5.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/>
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/>
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/>
			</characteristics>
		</source>

		<source id="Cortex_M4_4" proc="Cortex_M4_4" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_SCTMMODULENUM" value="1"/>
				<characteristic id="DEV_CHAR_SCTMFILE" value="AET_PropertySCTM_IPU.xml"/>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="CortexA15_0" proc="CortexA15_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_A15_0"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="1"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_OMAP5.xml"/> 
				<characteristic id="DEV_CHAR_CTIFUNNUM" value="0x90001000"/> 
				<characteristic id="DEV_CHAR_CT_MOD_EXT" value="A15_0"/> 
				<characteristic id="DEV_CHAR_ATB_ID" value="0x20"/> 
				<characteristic id="DEV_CHAR_ETMPTM_BASEADDR" value="0x8000C000"/>
			</characteristics>

		</source>

		<source id="CortexA15_1" proc="CortexA15_1" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_A15_1"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="1"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_OMAP5.xml"/> 
				<characteristic id="DEV_CHAR_CTIFUNNUM" value="0x90001000"/> 
				<characteristic id="DEV_CHAR_CT_MOD_EXT" value="A15_1"/> 
				<characteristic id="DEV_CHAR_ATB_ID" value="0x21"/> 
				<characteristic id="DEV_CHAR_ETMPTM_BASEADDR" value="0x8000D000"/>
			</characteristics>
		</source>

		<source id="Arm9_0" proc="Arm9_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="Arm9_1" proc="Arm9_0" stmmaster = "true">
			<components>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components> 
			<characteristics>
				<characteristic id="DEV_CHAR_CTI" value="0"/> 
				<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/> 
				<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/> 
			</characteristics>
		</source>

		<source id="C66XX_0" proc="C66XX_0" stmmaster = "true">
			<components>
				<component module="MOD_RADTF0"/>
				<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
			</components>
		<characteristics>
			<characteristic id="DEV_CHAR_TRACEPLLUNIT" description="" value="3"/>
			<characteristic id="DEV_CHAR_TRACEPLLBASE" value="0x02310000"/>
			<characteristic id="DEV_CHAR_GEMTYPE" value="2"/>
			<characteristic id="DEV_CHAR_CTI" value="0"/>
			<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/>
			<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/>
			<characteristic id="DEV_CHAR_ATB_ID" value="0x01"/> 
		</characteristics>
	</source>

	<source id="C66XX_1" proc="C66XX_0" stmmaster = "true">
		<components>
			<component module="MOD_RADTF0"/>
			<component module="MOD_CROSS_TRIGGERING_XTRIG"/>
		</components>
		<characteristics>
			<characteristic id="DEV_CHAR_TRACEPLLUNIT" description="" value="3"/>
			<characteristic id="DEV_CHAR_TRACEPLLBASE" value="0x02310000"/>
			<characteristic id="DEV_CHAR_GEMTYPE" value="2"/>
			<characteristic id="DEV_CHAR_CTI" value="0"/>
			<characteristic id="DEV_CHAR_CTIFUNNAME" value="Cross Trigger(XTRIG)"/>
			<characteristic id="DEV_CHAR_CTIFILE" value="AET_PropertyCTI_GB1.xml"/>
			<characteristic id="DEV_CHAR_ATB_ID" value="0x02"/> 
		</characteristics>
	</source>

		<!-- This is primary STM source which contains total number of STM module -->
		<source id="CSSTM_0" proc="CSSTM_0" stmmaster = "true">
			<components>
				<component module="MOD_POWERPRO"/>
				<component module="MOD_CLOCKPRO"/>
				<component module="MOD_STMMASTERS_CONTROL"/>
				<component module="MOD_SWMASTER0"/>
				<component module="MOD_OCPWP0"/>
				<component module="MOD_SMSET0"/>
				<component module="MOD_SMSET1"/>
				<component module="MOD_SMSET2"/>
				<component module="MOD_SMSET3"/>
				<component module="MOD_SMSET4"/>
				<component module="MOD_SC"/>
				<component module="MOD_CONFIGINFO"/>
				<component module="MOD_PREPROCESS"/>
			</components> 
			<characteristics>
				<characteristic id="CHAR_MAXEXPORTFREQMHZ" value="83"/>
				<characteristic id="DEV_CHAR_STMTYPE" value="2"/>
				<characteristic id="DEV_CHAR_PPFMODULENUM" value="3"/>
				<characteristic id="DEV_CHAR_STM_BASEADDRESS" value="0xD4161000"/>
				<characteristic id="DEV_CHAR_STM_CM_BASEADDRESS" value="0x4A307A00"/>
				<characteristic id="DEV_CHAR_STM_SW_MASTER_DEFAULT" value="0x10204400"/>
			<!-- Enable CMI2, CMI1, PMI and SC by default. -->
			<characteristic id="DEV_CHAR_STM_HW_MASTER_DEFAULT" value="0xF8F4E488"/>
				<characteristic id="DEV_CHAR_STM_SC_MASTER_SHIFT" value="true"/>
				<characteristic id="DEV_CHAR_STM_TOTAL_NUMBER" value="2"/>
				<!-- Defines how many CS_STM units to create. Not supported yet. -->
				<!-- <characteristic id="DEV_CHAR_CS_STM_UNITS" value="1"/> -->
				<!-- Defines DLL name which includes the function to create CS_STM export -->
				<characteristic id="DEV_CHAR_CS_STM_DLL" value="CS_STM_Export"/>
				<!-- Defines the trace id of the first CS_STM unit -->
				<characteristic id="DEV_CHAR_CS_STM_TRACE_ID_0" value="32"/>
				<!-- Defines the base address of the first CS_STM unit -->
				<characteristic id="DEV_CHAR_CS_STM_ADDR_0" value="0xD415A000"/>
				<characteristic id="DEV_CHAR_ATB_ID" value="0x40"/> 
				<characteristic id="DEV_CHAR_ATB_STP_VERSION" value="2"/> 
				<characteristic id="DEV_CHAR_DRMBASE_ADDR" value="0xD4160000"/>
			</characteristics>
		</source>
    
		<source id="CS_DAP_DebugSS" proc="CS_DAP_DebugSS" stmmaster = "true">
			<components>
				<component module="MOD_DRMMAP"/>
			</components> 
			<characteristics>
			</characteristics>
		</source> 
		
		<source id="ARP32_EVE_1" proc="ARP32_EVE_1" stmmaster = "true">
			<characteristics>
				<characteristic id="DEV_CHAR_SMSETDRIVER" value="1"/>
			</characteristics>
	     </source>

		<source id="ARP32_EVE_2" proc="ARP32_EVE_2" stmmaster = "true">
			<characteristics>
				<characteristic id="DEV_CHAR_SMSETDRIVER" value="2"/>
			</characteristics>
	     </source>

		<source id="ARP32_EVE_3" proc="ARP32_EVE_3" stmmaster = "true">
			<characteristics>
				<characteristic id="DEV_CHAR_SMSETDRIVER" value="3"/>
			</characteristics>
	     </source>

		<source id="ARP32_EVE_4" proc="ARP32_EVE_4" stmmaster = "true">
			<characteristics>
				<characteristic id="DEV_CHAR_SMSETDRIVER" value="4"/>
			</characteristics>
	     </source>

	</sources> 

	<!-- Available modules asscoiated with various modules in the device -->
	<modules> 
				
		<!-- SM module associated with System Trace -->
		<module id="MOD_STMMASTERS_CONTROL" kind="swmctrl" proc="CSSTM_0" version="1.0" >
			<characteristics>				
				<characteristic id="SWMSCTRL_DSP" description="SW Master Control for DSP?" value="DSP_None,DSP_CPU0"/> 
				<characteristic id="SWMSCTRL_IVAHD0" description="SW Master Control for IVA-HD 0?" value="IVAHD0_None,IVAHD0_CPU0"/>
				<characteristic id="SWMSCTRL_IVAHD1" description="SW Master Control for IVA-HD 1?" value="IVAHD1_None,IVAHD1_CPU1"/>
				<characteristic id="SWMSCTRL_IPU" description="SW Master Control for IPU?" value="IPU_None,IPU_CPU0,IPU_CPU1"/>
				<characteristic id="SWMSCTRL_MPUSS" description="SW Master Control for MPUSS?" value="MPUSS_None,MPUSS_CPU0"/>
								
			</characteristics> 
			
			<mapping id="value.username">
				<map value="MPUSS_None" username="None"/>
				<map value="MPUSS_CPU0" username="CPU0"/>
				<map value="MPUSS_CPU1" username="CPU1"/>
				<map value="MPUSS_Either" username="Either"/>
				<!-- Add more...-->
			</mapping>
			
			<mapping id="value.swmasterid">
				<map value="MPUSS_None" swmasterid="0x0??"/>
				<map value="MPUSS_CPU0" swmasterid="0x0??"/>
				<map value="MPUSS_CPU1" swmasterid="0x0??"/>
				<map value="MPUSS_Either" swmasterid="0x0??"/>
				<!-- Add more...-->
			</mapping>
		
		<mapping id="value.coreidmask">
				<map value="MPUSS_None" coreidmask="0x0??"/>
				<map value="MPUSS_CPU0" coreidmask="0x0??"/>
				<map value="MPUSS_CPU1" coreidmask="0x0??"/>
				<map value="MPUSS_Either" coreidmask="0x0??"/>
				<!-- Add more...-->
			</mapping>
			
		</module>	
		
		<module id="MOD_SWMASTER0" kind="STM" proc="CSSTM_0" version="2.0" >
			<registers>
				<register id="ATB_CONFIG" address="0xD4161044" page="0" addrunit="4" width="32" type="mem" />		
				<register id="ATB_POINTER" address="0xD4161048" page="0" addrunit="4" width="32" type="mem" />		
			</registers>

			<mapping id="masterid.name">
				<map masterid="0x00" name="CortexA15_0"/>			
				<map masterid="0x01" name="CortexA15_1"/>		
				<map masterid="0x20" name="DSP1 MDMA"/>
				<map masterid="0x24" name="DSP1 CFG"/>
				<map masterid="0x28" name="DSP1 DMA"/>
				<map masterid="0x2C" name="DSP2 MDMA"/>
				<map masterid="0x30" name="DSP2 CFG"/>
				<map masterid="0x34" name="DSP2 DMA"/>
				<map masterid="0x36" name="IVA"/>
				<map masterid="0x40" name="ARP32_EVE_1"/>
				<map masterid="0x44" name="ARP32_EVE_2"/>	
				<map masterid="0x48" name="ARP32_EVE_3"/>
				<map masterid="0x4C" name="ARP32_EVE_4"/>
				<map masterid="0x50" name="IPU1"/>
				<map masterid="0x54" name="IPU2"/>
				<map masterid="0x68" name="DMA_SYSTEM_WR"/>
				<map masterid="0x6C" name="DMA_CRYPTO_WR"/>
				<map masterid="0x70" name="EDMA_TC1_WR"/>						
				<map masterid="0x74" name="EDMA_TC2_WR"/>						
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="CortexA15_0"/>			
				<map masterid="0x01" proc="CortexA15_1"/>		
				<map masterid="0x20" proc="DSP1 MDMA"/>
				<map masterid="0x24" proc="DSP1 CFG"/>
				<map masterid="0x28" proc="DSP1 DMA"/>
				<map masterid="0x2C" proc="DSP2 MDMA"/>
				<map masterid="0x30" proc="DSP2 CFG"/>
				<map masterid="0x34" proc="DSP2 DMA"/>
				<map masterid="0x36" proc="IVA"/>
				<map masterid="0x40" proc="ARP32_EVE_1"/>
				<map masterid="0x44" proc="ARP32_EVE_2"/>	
				<map masterid="0x48" proc="ARP32_EVE_3"/>
				<map masterid="0x4C" proc="ARP32_EVE_4"/>
				<map masterid="0x50" proc="IPU1"/>
				<map masterid="0x54" proc="IPU2"/>
				<map masterid="0x68" proc="DMA_SYSTEM_WR"/>
				<map masterid="0x6C" proc="DMA_CRYPTO_WR"/>
				<map masterid="0x70" proc="EDMA_TC1_WR"/>						
				<map masterid="0x74" proc="EDMA_TC2_WR"/>						
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitSoftwareMessage"/>
			</mapping>
		
		</module>	
				
		<module id="MOD_PREPROCESS" kind="STM" proc="CSSTM_0" version="2.0" >
			<mapping id="masterid.name">
				<map masterid="0x00" name="CortexA15_0"/>			
				<map masterid="0x01" name="CortexA15_1"/>		
				<map masterid="0x20" name="DSP1 MDMA"/>
				<map masterid="0x24" name="DSP1 CFG"/>
				<map masterid="0x28" name="DSP1 DMA"/>
				<map masterid="0x2C" name="DSP2 MDMA"/>
				<map masterid="0x30" name="DSP2 CFG"/>
				<map masterid="0x34" name="DSP2 DMA"/>
				<map masterid="0x36" name="IVA"/>
				<map masterid="0x42" name="ARP32_EVE_1"/>
				<map masterid="0x46" name="ARP32_EVE_2"/>	
				<map masterid="0x4C" name="ARP32_EVE_3"/>
				<map masterid="0x4E" name="ARP32_EVE_4"/>
			</mapping>
			
			<mapping id="masterid.proc">
				<map masterid="0x00" proc="CortexA15_0"/>			
				<map masterid="0x01" proc="CortexA15_1"/>		
				<map masterid="0x20" proc="DSP1 MDMA"/>
				<map masterid="0x24" proc="DSP1 CFG"/>
				<map masterid="0x28" proc="DSP1 DMA"/>
				<map masterid="0x2C" proc="DSP2 MDMA"/>
				<map masterid="0x30" proc="DSP2 CFG"/>
				<map masterid="0x34" proc="DSP2 DMA"/>
				<map masterid="0x36" proc="IVA"/>
				<map masterid="0x42" proc="ARP32_EVE_1"/>
				<map masterid="0x46" proc="ARP32_EVE_2"/>	
				<map masterid="0x4C" proc="ARP32_EVE_3"/>
				<map masterid="0x4E" proc="ARP32_EVE_4"/>
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecodeUnitPreprocessor"/>
			</mapping>
		</module>	

		<!-- OCPWP module associated with System Trace -->
		<module id="MOD_OCPWP0" kind="ocpwp" proc="CSSTM_0" version="1.0" >
			<!-- Reverse lookup for UBM/AET database using key -->
			<characteristics>
				<characteristic id="CONTROL_EVENT" value="true"/>
				<characteristic id="CONTROL_DATA " value="true"/>
			</characteristics>
		
			<!-- Reverse lookup for UBM/AET database using key -->
			<mapping id="eventbit.name">
				<map eventbit="1" name="Interrupt"/>
				<map eventbit="2" name="DMA Stop"/>
			</mapping>			
			
			<mapping id="masterid.name">
				<map masterid="0xE4" name="OCP Watch-point"/>
				<map masterid="0xE8" name="DMA Profiling"/>
				<map masterid="0xEC" name="System Events"/>
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xE4" width="64"/>
				<map masterid="0xE8" width="64"/>
				<map masterid="0xEC" width="64"/>
			</mapping>
			
			<mapping id="event.name">
				<map event="0x0" name="ARM9_DATA"/>
			</mapping>
			
			<mapping id="event.type">
				<map event="0x0" type="initiator"/>
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*" decoder="OCPDecoderUnitH08"/>
			</mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xE4"/>
      </mapping>
    </module> 

		<!-- ETB module -->
		<module id="MOD_ETB0" kind="cs_tbr" proc="CSETB_0" version="2.0" >
			<registers>
				<register id="DEVID" address="DEVID"  page="" addrunit="1" width="32" type="reg"/>		
				<register id="RAMSZ" address="RAMSZ" page="" addrunit="1" width="32" type="reg"/>	
				<register id="STAT" address="STAT" page="" addrunit="1" width="32" type="reg"/>		
				<register id="RAMRDAT" address="RAMRDAT" page="" addrunit="1" width="32" type="reg"/>
				<register id="RAMRPTR" address="RAMRPTR" page="" addrunit="1" width="32" type="reg"/>
				<register id="RAMWPTR" address="RAMWPTR" page="" addrunit="1" width="32" type="reg"/>
				<register id="TRGCNT" address="TRGCNT" page="" addrunit="1" width="32" type="reg"/>
				<register id="CTRL" address="CTRL" page="" addrunit="1" width="32" type="reg"/>		
				<register id="RAMWDAT" address="RAMWDAT" page="" addrunit="1" width="32" type="reg"/>		
				<register id="IDPERIOD" address="IDPERIOD" page="" addrunit="1" width="32" type="reg"/>
				<register id="OPSTAT" address="OPSTAT" page="" addrunit="1" width="32" type="reg"/>
				<register id="OPCTRL" address="OPCTRL" page="" addrunit="1" width="32" type="reg"/>
				<register id="LOCKACC" address="LOCKACC" page="" addrunit="1" width="32" type="reg"/>
				<register id="LOCKSTAT" address="LOCKSTAT" page="" addrunit="1" width="32" type="reg"/>
				<register id="SEQCNTL" address="SEQCNTL" page="" addrunit="1" width="32" type="reg"/>
				
			</registers>
			<characteristics>
				<characteristic id="DEV_CHAR_FFCRDISABLE" value="0"/>
			</characteristics> 
			
		</module>


    <module id="MOD_POWERPRO" kind="clockpro" proc="CSSTM_0" version="1.0" >

      <!-- Reverse lookup for UBM/AET database using key -->
      <characteristics>
      </characteristics>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xF8"/>
      </mapping>
    </module>


    <!-- Clock Profiler module associated with System Trace -->

    <module id="MOD_CLOCKPRO" kind="clockpro" proc="CSSTM_0" version="1.0" >
			
    <!-- Reverse lookup for UBM/AET database using key -->
       <characteristics>
          <characteristic id="CONTROL_EVENT" value="true"/>
          <characteristic id="CONTROL_DATA " value="true"/>
       </characteristics>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xF8"/>
      </mapping>

      <!-- MasterId ^ ClassStartingIndex (Class Name)  ^ ClassEndingIndex ^ Master ID Name -->
      <mapping id="cmmasterclassmapping.name">
          <map cmmasterclassmapping="1" name="f8^0^19^CM1"/>
          <map cmmasterclassmapping="2" name="f4^20^23^PM"/>				
      </mapping>


			<!-- Lookup for CM Event Class Names (m_sClassNames[ClassIndex]) -->
			<!-- ClassNames ^ ModuleEventId (Id in D8 data) ^ ModuleMapping (index to listing below) ^ SwapClassAndDomain columns in output -->

			<mapping id="cmeventclass.name">
				<map cmeventclass="0" name="Clock Domain State^0^0^0"/>
				<map cmeventclass="1" name="Clock frequency divider ratio update^2^1^0"/>
				<map cmeventclass="2" name="Clock source selection update^3^2^0"/>
				<map cmeventclass="3" name="CORE^16^3^1"/>
				<map cmeventclass="4" name="MPU^17^4^1"/>
				<map cmeventclass="5" name="IVA^18^5^1"/>
				<map cmeventclass="6" name="ABE^19^6^1"/>
				<map cmeventclass="7" name="DDR^20^7^1"/>
				<map cmeventclass="8" name="PER^21^8^1"/>
				<map cmeventclass="9" name="DSP^22^9^1"/>
				<map cmeventclass="10" name="EVE^23^10^1"/>
				<map cmeventclass="11" name="GMAC^24^11^1"/>
				<map cmeventclass="12" name="GPU^25^12^1"/>
				<map cmeventclass="13" name="USB^26^13^1"/>
				<map cmeventclass="14" name="PCIE^27^14^1"/>
				<map cmeventclass="15" name="PCIE_REF^28^15^1"/>
				<map cmeventclass="16" name="Target activity^32^16^0"/>
				<map cmeventclass="17" name="Target activity^33^17^0"/>
				<map cmeventclass="18" name="Initiator activity^34^16^0"/>
				<map cmeventclass="19" name="Initiator activity^35^19^0"/>
				<map cmeventclass="21" name="Logic Voltage(500mV-1650mV)^0^20^0"/>
				<map cmeventclass="22" name="Memory Voltage(mV)^1^21^0"/>
				<map cmeventclass="23" name="Logic Power State^2^22^0"/>
				<map cmeventclass="24" name="Memory Power State^3^23^0"/>
			</mapping>	


	<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->

			<!-- x Lookup for clk domain state Names (m_sModuleStrings[ClassIndex]) Size:m_NumberOfModules[ClassIndex]-->
			<mapping id="modulesclass0.name">
				<map modulesclass0="0" name="ADC GFCLK^State^1^1^0"/>
				<map modulesclass0="1" name="ATL GFCLK^State^1^1^0"/>
				<map modulesclass0="2" name="ATL L3 GFCLK^State^1^1^0"/>
				<map modulesclass0="3" name="BB2D GFCLK^State^1^1^0"/>
				<map modulesclass0="4" name="COREAO 32K GFCLK^State^1^1^0"/>
				<map modulesclass0="5" name="COREAO IO SCROMP GFCLK^State^1^1^0"/>
				<map modulesclass0="6" name="COREAO L4 GICLK^State^1^1^0"/>
				<map modulesclass0="7" name="CUSTEFU L4 GICLK^State^1^1^0"/>
				<map modulesclass0="8" name="CUSTEFU SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="9" name="DCAN1 SYS CLK^State^1^1^0"/>
				<map modulesclass0="10" name="DCAN2 SYS CLK^State^1^1^0"/>
				<map modulesclass0="11" name="DMA L3 GICLK^State^1^1^0"/>
				<map modulesclass0="12" name="DSP1 GFCLK^State^1^1^0"/>
				<map modulesclass0="13" name="DSP2 GFCLK^State^1^1^0"/>
				<map modulesclass0="14" name="DSS GFCLK^State^1^1^0"/>
				<map modulesclass0="15" name="DSS L3 GICLK^State^1^1^0"/>
				<map modulesclass0="16" name="EMIF DLL GCLK^State^1^1^0"/>
				<map modulesclass0="17" name="EMIF L3 GCLK^State^1^1^0"/>
				<map modulesclass0="18" name="EMIF PHY GCLK^State^1^1^0"/>
				<map modulesclass0="19" name="EVE1 GFCLK^State^1^1^0"/>
				<map modulesclass0="20" name="EVE2 GFCLK^State^1^1^0"/>
				<map modulesclass0="21" name="EVE3 GFCLK^State^1^1^0"/>
				<map modulesclass0="22" name="EVE4 GFCLK^State^1^1^0"/>
				<map modulesclass0="23" name="GMAC MAIN CLK^State^1^1^0"/>
				<map modulesclass0="24" name="GMAC RFT CLK^State^1^1^0"/>
				<map modulesclass0="25" name="GMII 250 HMZ CLK^State^1^1^0"/>
				<map modulesclass0="26" name="GPIO GFCLK^State^1^1^0"/>
				<map modulesclass0="27" name="GPU CORE GCLK^State^1^1^0"/>
				<map modulesclass0="28" name="GPU HYD GCLK^State^1^1^0"/>
				<map modulesclass0="29" name="GPU L3 GICLK^State^1^1^0"/>
				<map modulesclass0="30" name="HDMI DPLL CLK^State^1^1^0"/>
				<map modulesclass0="31" name="ICSS IEP CLK^State^1^1^0"/>
				<map modulesclass0="32" name="IPU1 GFCLK^State^1^1^0"/>
				<map modulesclass0="33" name="IPU2 GFCLK^State^1^1^0"/>
				<map modulesclass0="34" name="IPU 96M GFCLK^State^1^1^0"/>
				<map modulesclass0="35" name="IPU L3 GICLK^State^1^1^0"/>
				<map modulesclass0="36" name="VPE GCLK^State^1^1^0"/>
				<map modulesclass0="37" name="IVA GCCLK^State^1^1^0"/>
				<map modulesclass0="38" name="L3INIT 480M GFCLK^State^1^1^0"/>
				<map modulesclass0="39" name="L3INIT 48M GFCLK^State^1^1^0"/>
				<map modulesclass0="40" name="PCIE 32K GFCLK^State^1^1^0"/>
				<map modulesclass0="41" name="L3INIT L3 GICLK^State^1^1^0"/>
				<map modulesclass0="42" name="L3INIT L4 GICLK^State^1^1^0"/>
				<map modulesclass0="43" name="USB LFPS TX GFCLK^State^1^1^0"/>
				<map modulesclass0="44" name="L3INSTR DLL AGING GCLK^State^1^1^0"/>
				<map modulesclass0="45" name="L3INSTR L3 GICLK^State^1^1^0"/>
				<map modulesclass0="46" name="L3INSTR TS GCLK^State^1^1^0"/>
				<map modulesclass0="47" name="L3MAIN1 L3 GICLK^State^1^1^0"/>
				<map modulesclass0="48" name="L3MAIN1 L4 GICLK^State^1^1^0"/>
				<map modulesclass0="49" name="L4CFG L3 GICLK^State^1^1^0"/>
				<map modulesclass0="50" name="L4CFG L4 GICLK^State^1^1^0"/>
				<map modulesclass0="51" name="L4PER2 L3 GICLK^State^1^1^0"/>
				<map modulesclass0="52" name="L4PER3 L3 GICLK^State^1^1^0"/>
				<map modulesclass0="53" name="L4PER L3 GICLK^State^1^1^0"/>
				<map modulesclass0="54" name="L4SEC L3 GICLK^State^1^1^0"/>
				<map modulesclass0="55" name="LVDSRX 96M GFCLK^State^1^1^0"/>
				<map modulesclass0="56" name="MCASP1 AHCLKR^State^1^1^0"/>
				<map modulesclass0="57" name="MCASP1 AHCLKX^State^1^1^0"/>
				<map modulesclass0="58" name="MCASP1 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="59" name="MCASP2 AHCLKR^State^1^1^0"/>
				<map modulesclass0="60" name="MCASP2 AHCLKX^State^1^1^0"/>
				<map modulesclass0="61" name="MCASP2 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="62" name="MCASP3 AHCLKX^State^1^1^0"/>
				<map modulesclass0="63" name="MCASP3 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="64" name="MCASP4 AHCLKX^State^1^1^0"/>
				<map modulesclass0="65" name="MCASP4 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="66" name="MCASP5 AHCLKX^State^1^1^0"/>
				<map modulesclass0="67" name="MCASP5 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="68" name="MCASP6 AHCLKX^State^1^1^0"/>
				<map modulesclass0="69" name="MCASP6 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="70" name="MCASP7 AHCLKX^State^1^1^0"/>
				<map modulesclass0="71" name="MCASP7 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="72" name="MCASP8 AHCLKX^State^1^1^0"/>
				<map modulesclass0="73" name="MCASP8 AUX GFCLK^State^1^1^0"/>
				<map modulesclass0="74" name="MLB SYS L3 GFCLK^State^1^1^0"/>
				<map modulesclass0="75" name="MMC1 GFCLK^State^1^1^0"/>
				<map modulesclass0="76" name="MMC2 GFCLK^State^1^1^0"/>
				<map modulesclass0="77" name="MMC3 GFCLK^State^1^1^0"/>
				<map modulesclass0="78" name="MMC4 GFCLK^State^1^1^0"/>
				<map modulesclass0="79" name="MMC GFCLK^State^1^1^0"/>
				<map modulesclass0="80" name="PCIE L3 GICLK^State^1^1^0"/>
				<map modulesclass0="81" name="PCIE PHY DIV GCLK^State^1^1^0"/>
				<map modulesclass0="82" name="PCIE PHY GCLK^State^1^1^0"/>
				<map modulesclass0="83" name="PCIE REF GFCLK^State^1^1^0"/>
				<map modulesclass0="84" name="PCIE SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="85" name="PER 12M GFCLK^State^1^1^0"/>
				<map modulesclass0="86" name="PER 192M GFCLK^State^1^1^0"/>
				<map modulesclass0="87" name="PER 48M GFCLK^State^1^1^0"/>
				<map modulesclass0="88" name="PER 96M GFCLK^State^1^1^0"/>
				<map modulesclass0="89" name="QSPI GFCLK^State^1^1^0"/>
				<map modulesclass0="90" name="RGMII 5MHZ CLK^State^1^1^0"/>
				<map modulesclass0="91" name="RGMII 50MHZ CLK^State^1^1^0"/>
				<map modulesclass0="92" name="RTC AUX CLK^State^1^1^0"/>
				<map modulesclass0="93" name="RTC L4 GICLK^State^1^1^0"/>
				<map modulesclass0="94" name="SDVENC GFCLK^State^1^1^0"/>
				<map modulesclass0="95" name="SR CORE SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="96" name="SR DSPEVE SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="97" name="SR GPU SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="98" name="SR MPU SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="99" name="SYS CLK OTHER THAN EMU VIP1 GCLK^State^1^1^0"/>
				<map modulesclass0="100" name="TIMER13 GFCLK^State^1^1^0"/>
				<map modulesclass0="101" name="TIMER10 GFCLK^State^1^1^0"/>
				<map modulesclass0="102" name="TIMER11 GFCLK^State^1^1^0"/>
				<map modulesclass0="103" name="WKUPAO CLK MUX INP 0^State^1^1^0"/>
				<map modulesclass0="104" name="TIMER14 GFCLK^State^1^1^0"/>
				<map modulesclass0="105" name="TIMER15 GFCLK^State^1^1^0"/>
				<map modulesclass0="106" name="TIMER16 GFCLK^State^1^1^0"/>
				<map modulesclass0="107" name="TIMER1 GFCLK^State^1^1^0"/>
				<map modulesclass0="108" name="TIMER2 GFCLK^State^1^1^0"/>
				<map modulesclass0="109" name="TIMER3 GFCLK^State^1^1^0"/>
				<map modulesclass0="110" name="TIMER4 GFCLK^State^1^1^0"/>
				<map modulesclass0="111" name="TIMER5 GFCLK^State^1^1^0"/>
				<map modulesclass0="112" name="TIMER6 GFCLK^State^1^1^0"/>
				<map modulesclass0="113" name="TIMER7 GFCLK^State^1^1^0"/>
				<map modulesclass0="114" name="TIMER8 GFCLK^State^1^1^0"/>
				<map modulesclass0="115" name="TIMER9 GFCLK^State^1^1^0"/>
				<map modulesclass0="116" name="UART10 GFCLK^State^1^1^0"/>
				<map modulesclass0="117" name="UART1 GFCLK^State^1^1^0"/>
				<map modulesclass0="118" name="UART2 GFCLK^State^1^1^0"/>
				<map modulesclass0="119" name="UART3 GFCLK^State^1^1^0"/>
				<map modulesclass0="120" name="UART4 GFCLK^State^1^1^0"/>
				<map modulesclass0="121" name="UART5 GFCLK^State^1^1^0"/>
				<map modulesclass0="122" name="UART6 GFCLK^State^1^1^0"/>
				<map modulesclass0="123" name="UART7 GFCLK^State^1^1^0"/>
				<map modulesclass0="124" name="UART8 GFCLK^State^1^1^0"/>
				<map modulesclass0="125" name="UART9 GFCLK^State^1^1^0"/>
				<map modulesclass0="126" name="L4PER 32K GFCLK^State^1^1^0"/>
				<map modulesclass0="127" name="L3INIT 32K GFCLK^State^1^1^0"/>
				<map modulesclass0="128" name="USB OTG SS REF CLK^State^1^1^0"/>
				<map modulesclass0="129" name="VIDEO1 DPLL CLK^State^1^1^0"/>
				<map modulesclass0="130" name="VIDEO2 DPLL CLK^State^1^1^0"/>
				<map modulesclass0="131" name="VIP1 GCLK^State^1^1^0"/>
				<map modulesclass0="132" name="VIP2 GCLK^State^1^1^0"/>
				<map modulesclass0="133" name="VIP3 GCLK^State^1^1^0"/>
				<map modulesclass0="134" name="WKUPAO GICLK^State^1^1^0"/>
				<map modulesclass0="135" name="WKUPAO IO SRCOMP GFCLK^State^1^1^0"/>
				<map modulesclass0="136" name="WKUPAO SYS GFCLK^State^1^1^0"/>
				<map modulesclass0="137" name="EMU SYS CLK^State^1^1^0"/>
				<map modulesclass0="138" name="EMU DSS CLK^State^1^1^0"/>
				<map modulesclass0="139" name="HDMI CEC GICLK^State^1^1^0"/>
				<map modulesclass0="140" name="HDMI PHY GFCLK^State^1^1^0"/>
				<map modulesclass0="141" name="ICSS CLK^State^1^1^0"/>
				<map modulesclass0="142" name="L3INIT 96M GFCLK^State^1^1^0"/>
				<map modulesclass0="143" name="LVDSRX L4 GICLK^State^1^1^0"/>
				<map modulesclass0="144" name="MLB SHB L3 GICLK^State^1^1^0"/>
				<map modulesclass0="145" name="MLB SHP L3 GICLK^State^1^1^0"/>
			</mapping>	



			<!-- x Lookup for clk freq divider ratio Names -->
			<mapping id="modulesclass1.name">
				<map modulesclass1="1" name="DSP HS CLK DIV^Value^2^0^0"/>
				<map modulesclass1="2" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="3" name="EVE HS CLK DIV^Value^2^0^0"/>
				<map modulesclass1="4" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="5" name="IVA HS CLK DIV^Value^2^0^0"/>
				<map modulesclass1="6" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="7" name="MPU HS CLK DIV^Value^2^0^0"/>
				<map modulesclass1="8" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="9" name="ABE CLK^Value^3^0^0"/>
				<map modulesclass1="10" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="11" name="ABE GICLK DIV^Value^1^0^0"/>
				<map modulesclass1="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="13" name="ABE LP CLK DIV^Value^1^0^0"/>
				<map modulesclass1="14" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="15" name="ABE SYS CLK DIV^Value^1^0^0"/>
				<map modulesclass1="16" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="17" name="AESS FCLK^Value^1^0^0"/>
				<map modulesclass1="18" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="19" name="L3 ICLD DIV^Value^1^0^0"/>
				<map modulesclass1="20" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="21" name="MMC4 GFCLK DIV^Value^2^0^0"/>
				<map modulesclass1="22" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="23" name="CORE OUT DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="24" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="25" name="DSP GCLK DIV^Value^3^0^0"/>
				<map modulesclass1="26" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="27" name="EMIF PHY DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="28" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="29" name="EMU DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="30" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="31" name="FUNC 96M AON DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="32" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="33" name="GMAC 250M DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="34" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="35" name="GPU DCLK^Value^3^0^0"/>
				<map modulesclass1="36" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="37" name="HDMI DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="38" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="39" name="HDMI CLK2 DIV^Value^3^0^0"/>
				<map modulesclass1="40" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="41" name="HDMI DIV CLK^Value^3^0^0"/>
				<map modulesclass1="42" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="43" name="IVA DCLK^Value^3^0^0"/>
				<map modulesclass1="44" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="45" name="L3INIT 480 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="46" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="47" name="ABE 24M FCLK^Value^1^0^0"/>
				<map modulesclass1="48" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="49" name="MLBP CLK^Value^3^0^0"/>
				<map modulesclass1="50" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="51" name="MLB CLK^Value^3^0^0"/>
				<map modulesclass1="52" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="53" name="MPU DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="54" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="55" name="PCIE DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="56" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="57" name="PCIE2 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="58" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="59" name="PER ABEx1 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="60" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="61" name="PER ABEx1 GFCLK2 DIV^Value^3^0^0"/>
				<map modulesclass1="62" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="63" name="SATA DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="64" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="65" name="SECURE 32K DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="66" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="67" name="SYS CLK1 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="68" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="69" name="SYS CLK2 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="70" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="71" name="TIMER SYS CLK DIV^Value^1^0^0"/>
				<map modulesclass1="72" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass1="73" name="USB OTG DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="74" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="75" name="VIDEO1 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="76" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="77" name="VIDEO1 CLK2 DIV^Value^3^0^0"/>
				<map modulesclass1="78" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="79" name="VIDEO1 DIV CLK^Value^3^0^0"/>
				<map modulesclass1="80" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="81" name="VIDEO2 DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="82" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="83" name="VIDEO2 CLK2 DIV^Value^3^0^0"/>
				<map modulesclass1="84" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="85" name="VIDEO2 DIV CLK^Value^3^0^0"/>
				<map modulesclass1="86" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="87" name="MMC1 FCLK DIV^Value^2^0^0"/>
				<map modulesclass1="88" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="89" name="MMC2 FCLK DIV^Value^2^0^0"/>
				<map modulesclass1="90" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="91" name="L2INSTR TS GCLK DIV^Value^2^0^0"/>
				<map modulesclass1="92" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="93" name="QSPI GFLCK DIV^Value^2^0^0"/>
				<map modulesclass1="94" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="95" name="MMC3 GFCLK DIV^Value^2^0^0"/>
				<map modulesclass1="96" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass1="97" name="EVE DCLK DIV^Value^3^0^0"/>
				<map modulesclass1="98" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass1="99" name="L4 ROOT CLK DIV^Value^1^0^0"/>
			</mapping>	


			<!-- x Lookup for clk source selection update names -->
			<mapping id="modulesclass2.name">
				<map modulesclass2="1" name="ATL DPLL CLK MUX^Value^2^0^0"/>
				<map modulesclass2="2" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="3" name="ATL GFCLK MUX^Value^2^0^0"/>
				<map modulesclass2="4" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="5" name="VIP1 GCLK MUX^Value^1^0^0"/>
				<map modulesclass2="6" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="7" name="VIP2 GCLK MUX^Value^1^0^0"/>
				<map modulesclass2="8" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="9" name="VIP3 GCLK MUX^Value^1^0^0"/>
				<map modulesclass2="10" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="11" name="ABE DPLL BYPASS CLK MUX^Value^1^0^0"/>
				<map modulesclass2="12" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="13" name="ABE DPLL CLK MUX^Value^1^0^0"/>
				<map modulesclass2="14" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="15" name="ABE DPLL SYS CLK MUX^Value^1^0^0"/>
				<map modulesclass2="16" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="17" name="ADC GFCLK MUX^Value^2^0^0"/>
				<map modulesclass2="18" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="19" name="MCASP1 AHCLKR MUX^Value^4^0^0"/>
				<map modulesclass2="20" name="MCASP1 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="21" name="MCASP1 AUX GFCLK MUX^Value^2^0^0"/>
				<map modulesclass2="22" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="23" name="DPLL ABE BYP M2^Value^1^0^0"/>
				<map modulesclass2="24" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="25" name="DPLL CORE BYP M2^Value^1^0^0"/>
				<map modulesclass2="26" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="27" name="DPLL GMAC BYP M3^Value^1^0^0"/>
				<map modulesclass2="28" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="29" name="DPLL DDR BYP M2^Value^1^0^0"/>
				<map modulesclass2="30" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="31" name="DPLL DSP BYP M2^Value^1^0^0"/>
				<map modulesclass2="32" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="33" name="DPLL EVE BYP M2^Value^1^0^0"/>
				<map modulesclass2="34" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="35" name="DPLL GMAC BYP M2^Value^1^0^0"/>
				<map modulesclass2="36" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="37" name="DPLL GPU BYP M2^Value^1^0^0"/>
				<map modulesclass2="38" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="39" name="---RESERVED---^Value^4^0^0"/>
				<map modulesclass2="40" name="DPLL IVA BYP M2^Value^1^0^0"/>
				<map modulesclass2="41" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="42" name="DPLL MPU BYP M2^Value^1^0^0"/>
				<map modulesclass2="43" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="44" name="---RESERVED---^Value^4^0^0"/>
				<map modulesclass2="45" name="DPLL PER BYP M2^Value^1^0^0"/>
				<map modulesclass2="46" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="47" name="DPLL USB BYP M2^Value^1^0^0"/>
				<map modulesclass2="48" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="49" name="EVE CLK^Value^1^0^0"/>
				<map modulesclass2="50" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="51" name="HDMI DPLL CLK MUX^Value^1^0^0"/>
				<map modulesclass2="52" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="53" name="IPU1 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="54" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="55" name="VIDEO1 DPLL CLK MUX^Value^1^0^0"/>
				<map modulesclass2="56" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="57" name="VIDEO2 DPLL CLK MUX^Value^1^0^0"/>
				<map modulesclass2="58" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="59" name="WKUPAO CLK MUX^Value^1^0^0"/>
				<map modulesclass2="60" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="61" name="RMII REF CLK MUX^Value^1^0^0"/>
				<map modulesclass2="62" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="63" name="GMAC RET CLK MUX^Value^3^0^0"/>
				<map modulesclass2="64" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass2="65" name="GPU CORE GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="66" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="67" name="GPU HYD GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="68" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="69" name="TIMER5 GCLK MUX^Value^4^0^0"/>
				<map modulesclass2="70" name="TIMER6 GCLK MUX^Value^4^0^0"/>
				<map modulesclass2="71" name="TIMER7 GCLK MUX^Value^4^0^0"/>
				<map modulesclass2="72" name="TIMER8 GCLK MUX^Value^4^0^0"/>
				<map modulesclass2="73" name="UART6 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="74" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="75" name="MMC1 FCLK MUX^Value^1^0^0"/>
				<map modulesclass2="76" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="77" name="MMC2 FCLK MUX^Value^1^0^0"/>
				<map modulesclass2="78" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="79" name="MCASP2 AHCLKR MUX^Value^4^0^0"/>
				<map modulesclass2="79" name="MCASP2 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="80" name="MCASP2 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="81" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="82" name="MCASP3 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="83" name="MCASP3 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="84" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="85" name="MCASP4 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="86" name="MCASP4 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="87" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="88" name="MCASP5 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="89" name="MCASP5 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="90" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="91" name="MCASP6 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="92" name="MCASP6 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="93" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="94" name="MCASP7 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="95" name="MCASP7 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="96" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="97" name="MCASP8 AHCLKX MUX^Value^4^0^0"/>
				<map modulesclass2="98" name="MCASP8 AUX GCLK MUX^Value^2^0^0"/>
				<map modulesclass2="99" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass2="100" name="QSPI GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="101" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="102" name="UART7 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="103" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="104" name="UART8 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="105" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="106" name="UART9 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="107" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="108" name="TIMER13 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="109" name="TIMER14 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="110" name="TIMER15 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="111" name="TIMER16 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="112" name="MMC3 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="113" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="114" name="MMC4 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="115" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="116" name="TIMER10 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="117" name="TIMER11 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="118" name="TIMER2 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="119" name="TIMER3 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="120" name="TIMER4 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="121" name="TIMER9 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="122" name="UART1 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="123" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="124" name="UART2 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="125" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="126" name="UART3 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="127" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="128" name="UART4 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="129" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="130" name="UART5 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="131" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="132" name="DCAN1 SYS CLK MUX^Value^1^0^0"/>
				<map modulesclass2="133" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass2="134" name="TIMER1 GFCLK MUX^Value^4^0^0"/>
				<map modulesclass2="135" name="UART10 GFCLK MUX^Value^1^0^0"/>
				<map modulesclass2="136" name="---RESERVED---^Value^3^0^0"/>
			</mapping>	


	<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->
			<!-- x Lookup for CORE dpll settings update names -->
			<mapping id="modulesclass3.name">
				<map modulesclass3="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass3="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass3="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass3="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass3="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass3="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass3="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass3="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass3="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass3="9" name="---RESERVED---^Value^8^0^0"/>
				<map modulesclass3="10" name="DPLL Setting H12^Value^6^0^0"/>
				<map modulesclass3="11" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass3="12" name="DPLL Setting H13^Value^6^0^0"/>
				<map modulesclass3="13" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass3="14" name="DPLL Setting H14^Value^6^0^0"/>
				<map modulesclass3="15" name="---RESERVED---^value^2^0^0"/>
				<map modulesclass3="16" name="---RESERVED---^value^8^0^0"/>
				<map modulesclass3="17" name="DPLL Setting H22^Value^6^0^0"/>
				<map modulesclass3="18" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass3="19" name="DPLL Setting H23^Value^6^0^0"/>
				<map modulesclass3="20" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass3="21" name="DPLL Setting H24^Value^6^0^0"/>
				<map modulesclass3="22" name="---RESERVED---^Value^2^0^0"/>
			</mapping>	

			<!-- x Lookup for MPU dpll settings update names -->
			<mapping id="modulesclass4.name">
				<map modulesclass4="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass4="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass4="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass4="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass4="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass4="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass4="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass4="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass4="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass4="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass4="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for IVA dpll settings update names -->
			<mapping id="modulesclass5.name">
				<map modulesclass5="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass5="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass5="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass5="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass5="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass5="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass5="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass5="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass5="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass5="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass5="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for ABE dpll settings update names -->
			<mapping id="modulesclass6.name">
				<map modulesclass6="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass6="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass6="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass6="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass6="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass6="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass6="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass6="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="8" name="DPLL Setting M3^Value^5^0^0"/>
				<map modulesclass6="9" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass6="10" name="---RESERVED---^Value^16^0^0"/>
				<map modulesclass6="11" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass6="12" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for DDR dpll settings update names -->
			<mapping id="modulesclass7.name">
				<map modulesclass7="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass7="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass7="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass7="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass7="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass7="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass7="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass7="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass7="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass7="9" name="DPLL Setting H11^Value^6^0^0"/>
				<map modulesclass7="10" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass7="9" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass7="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for PER dpll settings update names -->
			<mapping id="modulesclass8.name">
				<map modulesclass8="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass8="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass8="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass8="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass8="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass8="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass8="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass8="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass8="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass7="9" name="DPLL Setting H11^Value^6^0^0"/>
				<map modulesclass7="10" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass8="11" name="DPLL Setting H12^Value^6^0^0"/>
				<map modulesclass8="12" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass8="13" name="DPLL Setting H13^Value^6^0^0"/>
				<map modulesclass8="14" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass8="15" name="DPLL Setting H14^Value^6^0^0"/>
				<map modulesclass8="16" name="---RESERVED---^value^2^0^0"/>
				<map modulesclass8="17" name="---RESERVED---^value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for DSP dpll settings update names -->
			<mapping id="modulesclass6.name">
				<map modulesclass9="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass9="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass9="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass9="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass9="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass9="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass9="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass9="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass9="8" name="DPLL Setting M3^Value^5^0^0"/>
				<map modulesclass9="9" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass9="10" name="---RESERVED---^Value^16^0^0"/>
				<map modulesclass9="11" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass9="12" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for EVE dpll settings update names -->
			<mapping id="modulesclass10.name">
				<map modulesclass10="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass10="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass10="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass10="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass10="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass10="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass10="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass10="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass10="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass10="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass10="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for GMAC dpll settings update names -->
			<mapping id="modulesclass11.name">
				<map modulesclass11="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass11="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass11="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass11="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass11="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass11="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass11="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass11="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass11="8" name="DPLL Setting M3^Value^5^0^0"/>
				<map modulesclass11="9" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass11="10" name="---RESERVED---^Value^16^0^0"/>
				<map modulesclass11="11" name="DPLL Setting H11^Value^6^0^0"/>
				<map modulesclass11="12" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass11="13" name="DPLL Setting H12^Value^6^0^0"/>
				<map modulesclass11="14" name="---RESERVED---^Value^2^0^0"/>
				<map modulesclass11="15" name="DPLL Setting H13^Value^6^0^0"/>
				<map modulesclass11="16" name="---RESERVED---^Value^10^0^0"/>
				<map modulesclass11="17" name="---RESERVED---^value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for GPU dpll settings update names -->
			<mapping id="modulesclass12.name">
				<map modulesclass12="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass12="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass12="2" name="DPLL Setting N^Value^7^0^0"/>
				<map modulesclass12="3" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass12="4" name="DPLL Setting M^Value^11^0^0"/>
				<map modulesclass12="5" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass12="6" name="DPLL Setting M2^Value^5^0^0"/>
				<map modulesclass12="7" name="---RESERVED---^Value^3^0^0"/>
				<map modulesclass12="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass12="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass12="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for USB dpll settings update names -->
			<mapping id="modulesclass13.name">
				<map modulesclass13="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass13="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass13="2" name="DPLL Setting N^Value^8^0^0"/>
				<map modulesclass13="3" name="DPLL Setting M^Value^12^0^0"/>
				<map modulesclass13="4" name="---RESERVED---^Value^4^0^0"/>
				<map modulesclass13="5" name="DPLL Setting M2^Value^7^0^0"/>
				<map modulesclass13="6" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass13="7" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass13="8" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass13="9" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for PCIE dpll settings update names -->
			<mapping id="modulesclass14.name">
				<map modulesclass14="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass14="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass14="2" name="DPLL Setting N^Value^1^0^0"/>
				<map modulesclass14="3" name="---RESERVED---^Value^7^0^0"/>
				<map modulesclass14="4" name="DPLL Setting M^Value^1^0^0"/>
				<map modulesclass14="5" name="---RESERVED---^Value^7^0^0"/>
				<map modulesclass14="6" name="DPLL Setting M2^Value^1^0^0"/>
				<map modulesclass14="7" name="---RESERVED---^Value^7^0^0"/>
				<map modulesclass14="8" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass14="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass14="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

			<!-- x Lookup for PCIE_REF dpll settings update names -->
			<mapping id="modulesclass15.name">
				<map modulesclass15="0" name="DPLL Status^State^3^2^0"/>
				<map modulesclass15="1" name="---RESERVED---^Value^5^0^0"/>
				<map modulesclass15="2" name="DPLL Setting N^Value^8^0^0"/>
				<map modulesclass15="4" name="DPLL Setting M^Value^12^0^0"/>
				<map modulesclass15="5" name="---RESERVED---^Value^4^0^0"/>
				<map modulesclass15="6" name="DPLL Setting M2^Value^7^0^0"/>
				<map modulesclass15="7" name="---RESERVED---^Value^1^0^0"/>
				<map modulesclass15="8" name="---RESERVED---^Value^24^0^0"/>
				<map modulesclass15="9" name="---RESERVED---^Value^32^0^0"/>
				<map modulesclass15="10" name="---RESERVED---^Value^32^0^0"/>
			</mapping>	

	<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->
			<!-- x Lookup for Target activity (8-bit counters) ACT_CM1 -->
			<mapping id="modulesclass16.name">
				<map modulesclass16="0" name="SECURITY IDLE^Value^8^0^0"/>
				<map modulesclass16="1" name="CORE IDLE^Value^8^0^0"/>
				<map modulesclass16="2" name="BB2D IDLE^Value^8^0^0"/>
				<map modulesclass16="3" name="L2INIT IDLE^Value^8^0^0"/>
				<map modulesclass16="4" name="L4PER IDLE^Value^8^0^0"/>
				<map modulesclass16="5" name="UART IDLE^Value^8^0^0"/>
				<map modulesclass16="6" name="SMARTREFLEX IDLE^Value^8^0^0"/>
				<map modulesclass16="7" name="DMA IDLE^Value^8^0^0"/>
				<map modulesclass16="8" name="DMM IDLE^Value^8^0^0"/>
				<map modulesclass16="9" name="DSP1 IDLE^Value^8^0^0"/>
				<map modulesclass16="10" name="DSP2 IDLE^Value^8^0^0"/>
				<map modulesclass16="11" name="DSS IDLE^Value^8^0^0"/>
				<map modulesclass16="12" name="EFUSE_CTRL_CUST IDLE^Value^8^0^0"/>
				<map modulesclass16="13" name="GP_TIM IDLE^Value^8^0^0"/>
				<map modulesclass16="14" name="EMIF1 IDLE^Value^8^0^0"/>
				<map modulesclass16="15" name="EMIF2 IDLE^Value^8^0^0"/>
				<map modulesclass16="16" name="EMIF_OCP_FW IDLE^Value^8^0^0"/>
				<map modulesclass16="17" name="EVE1.EVE_SLAVE_PM^Value^8^0^0"/>
				<map modulesclass16="18" name="EVE2.EVE_SLAVE_PM^Value^8^0^0"/>
				<map modulesclass16="19" name="EVE3.EVE_SLAVE_PM^Value^8^0^0"/>
				<map modulesclass16="20" name="EVE4.EVE_SLAVE_PM^Value^8^0^0"/>
				<map modulesclass16="21" name="GPMC IDLE^Value^8^0^0"/>
				<map modulesclass16="22" name="GPU IDLE^Value^8^0^0"/>
				<map modulesclass16="23" name="USB IDLE^Value^8^0^0"/>
				<map modulesclass16="24" name="I2C IDLE^Value^8^0^0"/>
				<map modulesclass16="25" name="VIVPE IDLE^Value^8^0^0"/>
				<map modulesclass16="26" name="TIMER IDLE^Value^8^0^0"/>
				<map modulesclass16="27" name="IPU1 IDLE^Value^8^0^0"/>
				<map modulesclass16="28" name="IPU2 IDLE^Value^8^0^0"/>
				<map modulesclass16="29" name="IVA IDLE^Value^8^0^0"/>
				<map modulesclass16="30" name="L3_INSTR IDLE^Value^8^0^0"/>
				<map modulesclass16="31" name="L3_MAIN1 IDLE^Value^8^0^0"/>
				<map modulesclass16="32" name="L3_MAIN2 IDLE^Value^8^0^0"/>
				<map modulesclass16="33" name="L4_CFG IDLE^Value^8^0^0"/>
				<map modulesclass16="34" name="L4_PER1 IDLE^Value^8^0^0"/>
				<map modulesclass16="35" name="L4_PER2 IDLE^Value^8^0^0"/>
				<map modulesclass16="36" name="L4_PER3 IDLE^Value^8^0^0"/>
				<map modulesclass16="37" name="MAILBOX IDLE^Value^8^0^0"/>
				<map modulesclass16="38" name="MCASP IDLE^Value^8^0^0"/>
				<map modulesclass16="39" name="MCSPI IDLE^Value^8^0^0"/>
				<map modulesclass16="40" name="RTCSS.RTC.SLVP^Value^8^0^0"/>
				<map modulesclass16="41" name="MMC IDLE^Value^8^0^0"/>
				<map modulesclass16="42" name="MMU IDLE^Value^8^0^0"/>
				<map modulesclass16="43" name="MPU IDLE^Value^8^0^0"/>
				<map modulesclass16="44" name="MPU_MPU_DBG IDLE^Value^8^0^0"/>
				<map modulesclass16="45" name="OCMC IDLE^Value^8^0^0"/>
				<map modulesclass16="46" name="OCP2SCP IDLE^Value^8^0^0"/>
				<map modulesclass16="47" name="SATA IDLE^Value^8^0^0"/>
				<map modulesclass16="48" name="PCIESS IDLE^Value^8^0^0"/>
				<map modulesclass16="49" name="PRUSSPWMSS IDLE^Value^8^0^0"/>
			</mapping>	


			<!-- x Lookup for Target activity (4-bit counters) - ACT_CM1 -->
			<mapping id="modulesclass17.name">
				<map modulesclass17="0" name="SECURITY IDLE^Value^4^0^0"/>
				<map modulesclass17="1" name="CORE IDLE^Value^4^0^0"/>
				<map modulesclass17="2" name="BB2D IDLE^Value^4^0^0"/>
				<map modulesclass17="3" name="L3INIT IDLE^Value^4^0^0"/>
				<map modulesclass17="4" name="L4PER IDLE^Value^4^0^0"/>
				<map modulesclass17="5" name="UART IDLE^Value^4^0^0"/>
				<map modulesclass17="6" name="SMARTREFLEX IDLE^Value^4^0^0"/>
				<map modulesclass17="7" name="DMA IDLE^Value^4^0^0"/>
				<map modulesclass17="8" name="DMM IDLE^Value^4^0^0"/>
				<map modulesclass17="9" name="DSP1 IDLE^Value^4^0^0"/>
				<map modulesclass17="10" name="DSP2 IDLE^Value^4^0^0"/>
				<map modulesclass17="11" name="DSS IDLE^Value^4^0^0"/>
				<map modulesclass17="12" name="EFUSE_CNTR_CUST IDLE^Value^4^0^0"/>
				<map modulesclass17="13" name="GP_TIM IDLE^Value^4^0^0"/>
				<map modulesclass17="14" name="EMIF1 IDLE^Value^4^0^0"/>
				<map modulesclass17="15" name="EMIF2 IDLE^Value^4^0^0"/>
				<map modulesclass17="16" name="EMIF_OCP_FW IDLE^Value^4^0^0"/>
				<map modulesclass17="16" name="EMIF_OCP_FW IDLE^Value^4^0^0"/>
				<map modulesclass17="18" name="EVE2.EVE_SLAVE_PM^Value^4^0^0"/>
				<map modulesclass17="19" name="EVE3.EVE_SLAVE_PM^Value^4^0^0"/>
				<map modulesclass17="20" name="EVE4.EVE_SLAVE_PM^Value^4^0^0"/>
				<map modulesclass17="21" name="GPMC IDLE^Value^4^0^0"/>
				<map modulesclass17="22" name="GPU IDLE^Value^4^0^0"/>
				<map modulesclass17="23" name="USB IDLE^Value^4^0^0"/>
				<map modulesclass17="24" name="I2C IDLE^Value^4^0^0"/>
				<map modulesclass17="25" name="VIVPE IDLE^Value^4^0^0"/>
				<map modulesclass17="26" name="TIMER IDLE^Value^4^0^0"/>
				<map modulesclass17="27" name="IPU1 IDLE^Value^4^0^0"/>
				<map modulesclass17="28" name="IPU2 IDLE^Value^4^0^0"/>
				<map modulesclass17="29" name="IVA IDLE^Value^4^0^0"/>
				<map modulesclass17="30" name="L3_INSTR IDLE^Value^4^0^0"/>
				<map modulesclass17="31" name="L3_MAIN1 IDLE^Value^4^0^0"/>
				<map modulesclass17="32" name="L3_MAIN2 IDLE^Value^4^0^0"/>
				<map modulesclass17="33" name="L4_CFG IDLE^Value^4^0^0"/>
				<map modulesclass17="34" name="L4_PER1 IDLE^Value^4^0^0"/>
				<map modulesclass17="35" name="L4_PER2 IDLE^Value^4^0^0"/>
				<map modulesclass17="36" name="L4_PER3 IDLE^Value^4^0^0"/>
				<map modulesclass17="37" name="MAILBOX IDLE^Value^4^0^0"/>
				<map modulesclass17="38" name="MCASP IDLE^Value^4^0^0"/>
				<map modulesclass17="39" name="MCSPI IDLE^Value^4^0^0"/>
				<map modulesclass17="40" name="RTCSS.RTC.SLVP^Value^4^0^0"/>
				<map modulesclass17="41" name="MMC IDLE^Value^4^0^0"/>
				<map modulesclass17="42" name="MMU IDLE^Value^4^0^0"/>
				<map modulesclass17="43" name="MPU IDLE^Value^4^0^0"/>
				<map modulesclass17="44" name="MPU_MPU_DBG IDLE^Value^4^0^0"/>
				<map modulesclass17="45" name="OCMC IDLE^Value^4^0^0"/>
				<map modulesclass17="46" name="OCP2SCP IDLE^Value^4^0^0"/>
				<map modulesclass17="47" name="SATA IDLE^Value^4^0^0"/>
				<map modulesclass17="48" name="PCIESS IDLE^Value^4^0^0"/>
				<map modulesclass17="49" name="PRUSSPWMSS IDLE^Value^4^0^0"/>
			</mapping>	
	
			
	<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->
			<!-- x Lookup for Initiator activity (8-bit counters) - ACT_CM1 -->
			<mapping id="modulesclass18.name">
				<map modulesclass18="0" name="CPGMAC.CPGMACSS_R.MSTANDBYP^Value^8^0^0"/>
				<map modulesclass18="1" name="CS11 STANDBY^Value^8^0^0"/>
				<map modulesclass18="2" name="MPU_CPU0^Value^8^0^0"/>
				<map modulesclass18="3" name="MPU_CPU1^Value^8^0^0"/>
				<map modulesclass18="4" name="MPU STANDBY^Value^8^0^0"/>
				<map modulesclass18="5" name="DMA_SYSTEM STANDBY^Value^8^0^0"/>
				<map modulesclass18="6" name="BB2D STANDBY^Value^8^0^0"/>
				<map modulesclass18="7" name="DSS STANDBY^Value^8^0^0"/>
				<map modulesclass18="8" name="GPU STANDBY^Value^8^0^0"/>
				<map modulesclass18="9" name="IVA STANDBY^Value^8^0^0"/>
				<map modulesclass18="10" name="CSI2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="11" name="MMC1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="12" name="MMC2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="13" name="SATA STANDBY^Value^8^0^0"/>
				<map modulesclass18="14" name="DSP1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="15" name="DSP2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="16" name="EVE1_EVE_MASTER_PM^Value^8^0^0"/>
				<map modulesclass18="17" name="DMA_CRYPTO STANDBY^Value^8^0^0"/>
				<map modulesclass18="18" name="EVE2_EVE_MASTER_PM^Value^8^0^0"/>
				<map modulesclass18="19" name="EVE3_EVE_MASTER_PM^Value^8^0^0"/>
				<map modulesclass18="20" name="EVE4_EVE_MASTER_PM^Value^8^0^0"/>
				<map modulesclass18="21" name="IPU1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="22" name="IPU2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="23" name="MLB_SS_MLB_TOP_P STANDBY^Value^8^0^0"/>
				<map modulesclass18="24" name="PCIESS1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="25" name="PCIESS2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="26" name="PCIESS1_PWR_MSTP^Value^8^0^0"/>
				<map modulesclass18="27" name="PCIESS2_PWR_MSTP^Value^8^0^0"/>
				<map modulesclass18="28" name="TPTC1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="29" name="TPTC2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="30" name="USB_OTG_SS1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="31" name="USB_OTG_SS2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="32" name="USB_OTG_SS3 STANDBY^Value^8^0^0"/>
				<map modulesclass18="33" name="USB_OTG_SS4 STANDBY^Value^8^0^0"/>
				<map modulesclass18="34" name="VIP1 STANDBY^Value^8^0^0"/>
				<map modulesclass18="35" name="VIP2 STANDBY^Value^8^0^0"/>
				<map modulesclass18="36" name="VIP3 STANDBY^Value^8^0^0"/>
				<map modulesclass18="37" name="VPE STANDBY^Value^8^0^0"/>
			</mapping>	


			<!-- x Lookup for Initiator activity (8-bit counters) - ACT_CM1 -->
			<mapping id="modulesclass19.name">
				<map modulesclass19="0" name="CPGMAC.CPGMACSS_R.MSTANDBYP^Value^8^0^0"/>
				<map modulesclass19="1" name="CSM STANDBY^Value^4^0^0"/>
				<map modulesclass19="2" name="MPU_CPU0^Value^4^0^0"/>
				<map modulesclass19="3" name="MPU_CPU1^Value^4^0^0"/>
				<map modulesclass19="4" name="MPU STANDBY^Value^4^0^0"/>
				<map modulesclass19="5" name="DMA_SYSTEM STANDBY^Value^4^0^0"/>
				<map modulesclass19="6" name="BB2D STANDBY^Value^4^0^0"/>
				<map modulesclass19="7" name="DSS STANDBY^Value^4^0^0"/>
				<map modulesclass19="8" name="GPU STANDBY^Value^4^0^0"/>
				<map modulesclass19="9" name="IVA STANDBY^Value^4^0^0"/>
				<map modulesclass19="10" name="CSI2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="11" name="MMC1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="12" name="MMC2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="13" name="SATA STANDBY^Value^4^0^0"/>
				<map modulesclass19="14" name="DSP1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="15" name="DSP2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="16" name="EVE1_EVE_MASTER_PM^Value^4^0^0"/>
				<map modulesclass19="17" name="DMA_CRYPTO STANDBY^Value^4^0^0"/>
				<map modulesclass19="18" name="EVE2_EVE_MASTER_PM^Value^4^0^0"/>
				<map modulesclass19="19" name="EVE3_EVE_MASTER_PM^Value^4^0^0"/>
				<map modulesclass19="20" name="EVE4_EVE_MASTER_PM^Value^4^0^0"/>
				<map modulesclass19="21" name="IPU1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="22" name="IPU2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="23" name="MLB_SS_MLB_TOP_P STANDBY^Value^4^0^0"/>
				<map modulesclass19="24" name="PCIESS1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="25" name="PCIESS2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="26" name="PCIESS1_PWR_MSTP^Value^4^0^0"/>
				<map modulesclass19="27" name="PCIESS2_PWR_MSTP^Value^4^0^0"/>
				<map modulesclass19="28" name="TPTC1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="29" name="TPTC2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="30" name="USB_OTG_SS1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="31" name="USB_OTG_SS2 STANDBY^Value^4^0^0"/>
				<map modulesclass19="32" name="USB_OTG_SS3 STANDBY^Value^4^0^0"/>
				<map modulesclass19="33" name="USB_OTG_SS4 STANDBY^Value^4^0^0"/>
				<map modulesclass19="34" name="VIP1 STANDBY^Value^4^0^0"/>
				<map modulesclass19="35" name="VIP2 STANDBY^Value^4^0^0"/>
				<map modulesclass18="36" name="VIP3 STANDBY^Value^4^0^0"/>
				<map modulesclass18="37" name="VPE STANDBY^Value^4^0^0"/>
			</mapping>	

			<!-- x Lookup for Logic Voltage Domain OPP Change -->
			<mapping id="modulesclass20.name">
				<map modulesclass20="0" name="---RESERVED---^^Value^32^0^1"/>
			</mapping>	


			<!-- x Lookup for Memory Voltage Domain OPP Change -->
			<mapping id="modulesclass21.name">
				<map modulesclass21="0" name="VDD VOTR_M^State^1^3^0"/>
				<map modulesclass21="1" name="---RESERVED---^State^7^0^0"/>	
				<map modulesclass21="2" name="VDD DSPEVE_M^State^1^3^0"/>
				<map modulesclass21="3" name="---RESERVED---^State^7^0^0"/>		
				<map modulesclass21="4" name="VDD GPU_M^State^1^3^0"/>
				<map modulesclass21="5" name="---RESERVED---^State^7^0^0"/>		
				<map modulesclass21="6" name="VDD MPU_M^State^1^3^0"/>
			</mapping>	

	<!-- Class string ^ class string type ^ module bit size ^ Data message ID ^ MessageIsDataValue-->
			<!-- x Lookup for Logic Power Domain State Change -->
			<mapping id="modulesclass22.name">
				<map modulesclass22="0" name="MPU^State^2^6^0"/>
				<map modulesclass22="1" name="CPU0^State^2^6^0"/>
				<map modulesclass22="2" name="CPU1^State^2^6^0"/>
				<map modulesclass22="3" name="DSP1^State^2^6^0"/>
				<map modulesclass22="4" name="DSP2^State^2^6^0"/>
				<map modulesclass22="5" name="CORE^State^2^6^0"/>
				<map modulesclass22="6" name="IVA^State^2^6^0"/>
				<map modulesclass22="7" name="CAM^State^2^6^0"/>
				<map modulesclass22="8" name="DSS^State^2^6^0"/>
				<map modulesclass22="9" name="GPU^State^2^6^0"/>
				<map modulesclass22="10" name="L3INT^State^2^6^0"/>
				<map modulesclass22="11" name="L4PER^State^2^6^0"/>
				<map modulesclass22="12" name="CUSTEFUSE^State^2^6^0"/>
				<map modulesclass22="13" name="EVE1^State^2^6^0"/>
				<map modulesclass22="14" name="EVE2^State^2^6^0"/>
				<map modulesclass22="15" name="EVE3^State^2^6^0"/>
				<map modulesclass22="16" name="EVE4^State^2^6^0"/>
				<map modulesclass22="17" name="IPU^State^2^6^0"/>
				<map modulesclass22="18" name="VPE^State^2^6^0"/>
			</mapping>			
			
			<!-- x Lookup for Memory Power Domain State Change -->
			<mapping id="modulesclass23.name">
				<map modulesclass23="0" name="MPU L2^State^2^6^0"/>
				<map modulesclass23="1" name="MPU RAM^State^2^6^0"/>
				<map modulesclass23="2" name="MPU CPU0 L1^State^2^6^0"/>
				<map modulesclass23="3" name="MPU CPU1 L1^State^2^6^0"/>
				<map modulesclass23="4" name="IPU AESSMEM^State^2^6^0"/>
				<map modulesclass23="5" name="DSP1 EDMA^State^2^6^0"/>
				<map modulesclass23="6" name="DSP1 L1^State^2^6^0"/>
				<map modulesclass23="7" name="DSP1 L2^State^2^6^0"/>
				<map modulesclass23="8" name="DSP2 EDMA^State^2^6^0"/>
				<map modulesclass23="9" name="CORE NRET BANK^State^2^6^0"/>
				<map modulesclass23="10" name="CORE OCMRAM^State^2^6^0"/>
				<map modulesclass23="11" name="CORE IPU L2RAM^State^2^6^0"/>
				<map modulesclass23="12" name="CORE IPU UNICACHE^State^2^6^0"/>
				<map modulesclass23="13" name="CORE OTHER BANK^State^2^6^0"/>
				<map modulesclass23="14" name="IVA HWA MEM^State^2^6^0"/>
				<map modulesclass23="15" name="IVA SL2 MEM^State^2^6^0"/>
				<map modulesclass23="16" name="IVA TCMI MEM^State^2^6^0"/>
				<map modulesclass23="17" name="IVA TCM2 MEM^State^2^6^0"/>
				<map modulesclass23="18" name="DSP2 L1^State^2^6^0"/>
				<map modulesclass23="19" name="DSS MEM^State^2^6^0"/>
				<map modulesclass23="20" name="GPU MEM^State^2^6^0"/>
				<map modulesclass23="21" name="L3INIT BANK1^State^2^6^0"/>
				<map modulesclass23="22" name="L3INIT BANK2^State^2^6^0"/>
				<map modulesclass23="23" name="L4PER RETAINED BANK^State^2^6^0"/>
				<map modulesclass23="24" name="L4PER NONRETAINED BANK^State^2^6^0"/>
				<map modulesclass23="25" name="DSP2 L2^State^2^6^0"/>
				<map modulesclass23="26" name="EVE1 BANK^State^2^6^0"/>
				<map modulesclass23="27" name="EVE2 BANK^State^2^6^0"/>
				<map modulesclass23="28" name="EVE3 BANK^State^2^6^0"/>
				<map modulesclass23="29" name="EVE4 BANK^State^2^6^0"/>
				<map modulesclass23="30" name="L3INIT GMAC BANK^State^2^6^0"/>
				<map modulesclass23="31" name="IPU PERIPHMEM^State^2^6^0"/>
				<map modulesclass23="32" name="CAM VIP BANK^State^2^6^0"/>
				<map modulesclass23="33" name="VPE BANK^State^2^6^0"/>
			</mapping>	


			<!-- Lookup for CM Event String 1 -->
			<mapping id="cmeventstring1.name">
				<map cmeventstring1="1" name="Off"/>
				<map cmeventstring1="2" name="On"/>
			</mapping>


			<mapping id="cmeventstring2.name">
				<map cmeventstring2="1" name="DPLL is not yet initialized or internal FSM are in transient state"/>
				<map cmeventstring2="2" name="DPLL STATUS = LP Stop"/>
				<map cmeventstring2="3" name="DPLL STATUS = FR Stop"/>
				<map cmeventstring2="4" name="DPLL STATUS = reserved"/>
				<map cmeventstring2="5" name="DPLL STATUS = bad data"/>
				<map cmeventstring2="6" name="DPLL STATUS = LP Bypass"/>
				<map cmeventstring2="7" name="DPLL STATUS = FR Bypass"/>
				<map cmeventstring2="8" name="DPLL STATUS = Locked"/>
			</mapping>

			<!-- Lookup for Voltage Domain OPP -->
			<mapping id="cmeventstring3.name">
				<map cmeventstring3="0" name="LDO is in SLEEP mode and operating at trimmed voltage"/>
				<map cmeventstring3="1" name="LDO is in ON mode and operating at normal voltage."/>
			</mapping>

			<!-- Lookup for PM Event String 2 -->
			<mapping id="cmeventstring4.name">
                <map cmeventstring4="1" name="Off"/>
                <map cmeventstring4="2" name="bad data"/>
                <map cmeventstring4="3" name="bad data"/>
                <map cmeventstring4="4" name="bad data"/>
                <map cmeventstring4="5" name="OSWR"/>
                <map cmeventstring4="6" name="Hg Slow"/>
                <map cmeventstring4="7" name="CSWR"/>
                <map cmeventstring4="8" name="Hg Fast"/>
                <map cmeventstring4="9" name="bad data"/>
                <map cmeventstring4="10" name="bad data"/>
                <map cmeventstring4="11" name="Inactive"/>
                <map cmeventstring4="12" name="bad data"/>
                <map cmeventstring4="13" name="bad data"/>
                <map cmeventstring4="14" name="bad data"/>
                <map cmeventstring4="15" name="On"/>
                <map cmeventstring4="16" name="bad data"/>                
			</mapping>
			<!-- Lookup for Voltage Domain OPP -->
			<!-- The translation table can be found from PALMAS spec Page 41, under SMPS12_VOLTAGE register range table -->
			<!-- The value in name field is in mV -->
			<mapping id="cmeventstring5.name">
				<map cmeventstring5="0" name="0"/>
				<map cmeventstring5="1" name="500"/>
				<map cmeventstring5="2" name="500"/>
				<map cmeventstring5="3" name="500"/>
				<map cmeventstring5="4" name="500"/>
				<map cmeventstring5="5" name="500"/>
				<map cmeventstring5="6" name="500"/>
				<map cmeventstring5="7" name="510"/>
				<map cmeventstring5="8" name="520"/>
				<map cmeventstring5="9" name="530"/>
				<map cmeventstring5="10" name="540"/>
				<map cmeventstring5="11" name="550"/>
				<map cmeventstring5="12" name="560"/>
				<map cmeventstring5="13" name="570"/>
				<map cmeventstring5="14" name="580"/>
				<map cmeventstring5="15" name="590"/>
				<map cmeventstring5="16" name="600"/>
				<map cmeventstring5="17" name="610"/>
				<map cmeventstring5="18" name="620"/>
				<map cmeventstring5="19" name="630"/>
				<map cmeventstring5="20" name="640"/>
				<map cmeventstring5="21" name="650"/>
				<map cmeventstring5="22" name="660"/>
				<map cmeventstring5="23" name="670"/>
				<map cmeventstring5="24" name="680"/>
				<map cmeventstring5="25" name="690"/>
				<map cmeventstring5="26" name="700"/>
				<map cmeventstring5="27" name="710"/>
				<map cmeventstring5="28" name="720"/>
				<map cmeventstring5="29" name="730"/>
				<map cmeventstring5="30" name="740"/>
				<map cmeventstring5="31" name="750"/>
				<map cmeventstring5="32" name="760"/>
				<map cmeventstring5="33" name="770"/>
				<map cmeventstring5="34" name="780"/>
				<map cmeventstring5="35" name="790"/>
				<map cmeventstring5="36" name="800"/>
				<map cmeventstring5="37" name="810"/>
				<map cmeventstring5="38" name="820"/>
				<map cmeventstring5="39" name="830"/>
				<map cmeventstring5="40" name="840"/>
				<map cmeventstring5="41" name="850"/>
				<map cmeventstring5="42" name="860"/>
				<map cmeventstring5="43" name="870"/>
				<map cmeventstring5="44" name="880"/>
				<map cmeventstring5="45" name="890"/>
				<map cmeventstring5="46" name="900"/>
				<map cmeventstring5="47" name="910"/>
				<map cmeventstring5="48" name="920"/>
				<map cmeventstring5="49" name="930"/>
				<map cmeventstring5="50" name="940"/>
				<map cmeventstring5="51" name="950"/>
				<map cmeventstring5="52" name="960"/>
				<map cmeventstring5="53" name="970"/>
				<map cmeventstring5="54" name="980"/>
				<map cmeventstring5="55" name="990"/>
				<map cmeventstring5="56" name="1000"/>
				<map cmeventstring5="57" name="1010"/>
				<map cmeventstring5="58" name="1020"/>
				<map cmeventstring5="59" name="1030"/>
				<map cmeventstring5="60" name="1040"/>
				<map cmeventstring5="61" name="1050"/>
				<map cmeventstring5="62" name="1060"/>
				<map cmeventstring5="63" name="1070"/>
				<map cmeventstring5="64" name="1080"/>
				<map cmeventstring5="65" name="1090"/>
				<map cmeventstring5="66" name="1100"/>
				<map cmeventstring5="67" name="1110"/>
				<map cmeventstring5="68" name="1120"/>
				<map cmeventstring5="69" name="1130"/>
				<map cmeventstring5="70" name="1140"/>
				<map cmeventstring5="71" name="1150"/>
				<map cmeventstring5="72" name="1160"/>
				<map cmeventstring5="73" name="1170"/>
				<map cmeventstring5="74" name="1180"/>
				<map cmeventstring5="75" name="1190"/>
				<map cmeventstring5="76" name="1200"/>
				<map cmeventstring5="77" name="1210"/>
				<map cmeventstring5="78" name="1220"/>
				<map cmeventstring5="79" name="1230"/>
				<map cmeventstring5="80" name="1240"/>
				<map cmeventstring5="81" name="1250"/>
				<map cmeventstring5="82" name="1260"/>
				<map cmeventstring5="83" name="1270"/>
				<map cmeventstring5="84" name="1280"/>
				<map cmeventstring5="85" name="1290"/>
				<map cmeventstring5="86" name="1300"/>
				<map cmeventstring5="87" name="1310"/>
				<map cmeventstring5="88" name="1320"/>
				<map cmeventstring5="89" name="1330"/>
				<map cmeventstring5="90" name="1340"/>
				<map cmeventstring5="91" name="1350"/>
				<map cmeventstring5="92" name="1360"/>
				<map cmeventstring5="93" name="1370"/>
				<map cmeventstring5="94" name="1380"/>
				<map cmeventstring5="95" name="1390"/>
				<map cmeventstring5="96" name="1400"/>
				<map cmeventstring5="97" name="1410"/>
				<map cmeventstring5="98" name="1420"/>
				<map cmeventstring5="99" name="1430"/>
				<map cmeventstring5="100" name="1440"/>
				<map cmeventstring5="101" name="1450"/>
				<map cmeventstring5="102" name="1460"/>
				<map cmeventstring5="103" name="1470"/>
				<map cmeventstring5="104" name="1480"/>
				<map cmeventstring5="105" name="1490"/>
				<map cmeventstring5="106" name="1500"/>
				<map cmeventstring5="107" name="1510"/>
				<map cmeventstring5="108" name="1520"/>
				<map cmeventstring5="109" name="1530"/>
				<map cmeventstring5="110" name="1540"/>
				<map cmeventstring5="111" name="1550"/>
				<map cmeventstring5="112" name="1560"/>
				<map cmeventstring5="113" name="1570"/>
				<map cmeventstring5="114" name="1580"/>
				<map cmeventstring5="115" name="1590"/>
				<map cmeventstring5="116" name="1600"/>
				<map cmeventstring5="117" name="1610"/>
				<map cmeventstring5="118" name="1620"/>
				<map cmeventstring5="119" name="1630"/>
				<map cmeventstring5="120" name="1640"/>
				<map cmeventstring5="121" name="1650"/>
				<map cmeventstring5="122" name="1650"/>
				<map cmeventstring5="123" name="1650"/>
				<map cmeventstring5="124" name="1650"/>
				<map cmeventstring5="125" name="1650"/>
				<map cmeventstring5="126" name="1650"/>
				<map cmeventstring5="127" name="1650"/>
			</mapping>

			<mapping id="cmeventstring6.name">
				<map cmeventstring6="1" name="Off"/>
				<map cmeventstring6="2" name="Ret"/>
				<map cmeventstring6="3" name="Inactive"/>
				<map cmeventstring6="4" name="On"/>
			</mapping>


			<mapping id="masterid.proc">
				<map masterid="0xF8" proc="CSSTM_0"/>
				<map masterid="0xF4" proc="CSSTM_0"/>				
			</mapping>
			

			<mapping id="masterid.name">
				<map masterid="0xF8" name="CLOCKPRO"/>
				<map masterid="0xF4" name="CLOCKPRO"/>		
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xF8" width="64"/>
				<map masterid="0xF4" width="64"/>				
			</mapping>
			
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="StmDecoderUnitClockProfiler"/>
			</mapping>
		</module> 

		<module id="MOD_SMSET0" kind="SMSET" proc="CSSTM_0" version="1.0" >
		
			<mapping id="eventid.module">
				<map eventid="0" module="Invalid"/>
				<map eventid="1" module="iCONT1"/>
				<map eventid="2" module="iCONT1"/>
				<map eventid="3" module="iCONT1"/>
				<map eventid="4" module="iCONT1"/>
				<map eventid="5" module="iCONT1"/>
				<map eventid="6" module="iCONT1"/>
				<map eventid="7" module="iCONT1"/>
				<map eventid="8" module="iCONT1"/>
				<map eventid="9" module="iCONT1"/>
				<map eventid="10" module="iCONT1"/>
				<map eventid="11" module="iCONT1"/>
				<map eventid="12" module="iCONT1"/>
				<map eventid="13" module="iCONT2"/>
				<map eventid="14" module="iCONT2"/>
				<map eventid="15" module="iCONT2"/>
				<map eventid="16" module="iCONT2"/>
				<map eventid="17" module="iCONT2"/>
				<map eventid="18" module="iCONT2"/>
				<map eventid="19" module="iCONT2"/>
				<map eventid="20" module="iCONT2"/>
				<map eventid="21" module="iCONT2"/>
				<map eventid="22" module="iCONT2"/>
				<map eventid="23" module="iCONT2"/>
				<map eventid="24" module="iCONT2"/>
				<map eventid="25" module="iME3"/>
				<map eventid="26" module="iME3"/>
				<map eventid="27" module="iLF3"/>
				<map eventid="28" module="iLF3"/>
				<map eventid="29" module="iPE3"/>
				<map eventid="30" module="iPE3"/>
				<map eventid="31" module="iPE3"/>
				<map eventid="32" module="iPE3"/>
				<map eventid="33" module="iPE3"/>
				<map eventid="34" module="iPE3"/>
				<map eventid="35" module="CALC3"/>
				<map eventid="36" module="CALC3"/>
				<map eventid="37" module="CALC3"/>
				<map eventid="38" module="CALC3"/>
				<map eventid="39" module="CALC3"/>
				<map eventid="40" module="CALC3"/>
				<map eventid="41" module="ECD3"/>
				<map eventid="42" module="ECD3"/>
				<map eventid="43" module="ECD3"/>
				<map eventid="44" module="ECD3"/>
				<map eventid="45" module="ECD3"/>
				<map eventid="46" module="ECD3"/>
				<map eventid="47" module="MC3"/>
				<map eventid="48" module="MC3"/>
				<map eventid="49" module="MC3"/>
				<map eventid="50" module="MC3"/>
				<map eventid="51" module="MC3"/>
				<map eventid="52" module="MC3"/>
			</mapping>
					
			<mapping id="eventid.class">
				<map eventid="0" class="Invalid"/>
				<map eventid="1" class="task1"/>
				<map eventid="2" class="task1"/>
				<map eventid="3" class="task2"/>
				<map eventid="4" class="task2"/>
				<map eventid="5" class="task3"/>
				<map eventid="6" class="task3"/>
				<map eventid="7" class="task4"/>
				<map eventid="8" class="task4"/>
				<map eventid="9" class="task5"/>
				<map eventid="10" class="task5"/>
				<map eventid="11" class="task5"/>
				<map eventid="12" class="task5"/>
				<map eventid="13" class="task1"/>
				<map eventid="14" class="task1"/>
				<map eventid="15" class="task2"/>
				<map eventid="16" class="task2"/>
				<map eventid="17" class="task2"/>
				<map eventid="18" class="task2"/>
				<map eventid="19" class="task3"/>
				<map eventid="20" class="task3"/>
				<map eventid="21" class="task4"/>
				<map eventid="22" class="task4"/>
				<map eventid="23" class="task6"/>
				<map eventid="24" class="task6"/>
				<map eventid="25" class="computation"/>
				<map eventid="26" class="computation"/>
				<map eventid="27" class="computation"/>
				<map eventid="28" class="computation"/>
				<map eventid="29" class="load"/>
				<map eventid="30" class="load"/>
				<map eventid="31" class="computation"/>
				<map eventid="32" class="computation"/>
				<map eventid="33" class="store"/>
				<map eventid="34" class="store"/>
				<map eventid="35" class="load"/>
				<map eventid="36" class="load"/>
				<map eventid="37" class="computation"/>
				<map eventid="38" class="computation"/>
				<map eventid="39" class="store"/>
				<map eventid="40" class="store"/>
				<map eventid="41" class="load"/>
				<map eventid="42" class="load"/>
				<map eventid="43" class="computation"/>
				<map eventid="44" class="computation"/>
				<map eventid="45" class="store"/>
				<map eventid="46" class="store"/>
				<map eventid="47" class="load"/>
				<map eventid="48" class="load"/>
				<map eventid="49" class="computation"/>
				<map eventid="50" class="computation"/>
				<map eventid="51" class="store"/>
				<map eventid="52" class="store"/>
			</mapping>
					
			<mapping id="eventid.type">
				<map eventid="0" type="Invalid"/>
				<map eventid="1" type="Event"/>
				<map eventid="2" type="Event"/>
				<map eventid="3" type="Event"/>
				<map eventid="4" type="Event"/>
				<map eventid="5" type="Event"/>
				<map eventid="6" type="Event"/>
				<map eventid="7" type="Event"/>
				<map eventid="8" type="Event"/>
				<map eventid="9" type="Event"/>
				<map eventid="10" type="Event"/>
				<map eventid="11" type="Event"/>
				<map eventid="12" type="Event"/>
				<map eventid="13" type="Event"/>
				<map eventid="14" type="Event"/>
				<map eventid="15" type="Event"/>
				<map eventid="16" type="Event"/>
				<map eventid="17" type="Event"/>
				<map eventid="18" type="Event"/>
				<map eventid="19" type="Event"/>
				<map eventid="20" type="Event"/>
				<map eventid="21" type="Event"/>
				<map eventid="22" type="Event"/>
				<map eventid="23" type="Event"/>
				<map eventid="24" type="Event"/>
				<map eventid="25" type="Event"/>
				<map eventid="26" type="Event"/>
				<map eventid="27" type="Event"/>
				<map eventid="28" type="Event"/>
				<map eventid="29" type="Event"/>
				<map eventid="30" type="Event"/>
				<map eventid="31" type="Event"/>
				<map eventid="32" type="Event"/>
				<map eventid="33" type="Event"/>
				<map eventid="34" type="Event"/>
				<map eventid="35" type="Event"/>
				<map eventid="36" type="Event"/>
				<map eventid="37" type="Event"/>
				<map eventid="38" type="Event"/>
				<map eventid="39" type="Event"/>
				<map eventid="40" type="Event"/>
				<map eventid="41" type="Event"/>
				<map eventid="42" type="Event"/>
				<map eventid="43" type="Event"/>
				<map eventid="44" type="Event"/>
				<map eventid="45" type="Event"/>
				<map eventid="46" type="Event"/>
				<map eventid="47" type="Event"/>
				<map eventid="48" type="Event"/>
				<map eventid="49" type="Event"/>
				<map eventid="50" type="Event"/>
				<map eventid="51" type="Event"/>
				<map eventid="52" type="Event"/>
			</mapping>
			
					
			<mapping id="eventid.msg">
				<map eventid="0" msg="Invalid"/>
				<map eventid="1" msg="start"/>
				<map eventid="2" msg="stop"/>
				<map eventid="3" msg="start"/>
				<map eventid="4" msg="stop"/>
				<map eventid="5" msg="start"/>
				<map eventid="6" msg="stop"/>
				<map eventid="7" msg="start"/>
				<map eventid="8" msg="stop"/>
				<map eventid="9" msg="start"/>
				<map eventid="10" msg="stop"/>
				<map eventid="11" msg="start"/>
				<map eventid="12" msg="stop"/>
				<map eventid="13" msg="start"/>
				<map eventid="14" msg="stop"/>
				<map eventid="15" msg="start"/>
				<map eventid="16" msg="stop"/>
				<map eventid="17" msg="start"/>
				<map eventid="18" msg="stop"/>
				<map eventid="19" msg="start"/>
				<map eventid="20" msg="stop"/>
				<map eventid="21" msg="start"/>
				<map eventid="22" msg="stop"/>
				<map eventid="23" msg="start"/>
				<map eventid="24" msg="stop"/>
				<map eventid="25" msg="start"/>
				<map eventid="26" msg="stop"/>
				<map eventid="27" msg="start"/>
				<map eventid="28" msg="stop"/>
				<map eventid="29" msg="start"/>
				<map eventid="30" msg="stop"/>
				<map eventid="31" msg="start"/>
				<map eventid="32" msg="stop"/>
				<map eventid="33" msg="start"/>
				<map eventid="34" msg="stop"/>
				<map eventid="35" msg="start"/>
				<map eventid="36" msg="stop"/>
				<map eventid="37" msg="start"/>
				<map eventid="38" msg="stop"/>
				<map eventid="39" msg="start"/>
				<map eventid="40" msg="stop"/>
				<map eventid="41" msg="start"/>
				<map eventid="42" msg="stop"/>
				<map eventid="43" msg="start"/>
				<map eventid="44" msg="stop"/>
				<map eventid="45" msg="start"/>
				<map eventid="46" msg="stop"/>
				<map eventid="47" msg="start"/>
				<map eventid="48" msg="stop"/>
				<map eventid="49" msg="start"/>
				<map eventid="50" msg="stop"/>
				<map eventid="51" msg="start"/>
				<map eventid="52" msg="stop"/>
			</mapping>
					
			<mapping id="masterid.name">
				<map masterid="0xF0" name="SMSET0"/>
			</mapping>
			
			<mapping id="masterid.width">
				<map masterid="0xF0" width="64"/>
			</mapping>

			<mapping id="modelid.masterid">
				<map modelid="0" masterid="0xF0"/>
			</mapping>
      
			<mapping id="masterid.decoder">
				<map masterid="*"  decoder="SetDecoder"/>
			</mapping>
					
		</module>

    <module id="MOD_SMSET1" kind="SMSET" proc="CSSTM_0" version="1.0" >

      <mapping id="eventid.module">
        <map eventid="1" module="EDMA_TPCC_AET"/>
        <map eventid="2" module="EDMA_TPCC_AET"/>
        <map eventid="3" module="INTC_ARP32_INT4"/>
        <map eventid="4" module="INTC_ARP32_INT5"/>
        <map eventid="5" module="INTC_ARP32_INT6"/>
        <map eventid="6" module="INTC_ARP32_INT7"/>
        <map eventid="7" module="VCOP_EVE_LOOP"/>
        <map eventid="8" module="VCOP_EVE_LOOP"/>
        <map eventid="9" module="VCOP_ARP32_NMI"/>
      </mapping>

      <mapping id="eventid.class">
        <map eventid="1" class="computation"/>
        <map eventid="2" class="computation"/>
        <map eventid="3" class="computation"/>
        <map eventid="4" class="computation"/>
        <map eventid="5" class="computation"/>
        <map eventid="6" class="computation"/>
        <map eventid="7" class="computation"/>
        <map eventid="8" class="computation"/>
        <map eventid="9" class="computation"/>
      </mapping>

      <mapping id="eventid.type">
        <map eventid="1" type="Event"/>
        <map eventid="2" type="Event"/>
        <map eventid="3" type="Event"/>
        <map eventid="4" type="Event"/>
        <map eventid="5" type="Event"/>
        <map eventid="6" type="Event"/>
        <map eventid="7" type="Event"/>
        <map eventid="8" type="Event"/>
        <map eventid="9" type="Event"/>
      </mapping>


      <mapping id="eventid.msg">
        <map eventid="1" msg="start"/>
        <map eventid="2" msg="stop"/>
        <map eventid="3" msg="occurred"/>
        <map eventid="4" msg="occurred"/>
        <map eventid="5" msg="occurred"/>
        <map eventid="6" msg="occurred"/>
        <map eventid="7" msg="start"/>
        <map eventid="8" msg="stop"/>
        <map eventid="9" msg="occurred"/>
      </mapping>

      <mapping id="masterid.name">
        <map masterid="0xD0" name="SMSET1"/>
      </mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xD0"/>
      </mapping>

      <mapping id="masterid.decoder">
        <map masterid="*"  decoder="SetDecoder"/>
      </mapping>

    </module>

    <module id="MOD_SMSET2" kind="SMSET" proc="CSSTM_0" version="1.0" >

      <mapping id="eventid.module">
        <map eventid="1" module="EDMA_TPCC_AET"/>
        <map eventid="2" module="EDMA_TPCC_AET"/>
        <map eventid="3" module="INTC_ARP32_INT4"/>
        <map eventid="4" module="INTC_ARP32_INT5"/>
        <map eventid="5" module="INTC_ARP32_INT6"/>
        <map eventid="6" module="INTC_ARP32_INT7"/>
        <map eventid="7" module="VCOP_EVE_LOOP"/>
        <map eventid="8" module="VCOP_EVE_LOOP"/>
        <map eventid="9" module="VCOP_ARP32_NMI"/>
      </mapping>

      <mapping id="eventid.class">
        <map eventid="1" class="computation"/>
        <map eventid="2" class="computation"/>
        <map eventid="3" class="computation"/>
        <map eventid="4" class="computation"/>
        <map eventid="5" class="computation"/>
        <map eventid="6" class="computation"/>
        <map eventid="7" class="computation"/>
        <map eventid="8" class="computation"/>
        <map eventid="9" class="computation"/>
      </mapping>

      <mapping id="eventid.type">
        <map eventid="1" type="Event"/>
        <map eventid="2" type="Event"/>
        <map eventid="3" type="Event"/>
        <map eventid="4" type="Event"/>
        <map eventid="5" type="Event"/>
        <map eventid="6" type="Event"/>
        <map eventid="7" type="Event"/>
        <map eventid="8" type="Event"/>
        <map eventid="9" type="Event"/>
      </mapping>


      <mapping id="eventid.msg">
        <map eventid="1" msg="start"/>
        <map eventid="2" msg="stop"/>
        <map eventid="3" msg="occurred"/>
        <map eventid="4" msg="occurred"/>
        <map eventid="5" msg="occurred"/>
        <map eventid="6" msg="occurred"/>
        <map eventid="7" msg="start"/>
        <map eventid="8" msg="stop"/>
        <map eventid="9" msg="occurred"/>
      </mapping>

      <mapping id="masterid.name">
        <map masterid="0xD4" name="SMSET2"/>
      </mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xD4"/>
      </mapping>

      <mapping id="masterid.decoder">
        <map masterid="*"  decoder="SetDecoder"/>
      </mapping>

    </module>

    <module id="MOD_SMSET3" kind="SMSET" proc="CSSTM_0" version="1.0" >

      <mapping id="eventid.module">
        <map eventid="1" module="EDMA_TPCC_AET"/>
        <map eventid="2" module="EDMA_TPCC_AET"/>
        <map eventid="3" module="INTC_ARP32_INT4"/>
        <map eventid="4" module="INTC_ARP32_INT5"/>
        <map eventid="5" module="INTC_ARP32_INT6"/>
        <map eventid="6" module="INTC_ARP32_INT7"/>
        <map eventid="7" module="VCOP_EVE_LOOP"/>
        <map eventid="8" module="VCOP_EVE_LOOP"/>
        <map eventid="9" module="VCOP_ARP32_NMI"/>
      </mapping>

      <mapping id="eventid.class">
        <map eventid="1" class="computation"/>
        <map eventid="2" class="computation"/>
        <map eventid="3" class="computation"/>
        <map eventid="4" class="computation"/>
        <map eventid="5" class="computation"/>
        <map eventid="6" class="computation"/>
        <map eventid="7" class="computation"/>
        <map eventid="8" class="computation"/>
        <map eventid="9" class="computation"/>
      </mapping>

      <mapping id="eventid.type">
        <map eventid="1" type="Event"/>
        <map eventid="2" type="Event"/>
        <map eventid="3" type="Event"/>
        <map eventid="4" type="Event"/>
        <map eventid="5" type="Event"/>
        <map eventid="6" type="Event"/>
        <map eventid="7" type="Event"/>
        <map eventid="8" type="Event"/>
        <map eventid="9" type="Event"/>
      </mapping>


      <mapping id="eventid.msg">
        <map eventid="1" msg="start"/>
        <map eventid="2" msg="stop"/>
        <map eventid="3" msg="occurred"/>
        <map eventid="4" msg="occurred"/>
        <map eventid="5" msg="occurred"/>
        <map eventid="6" msg="occurred"/>
        <map eventid="7" msg="start"/>
        <map eventid="8" msg="stop"/>
        <map eventid="9" msg="occurred"/>
      </mapping>

      <mapping id="masterid.name">
        <map masterid="0xD8" name="SMSET3"/>
      </mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xD8"/>
      </mapping>

      <mapping id="masterid.decoder">
        <map masterid="*"  decoder="SetDecoder"/>
      </mapping>

    </module>

    <module id="MOD_SMSET4" kind="SMSET" proc="CSSTM_0" version="1.0" >

      <mapping id="eventid.module">
        <map eventid="1" module="EDMA_TPCC_AET"/>
        <map eventid="2" module="EDMA_TPCC_AET"/>
        <map eventid="3" module="INTC_ARP32_INT4"/>
        <map eventid="4" module="INTC_ARP32_INT5"/>
        <map eventid="5" module="INTC_ARP32_INT6"/>
        <map eventid="6" module="INTC_ARP32_INT7"/>
        <map eventid="7" module="VCOP_EVE_LOOP"/>
        <map eventid="8" module="VCOP_EVE_LOOP"/>
        <map eventid="9" module="VCOP_ARP32_NMI"/>
      </mapping>

      <mapping id="eventid.class">
        <map eventid="1" class="computation"/>
        <map eventid="2" class="computation"/>
        <map eventid="3" class="computation"/>
        <map eventid="4" class="computation"/>
        <map eventid="5" class="computation"/>
        <map eventid="6" class="computation"/>
        <map eventid="7" class="computation"/>
        <map eventid="8" class="computation"/>
        <map eventid="9" class="computation"/>
      </mapping>

      <mapping id="eventid.type">
        <map eventid="1" type="Event"/>
        <map eventid="2" type="Event"/>
        <map eventid="3" type="Event"/>
        <map eventid="4" type="Event"/>
        <map eventid="5" type="Event"/>
        <map eventid="6" type="Event"/>
        <map eventid="7" type="Event"/>
        <map eventid="8" type="Event"/>
        <map eventid="9" type="Event"/>
      </mapping>


      <mapping id="eventid.msg">
        <map eventid="1" msg="start"/>
        <map eventid="2" msg="stop"/>
        <map eventid="3" msg="occurred"/>
        <map eventid="4" msg="occurred"/>
        <map eventid="5" msg="occurred"/>
        <map eventid="6" msg="occurred"/>
        <map eventid="7" msg="start"/>
        <map eventid="8" msg="stop"/>
        <map eventid="9" msg="occurred"/>
      </mapping>

      <mapping id="masterid.name">
        <map masterid="0xDC" name="SMSET4"/>
      </mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0xDC"/>
      </mapping>

      <mapping id="masterid.decoder">
        <map masterid="*"  decoder="SetDecoder"/>
      </mapping>

    </module>

    <module id ="MOD_SC"  kind="SC" proc="CSSTM_0" version="1.0" >
			
     <mapping id="masterid.name">
        <map masterid="0x88" name="SM_STATISTICS_UNIT0"/>
        <map masterid="0xB0" name="SM_STATISTICS_UNIT1"/>
        <map masterid="0xB4" name="SM_STATISTICS_UNIT2"/>
        <map masterid="0xB8" name="SM_STATISTICS_UNIT3"/>
        <map masterid="0xBC" name="SM_STATISTICS_UNIT4"/>
        <map masterid="0xC0" name="SM_STATISTICS_UNIT5"/>
        <map masterid="0xC4" name="SM_STATISTICS_UNIT6"/>
        <map masterid="0xC8" name="SM_STATISTICS_UNIT7"/>
        <map masterid="0xCC" name="SM_STATISTICS_UNIT8"/>
        <map masterid="0xF0" name="SM_STATISTICS_UNIT9"/>
      </mapping>
			
      <mapping id="masterid.width">
        <map masterid="0x88" width="64"/>
        <map masterid="0xB0" width="64"/>
        <map masterid="0xB4" width="64"/>
        <map masterid="0xB8" width="64"/>
        <map masterid="0xBC" width="64"/>
        <map masterid="0xC0" width="64"/>
        <map masterid="0xC4" width="64"/>
        <map masterid="0xC8" width="64"/>
        <map masterid="0xCC" width="64"/>
        <map masterid="0xF0" width="64"/>
      </mapping>
			
      <mapping id="masterid.cntnum">
        <map masterid="0x88" cntnum="8"/>
        <map masterid="0xB0" cntnum="4"/>
        <map masterid="0xB4" cntnum="4"/>
        <map masterid="0xB8" cntnum="4"/>
        <map masterid="0xBC" cntnum="4"/>
        <map masterid="0xC0" cntnum="4"/>
        <map masterid="0xC4" cntnum="4"/>
        <map masterid="0xC8" cntnum="4"/>
        <map masterid="0xCC" cntnum="4"/>
        <map masterid="0xF0" cntnum="4"/>
      </mapping>
			
      <mapping id="masterid.decoder">
        <map masterid="*"  decoder="SCDecoderUnit"/>
      </mapping>

      <mapping id="unitname.moduletype">
        <map unitname="SDRAM" moduletype="OCP"/>
        <map unitname="LAT0" moduletype="NTTP"/>
        <map unitname="LAT1" moduletype="NTTP"/>
        <map unitname="LAT2" moduletype="NTTP"/>
        <map unitname="LAT3" moduletype="NTTP"/>
        <map unitname="LAT4" moduletype="NTTP"/>
        <map unitname="LAT5" moduletype="NTTP"/>
        <map unitname="LAT6" moduletype="NTTP"/>
        <map unitname="LAT7" moduletype="NTTP"/>
        <map unitname="LAT8" moduletype="NTTP"/>
      </mapping>
			
      <mapping id="unitname.address">
        <map unitname="SDRAM" address="0x45001000"/>
        <map unitname="LAT0" address="0x45002000"/>
        <map unitname="LAT1" address="0x45003000"/>
        <map unitname="LAT2" address="0x45004000"/>
        <map unitname="LAT3" address="0x45005000"/>
        <map unitname="LAT4" address="0x45006000"/>
        <map unitname="LAT5" address="0x45007000"/>
        <map unitname="LAT6" address="0x45008000"/>
        <map unitname="LAT7" address="0x45009000"/>
        <map unitname="LAT8" address="0x4500A000"/>
      </mapping>
			
      <mapping id="unitname.cntinfor">
        <map unitname="SDRAM" cntinfor="8^2^1^2^1^1^1^0^0"/>
        <map unitname="LAT0" cntinfor="4"/>
        <map unitname="LAT1" cntinfor="4"/>
        <map unitname="LAT2" cntinfor="4"/>
        <map unitname="LAT3" cntinfor="4"/>
        <map unitname="LAT4" cntinfor="4"/>
        <map unitname="LAT5" cntinfor="4"/>
        <map unitname="LAT6" cntinfor="4"/>
        <map unitname="LAT7" cntinfor="4"/>
        <map unitname="LAT8" cntinfor="4"/>
      </mapping>
			
      <mapping id="unitname.probid">
        <map unitname="SDRAM" probid="0^0^1^1^2^2^3^3"/>
        <map unitname="LAT0" probid="4^4^5^5^7^7^8^8^9^9^10^10"/>
        <map unitname="LAT1" probid="11^11^12^12^13^13^14^14^15^15^16^16^17^17^18^18"/>
        <map unitname="LAT2" probid="19^19^20^20^21^21^22^22"/>
        <map unitname="LAT3" probid="23^23^24^24^25^25^26^26^27^27^28^28^29^29^30^30"/>
        <map unitname="LAT4" probid="31^31^99^99^32^32^33^33^34^34^35^35^36^36"/>
        <map unitname="LAT5" probid="37^37^38^38^39^39^40^40^41^41^42^42^43^43^44^44"/>
        <map unitname="LAT6" probid="45^45^99^99^99^99^99^99^99^99^99^99^99^99^4^4"/>
        <map unitname="LAT7" probid="46^46^47^47^48^48^49^49^31^31^50^50^51^51^52^52"/>
        <map unitname="LAT8" probid="54^54^55^55^56^56^57^57^58^58^59^59^60^60^53^53"/>
      </mapping>

      <mapping id="modelid.masterid">
        <map modelid="0" masterid="0x88"/>
        <map modelid="1" masterid="0xB0"/>
        <map modelid="2" masterid="0xB4"/>
        <map modelid="3" masterid="0xB8"/>
        <map modelid="4" masterid="0xBC"/>
        <map modelid="5" masterid="0xC0"/>
        <map modelid="6" masterid="0xC4"/>
        <map modelid="7" masterid="0xC8"/>
        <map modelid="8" masterid="0xCC"/>
        <map modelid="9" masterid="0xF0"/>
      </mapping>
    </module> 
    
    <module id ="MOD_CONFIGINFO"  kind="CONFIGINFO" proc="CSSTM_0" version="1.0" >
		
       <mapping id="ubmfunnum.filename">
          <map ubmfunnum="0x80000000" filename="OCPType_2600_Vayu.xml"/>
          <map ubmfunnum="0x80000002" filename="AET_PropertyOCP_Vayu.xml"/>
          <map ubmfunnum="0x80000005" filename="AET_PropertySMSET.xml"/>
          <map ubmfunnum="0x80001005" filename="AET_PropertySMSET_EVE.xml"/>
          <map ubmfunnum="0x80002005" filename="AET_PropertySMSET_EVE.xml"/>
          <map ubmfunnum="0x80003005" filename="AET_PropertySMSET_EVE.xml"/>
          <map ubmfunnum="0x80004005" filename="AET_PropertySMSET_EVE.xml"/>
          <map ubmfunnum="0x80000006" filename="AET_PropertyPMG_omap5.xml"/>
          <map ubmfunnum="0x80000007" filename="AET_PropertyCMG1_Vayu.xml"/>
          <map ubmfunnum="0xC000000A" filename="AET_PropertyPPFVayu.xml"/>
          <map ubmfunnum="0x8000000F" filename="AET_PropertySTM_Vayu.xml"/>
       </mapping>
			
	<!-- Make sure this section should be consistent with OCPTYPE_2600_OMAP4.xml-->
       <mapping id="ubmfunnum.funcname">
          <map ubmfunnum="0x80000000" funcname="STM Functions"/>
          <map ubmfunnum="0x80000002" funcname="OCP Traffic Monitoring"/>
          <map ubmfunnum="0x80000005" funcname="System Event Detection(IVA)"/>
          <map ubmfunnum="0x80001005" funcname="System Event Detection(EVE1)"/>
          <map ubmfunnum="0x80002005" funcname="System Event Detection(EVE2)"/>
          <map ubmfunnum="0x80003005" funcname="System Event Detection(EVE3)"/>
          <map ubmfunnum="0x80004005" funcname="System Event Detection(EVE4)"/>
          <map ubmfunnum="0x80000006" funcname="Power Management Profiling"/>
          <map ubmfunnum="0x80000007" funcname="Clock Management Profiling 1"/>
          <map ubmfunnum="0xC000000A" funcname="Performance Probe"/>
          <map ubmfunnum="0x8000000F" funcname="Trace Export Configuration"/>
      </mapping>

      <mapping id="ubmfunnum.modulename">
           <map ubmfunnum="0x80000000" modulename=""/>
           <map ubmfunnum="0x80000002" modulename="MOD_OCPWP0"/>
           <map ubmfunnum="0x80000005" modulename="MOD_SMSET0"/>
           <map ubmfunnum="0x80001005" modulename="MOD_SMSET1"/>
           <map ubmfunnum="0x80002005" modulename="MOD_SMSET2"/>
           <map ubmfunnum="0x80003005" modulename="MOD_SMSET3"/>
           <map ubmfunnum="0x80004005" modulename="MOD_SMSET4"/>
           <map ubmfunnum="0x80000006" modulename="MOD_POWERPRO"/>
           <map ubmfunnum="0x80000007" modulename="MOD_CLOCKPRO"/>
           <map ubmfunnum="0xC000000A" modulename="MOD_SC"/>
           <map ubmfunnum="0x8000000F" modulename=""/>
       </mapping>
      </module> 
		
		<module id ="MOD_CROSS_TRIGGERING_A15_0"  kind="CHANNELS" proc="CortexA15_0" version="1.0" >		
			<mapping id="gbgroup.channels">
				<!-- This is the group within MPU -->
				<map gbgroup="0" channels="0^1^2^3"/>
				<!-- This is the group of cross triggering across XTRIG -->
				<map gbgroup="1" channels="0^1"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels="1"/>
			</mapping>
			<characteristics>
				<!-- This name should be consistent with the name defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="Cortex A15 CPU 0"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_GBBPCPU_ID" value="0x89000100"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SYNCCPU_ID" value="0x8A000720"/> 
			</characteristics>
		</module> 
		
		<module id ="MOD_CROSS_TRIGGERING_A15_1"  kind="CHANNELS" proc="CortexA15_1" version="1.0" >		
			<mapping id="gbgroup.channels">
				<!-- This is the group within MPU -->
				<map gbgroup="0" channels="0^1^2^3"/>
				<!-- This is the group of cross triggering across XTRIG -->
				<map gbgroup="1" channels="0^1"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels="1"/>
			</mapping>
			<characteristics>
				<!-- This name should be consistent with the name defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="Cortex A15 CPU 1"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_GBBPCPU_ID" value="0x89000200"/> 
				<!-- This value should be consistent with the value defined in DEV_CHAR_CTIFILE -->
				<characteristic id="DEV_CHAR_SYNCCPU_ID" value="0x8A001720"/> 
			</characteristics>
		</module> 
		
		<module id ="MOD_CROSS_TRIGGERING_XTRIG"  kind="CHANNELS" proc="XTRIG" version="1.0" >		
			<mapping id="gbgroup.channels">
				<!-- This is the group of cross triggering across CTI -->
				<map gbgroup="1" channels="NA"/>
				<!-- This is the group within XTRIG -->
				<map gbgroup="2" channels="NA"/>
			</mapping>
			<mapping id="syncgroup.channels">
				<map syncgroup="0" channels=""/>
			</mapping>
			<characteristics>
				<characteristic id="DEV_CHAR_SMP_CPUNAME" value="XTRIG"/> 
			</characteristics>
		</module> 
		
		<!-- Pins module -->
		<module id ="MOD_DRM"  kind="drm" proc="CSSTM_0" version="1.0" >
			<registers>
			</registers>
			<mapping id="program.pinouts">
     <map program="2" pinouts="tpiu=2,19,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="3" pinouts="tpiu=2,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="4" pinouts="tpiu=2,18,17,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="5" pinouts="tpiu=2,17,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="6" pinouts="tpiu=2,17,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="7" pinouts="tpiu=2,16,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="8" pinouts="tpiu=2,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="9" pinouts="tpiu=2,15,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="10" pinouts="tpiu=2,14,13,12,11,10,9,8,7,6,5,4" />
     <map program="11" pinouts="tpiu=2,13,12,11,10,9,8,7,6,5,4" />
     <map program="12" pinouts="tpiu=2,7,6,5,4" />
     <map program="13" pinouts="tpiu=2,5,4,1,0" />
     <map program="14" pinouts="tpiu=2,1,0" />
     <map program="15" pinouts="tpiu=2,0" />
			</mapping>
		</module>

		<!-- version 1 indicates a regular TPIU type -->
		<module id ="MOD_TPIU"  kind="tpiu" proc="CS_DAP_DebugSS" version="1" >
			<registers>
			</registers>
			<characteristics>
				<characteristic id="DEV_CHAR_TPIUTYPE" value="1"/> 
				<characteristic id="DEV_CHAR_TPIUBASE" value="0xD4163000"/> 
			</characteristics>
		</module>	

		<module id ="MOD_DRMMAP"  kind="DRMMAP" proc="CS_DAP_DebugSS" version="1.0" >
			<characteristics>
				<characteristic id="DEV_CHAR_DRMBASE_ADDR_DAP" value="0xD4160000"/>
				<characteristic id="DEV_CHAR_DRM_FIRST_DATA_PIN" value="3"/>
				<characteristic id="DEV_CHAR_CLOCK_VERSION" value="1"/>
			</characteristics>
		</module>

	</modules>

</device>
