\doxysubsubsubsection{DMA interrupt enable definitions}
\hypertarget{group__DMA__interrupt__enable__definitions}{}\label{group__DMA__interrupt__enable__definitions}\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}}


DMA interrupts definition.  


\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}})
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}})
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}})
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\+\_\+\+IT\+\_\+\+DME}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}})
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\+\_\+\+IT\+\_\+\+FE}}~0x00000080U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}
DMA interrupts definition. 



\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group__DMA__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\label{group__DMA__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_DME@{DMA\_IT\_DME}}
\index{DMA\_IT\_DME@{DMA\_IT\_DME}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_DME}{DMA\_IT\_DME}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DME~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}})}

\Hypertarget{group__DMA__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\label{group__DMA__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_FE@{DMA\_IT\_FE}}
\index{DMA\_IT\_FE@{DMA\_IT\_FE}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_FE}{DMA\_IT\_FE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FE~0x00000080U}

\Hypertarget{group__DMA__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group__DMA__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HT~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}})}

\Hypertarget{group__DMA__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group__DMA__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TC~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}})}

\Hypertarget{group__DMA__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group__DMA__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e} 
\index{DMA interrupt enable definitions@{DMA interrupt enable definitions}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA interrupt enable definitions@{DMA interrupt enable definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TE~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}})}

