`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    21:34:44 03/12/2012
// Design Name:
// Module Name:    REGS EX/MEM Latch
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module   REG_MEM_WB(input clk,                                      //MEM/WB Latch
                    input rst,
                    input EN,                                       //æµæ°´å¯„å­˜å™¨ä½¿èƒ?
                    input [31:0] IR_MEM,                             //å½“å‰æ‰§è¡ŒæŒ‡ä»¤(æµ‹è¯•)
                    input [31:0] PCurrent_MEM,                       //å½“å‰æ‰§è¡ŒæŒ‡ä»¤å­˜å‚¨å™¨æŒ‡é’?
                    input [31:0] ALUO_MEM,                           //å½“å‰ALUæ‰§è¡Œè¾“å‡ºï¼šæœ‰æ•ˆåœ°å?æˆ–ALUæ“ä½œ
                    input [31:0] Datai,                              //MIOlè¾“å…¥CPUæ•°æ®
                    input [4:0]  rd_MEM,                             //ä¼ é?’å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°å?
                    input  DatatoReg_MEM,                      //ä¼ é?’å½“å‰æŒ‡ä»¤REGå†™æ•°æ®é?šé“é€‰æ‹©
                    input RegWrite_MEM,                              //ä¼ é?’å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡å?
                    output reg[31:0] PCurrent_WB,                  //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤åœ°å?
                    output reg[31:0] IR_WB,                        //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»?(æµ‹è¯•)
                    output reg[31:0] ALUO_WB,                      //é”å­˜ALUæ“ä½œç»“æœï¼šæœ‰æ•ˆåœ°å?æˆ–ALUæ“ä½œ
                    output reg[31:0] MDR_WB,                       //é”å­˜MIOé€CPUè¾“å…¥æ•°æ®
                    output reg[4:0]  rd_WB,                        //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤å†™ç›®çš„å¯„å­˜å™¨åœ°å?
                    output reg      DatatoReg_WB,                 //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤REGå†™æ•°æ®é?šé“é€‰æ‹©
                    output reg       RegWrite_WB                   //é”å­˜ä¼ é?’å½“å‰æŒ‡ä»¤å¯„å­˜å™¨å†™ä¿¡å?
                );

    always @(posedge clk or posedge rst) begin
        if(rst) begin
            rd_WB       <= 0;
            RegWrite_WB <= 0;
            IR_WB       <= 0;
            PCurrent_WB <= 0;
            ALUO_WB     <= 0;
            MDR_WB      <= 0;
            DatatoReg_WB <= 0;
        end
        else if(EN)begin                                      //EXçº§æ­£å¸¸ä¼ è¾“åˆ°MEMçº?
                IR_WB       <= IR_MEM;
                PCurrent_WB <= PCurrent_MEM;            ////MEM/WB.PC
                ALUO_WB     <= ALUO_MEM;                    //ALUæ“ä½œç»“æœå†™ç›®çš„å¯„å­˜å™¨æ•°æ®
                MDR_WB      <= Datai;                      //å­˜å‚¨å™¨è¯»å‡ºæ•°æ®ï¼šå†™ç›®çš„å¯„å­˜å™¨
                rd_WB       <= rd_MEM;                        //å†™ç›®çš„å¯„å­˜å™¨åœ°å€
                RegWrite_WB <= RegWrite_MEM;            //å¯„å­˜å™¨å†™ä¿¡å·
                DatatoReg_WB <= DatatoReg_MEM;          //REGå†™æ•°æ®é?šé“é€‰æ‹©
            end
    end

endmodule