0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/parallel_load_testbench.v,1583978835,verilog,,,,parallel_load_testbench,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/parallel_out_shift_register.v,1583421124,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_1_5/lab6_1_5.srcs/sources_1/new/parallel_load_testbench.v,,parallel_out_shift_register,,,,,,,,
