Return-Path: <SRS0=Qo2+=PV=gmail.com=festevam@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id DF9F3C433EF
	for <soc@archiver.kernel.org>; Tue,  2 Nov 2021 23:34:38 +0000 (UTC)
Received: by mail.kernel.org (Postfix)
	id BA7F6610C8; Tue,  2 Nov 2021 23:34:38 +0000 (UTC)
Received: from mail-ua1-f51.google.com (mail-ua1-f51.google.com [209.85.222.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by mail.kernel.org (Postfix) with ESMTPS id 87D4D6109D;
	Tue,  2 Nov 2021 23:34:38 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.1 mail.kernel.org 87D4D6109D
Authentication-Results: mail.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-ua1-f51.google.com with SMTP id p37so40199uae.8;
        Tue, 02 Nov 2021 16:34:38 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20210112;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=WExrQsHq2+oSn64OIwRtqz+A7F4kLA/sw615cMT17iA=;
        b=HCmVnRxR0fmsMlryA0puisk728Cvco3Lv5XxJp6kRibLhmBpMZfrnNErKOsheskWB+
         22RUFqwoPnQBcSIZIYFO7pkAtmaFQ4CTgo1OBGBeIJxpYc6WyT70Ks7XagV+jnHtqwhk
         tnfPsRCiSFpcemJLu+256qHzVVNSnZgvS8JSsk4skTKgkHqqFH1/ra95nJtRG9M7l75e
         Fl558NlMqAlMABEtstkuxphKjN9f7s6qxsIIDScN2ws2WQd+zfOTZoY+ICSTE5bPag8E
         ltdHM9ZDHfY02MPV8i5FSOTnDNuehgxDHoZxx0igYv5QNYAJeyc/OsxB/77QJ4MNBJPu
         HeMA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=WExrQsHq2+oSn64OIwRtqz+A7F4kLA/sw615cMT17iA=;
        b=QTJ46tUCEv6GNKLSuMB4rQktiXdgAJl3j6F7PNAmOZtEp3sPXQOBLyvoV8USbXymGq
         Z83yZHFADaHqECLrtYp8ZkYX66WiaxGpFkt7p4JL/GlRX2bSbh7zenmaqlLFLU3faoIX
         YfdS1RrWX5GBL4XB3V6//iduYZ4oRowdh0OKocPWgU98vv/wbJz799Hk/Xn1+3BPNjZI
         rgExtKu6JtGHGUDwLIwtdO/d4MqQhwgeQ1H/5LGpdLUzTemPfe6HqRAzR71CN5Qvc0QD
         CtC/Ycy2c+I03FDvWG4oDGhF2fGnoPo9dH/UYQ/BrTz/8JHdv30mxofvDhTDUMZ5i55w
         Cpzg==
X-Gm-Message-State: AOAM53040eiUuvbZPcO9TCyuwFB0a3+Ah2nT/i9hyNgABo0OxmCeRmXD
	AChzsrbZkyJIny5G5Hm8d0Io9tdz57sdAgnB6ho=
X-Google-Smtp-Source: ABdhPJyg9qRXJgiaZC755Y6Kg2Kx7dGx91462pdNgdkRYuajrdDidJO71uWcnLsyRo5wkzhZhKVLuOabQ7FZcUXZ5Hw=
X-Received: by 2002:a67:af13:: with SMTP id v19mr4344787vsl.5.1635896077608;
 Tue, 02 Nov 2021 16:34:37 -0700 (PDT)
MIME-Version: 1.0
References: <20211102225701.98944-1-Mr.Bossman075@gmail.com> <20211102225701.98944-8-Mr.Bossman075@gmail.com>
In-Reply-To: <20211102225701.98944-8-Mr.Bossman075@gmail.com>
From: Fabio Estevam <festevam@gmail.com>
Date: Tue, 2 Nov 2021 20:34:26 -0300
Message-ID: <CAOMZO5C9wY-BRbF-3D+mvaK3DaYi1kURt5QX-r3=umqpsT+hhw@mail.gmail.com>
Subject: Re: [PATCH v2 07/13] clk: imx: Add initial support for i.MXRT clock driver
To: Jesse Taube <mr.bossman075@gmail.com>
List-Id: <soc.lore.kernel.org>
Cc: NXP Linux Team <linux-imx@nxp.com>, Michael Turquette <mturquette@baylibre.com>, 
	Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>, Shawn Guo <shawnguo@kernel.org>, 
	Sascha Hauer <s.hauer@pengutronix.de>, Sascha Hauer <kernel@pengutronix.de>, 
	Ulf Hansson <ulf.hansson@linaro.org>, Dong Aisheng <aisheng.dong@nxp.com>, 
	Stefan Agner <stefan@agner.ch>, Linus Walleij <linus.walleij@linaro.org>, 
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Arnd Bergmann <arnd@arndb.de>, 
	Olof Johansson <olof@lixom.net>, soc@kernel.org, 
	Russell King - ARM Linux <linux@armlinux.org.uk>, Abel Vesa <abel.vesa@nxp.com>, 
	Adrian Hunter <adrian.hunter@intel.com>, Jiri Slaby <jirislaby@kernel.org>, 
	Giulio Benetti <giulio.benetti@benettiengineering.com>, 
	Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@toshiba.co.jp>, linux-clk <linux-clk@vger.kernel.org>, 
	"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@vger.kernel.org>, 
	"moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" <linux-arm-kernel@lists.infradead.org>, 
	linux-kernel <linux-kernel@vger.kernel.org>, linux-mmc <linux-mmc@vger.kernel.org>, 
	"open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>, linux-serial@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"

On Tue, Nov 2, 2021 at 7:57 PM Jesse Taube <mr.bossman075@gmail.com> wrote:

> +#include "clk.h"
> +#define ANATOP_BASE_ADDR       0x400d8000

This is now unused. Please remove it.

> +       clk[IMXRT1050_CLK_USDHC1] = imx_clk_gate2("usdhc1", "usdhc1_podf", ccm_base + 0x80, 2);
> +       clk[IMXRT1050_CLK_USDHC2] = imx_clk_gate2("usdhc2", "usdhc2_podf", ccm_base + 0x80, 4);
> +       clk[IMXRT1050_CLK_LPUART1] = imx_clk_gate2("lpuart1", "lpuart_podf", ccm_base + 0x7c, 24);
> +       clk[IMXRT1050_CLK_LCDIF_APB] = imx_clk_gate2("lcdif", "lcdif_podf", ccm_base + 0x74, 10);
> +       clk[IMXRT1050_CLK_DMA] = imx_clk_gate("dma", "ipg", ccm_base + 0x7C, 6);
> +       clk[IMXRT1050_CLK_DMA_MUX] = imx_clk_gate("dmamux0", "ipg", ccm_base + 0x7C, 7);

The imx clock drivers have been converted to the clk_hw API.

For a reference, please check:
f1541e15e38e ("clk: imx6sx: Switch to clk_hw based API")

The same conversion could be done here.

> +       imx_check_clocks(clk, ARRAY_SIZE(clk));
> +       clk_data.clks = clk;
> +       clk_data.clk_num = ARRAY_SIZE(clk);
> +       of_clk_add_provider(np, of_clk_src_onecell_get, &clk_data);
> +       clk_prepare_enable(clk[IMXRT1050_CLK_PLL1_ARM]);
> +       clk_prepare_enable(clk[IMXRT1050_CLK_PLL2_SYS]);
> +       clk_prepare_enable(clk[IMXRT1050_CLK_PLL3_USB_OTG]);
> +       clk_prepare_enable(clk[IMXRT1050_CLK_PLL3_PFD1_664_62M]);
> +       clk_prepare_enable(clk[IMXRT1050_CLK_PLL2_PFD2_396M]);

If these clocks are essential for the SoC to work, then you could pass
the CLK_IS_CRITICAL flag instead of calling clk_prepare_enable()
