Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/Lab3/project/lab3_proj/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/k/i/kiarash/Documents/6.111/Lab3/project/lab3_proj/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab3.v" in library work
Module <debounce> compiled
Module <lab3> compiled
Module <xvga> compiled
Module <blob> compiled
Module <pong_game> compiled
No errors in compilation
Analysis of file <"lab3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <pong_game> in library <work> with parameters.
	m = "00000000000000000000000000000101"
	maxx = "00000000000000000000001111111111"
	maxy = "00000000000000000000001011111111"
	n = "00000000000000000000000000010000"
	paddle_height = "00000000000000000000000010000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	COLOR = "111111111111111111111111"
	HEIGHT = "00000000000000000000000001000000"
	WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	COLOR = "111111111111111100000000"
	HEIGHT = "00000000000000000000000010000000"
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	COLOR = "111111110000000000000000"
	HEIGHT = "00000000000000000000000010000000"
	WIDTH = "00000000000000000000000010000000"

WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 331: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3>.
Module <lab3> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <lab3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <lab3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <lab3>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <pong_game> in library <work>.
	m = 32'sb00000000000000000000000000000101
	maxx = 32'sb00000000000000000000001111111111
	maxy = 32'sb00000000000000000000001011111111
	n = 32'sb00000000000000000000000000010000
	paddle_height = 32'sb00000000000000000000000010000000
Module <pong_game> is correct for synthesis.
 
Analyzing module <blob.1> in library <work>.
	COLOR = 24'b111111111111111111111111
	HEIGHT = 32'sb00000000000000000000000001000000
	WIDTH = 32'sb00000000000000000000000001000000
Module <blob.1> is correct for synthesis.
 
Analyzing module <blob.2> in library <work>.
	COLOR = 24'b111111111111111100000000
	HEIGHT = 32'sb00000000000000000000000010000000
	WIDTH = 32'sb00000000000000000000000000010000
Module <blob.2> is correct for synthesis.
 
Analyzing module <blob.3> in library <work>.
	COLOR = 24'b111111110000000000000000
	HEIGHT = 32'sb00000000000000000000000010000000
	WIDTH = 32'sb00000000000000000000000010000000
Module <blob.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <lab3> is removed.

Synthesizing Unit <debounce>.
    Related source file is "lab3.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 15.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "lab3.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <blob_1>.
    Related source file is "lab3.v".
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 480.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 480.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 480.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 480.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 480.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 480.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_1> synthesized.


Synthesizing Unit <blob_2>.
    Related source file is "lab3.v".
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 480.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 480.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 480.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 480.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <blob_2> synthesized.


Synthesizing Unit <blob_3>.
    Related source file is "lab3.v".
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 480.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 480.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 480.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 480.
    Summary:
	inferred   4 Comparator(s).
Unit <blob_3> synthesized.


Synthesizing Unit <pong_game>.
    Related source file is "lab3.v".
WARNING:Xst:647 - Input <vclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <$add0000> created at line 570.
    Found 11-bit adder for signal <$sub0000> created at line 567.
    Found 13-bit subtractor for signal <$sub0001> created at line 574.
    Found 11-bit adder for signal <$sub0002> created at line 583.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 574.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 574.
    Found 1-bit register for signal <dirx>.
    Found 1-bit register for signal <diry>.
    Found 1-bit register for signal <gameOver>.
    Found 11-bit comparator greatequal for signal <gameOver$cmp_ge0000> created at line 574.
    Found 11-bit comparator greatequal for signal <gameOver$cmp_ge0001> created at line 570.
    Found 12-bit comparator greatequal for signal <old_dirx_1$cmp_ge0000> created at line 567.
    Found 11-bit comparator greatequal for signal <old_dirx_1$cmp_ge0001> created at line 574.
    Found 11-bit comparator less for signal <old_dirx_1$cmp_lt0000> created at line 570.
    Found 13-bit comparator less for signal <old_dirx_1$cmp_lt0001> created at line 574.
    Found 12-bit comparator greatequal for signal <old_diry_2$cmp_ge0000> created at line 583.
    Found 10-bit comparator less for signal <old_diry_2$cmp_lt0000> created at line 585.
    Found 10-bit updown accumulator for signal <paddle_y>.
    Found 11-bit comparator greatequal for signal <paddle_y$cmp_ge0000> created at line 561.
    Found 10-bit comparator lessequal for signal <paddle_y$cmp_le0000> created at line 563.
    Found 11-bit comparator less for signal <paddle_y$cmp_lt0000> created at line 561.
    Found 8x4-bit multiplier for signal <pixel_15_8$mult0000> created at line 599.
    Found 12-bit adder for signal <pixel_15_8$sub0000>.
    Found 8x4-bit multiplier for signal <pixel_23_16$mult0000> created at line 595.
    Found 12-bit adder for signal <pixel_23_16$sub0000>.
    Found 8x4-bit multiplier for signal <pixel_7_0$mult0000> created at line 603.
    Found 12-bit adder for signal <pixel_7_0$sub0000>.
    Found 11-bit updown accumulator for signal <puck_x>.
    Found 10-bit updown accumulator for signal <puck_y>.
    Summary:
	inferred   3 Accumulator(s).
	inferred   3 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred  11 Comparator(s).
Unit <pong_game> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "lab3.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
    Found 1-bit register for signal <b>.
    Found 1-bit 4-to-1 multiplexer for signal <b$mux0000>.
    Found 1-bit register for signal <hs>.
    Found 1-bit 4-to-1 multiplexer for signal <hs$mux0000>.
    Found 24-bit register for signal <rgb>.
    Found 24-bit 4-to-1 multiplexer for signal <rgb$mux0000>.
    Found 1-bit register for signal <vs>.
    Found 1-bit 4-to-1 multiplexer for signal <vs$mux0000>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <lab3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 12
 10-bit adder carry out                                : 4
 11-bit adder                                          : 2
 11-bit adder carry out                                : 1
 12-bit adder                                          : 3
 13-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
# Accumulators                                         : 3
 10-bit updown accumulator                             : 2
 11-bit updown accumulator                             : 1
# Registers                                            : 18
 1-bit register                                        : 17
 24-bit register                                       : 1
# Comparators                                          : 22
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 6
 11-bit comparator less                                : 5
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 3
 13-bit comparator less                                : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <pong_game>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pixel_23_16_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pixel_15_8_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pixel_7_0_mult0000 by adding 1 register level(s).
Unit <pong_game> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x4-bit multiplier                                    : 3
# Adders/Subtractors                                   : 12
 10-bit adder carry out                                : 4
 11-bit adder                                          : 2
 11-bit adder carry out                                : 1
 12-bit adder                                          : 3
 13-bit subtractor                                     : 1
 5-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 3
# Accumulators                                         : 3
 10-bit updown accumulator                             : 2
 11-bit updown accumulator                             : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 22
 10-bit comparator greatequal                          : 3
 10-bit comparator less                                : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator greatequal                          : 6
 11-bit comparator less                                : 5
 12-bit comparator greatequal                          : 2
 12-bit comparator less                                : 3
 13-bit comparator less                                : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab3> ...

Optimizing unit <xvga> ...

Optimizing unit <pong_game> ...
WARNING:Xst:1293 - FF/Latch <paddle_y_0> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <paddle_y_0> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <paddle_y_1> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <paddle_y_0> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddle_y_1> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <paddle_y_0> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddle_y_1> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rgb_22> in Unit <lab3> is equivalent to the following FF/Latch, which will be removed : <rgb_23> 
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 150
 Flip-Flops                                            : 150

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 746
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 84
#      LUT2                        : 104
#      LUT3                        : 51
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 121
#      LUT4_D                      : 7
#      LUT4_L                      : 5
#      MUXCY                       : 232
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 150
#      FD                          : 13
#      FDE                         : 6
#      FDR                         : 11
#      FDRE                        : 79
#      FDS                         : 16
#      FDSE                        : 25
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 250
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 3
#      MULT18X18                   : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      205  out of  33792     0%  
 Number of Slice Flip Flops:            150  out of  67584     0%  
 Number of 4 input LUTs:                401  out of  67584     0%  
    Number used as logic:               400
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 250  out of    684    36%  
 Number of MULT18X18s:                    3  out of    144     2%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | vclk1:CLKFX            | 119   |
xvga1/vsync1                       | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 30.794ns (Maximum Frequency: 32.473MHz)
   Minimum input arrival time before clock: 10.140ns
   Maximum output required time after clock: 9.289ns
   Maximum combinational path delay: 7.005ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 30.794ns (frequency: 32.473MHz)
  Total number of paths / destination ports: 22367 / 290
-------------------------------------------------------------------------
Delay:               12.831ns (Levels of Logic = 15)
  Source:            xvga1/hcount_0 (FF)
  Destination:       rgb_15 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/hcount_0 to rgb_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.568   0.979  xvga1/hcount_0 (xvga1/hcount_0)
     LUT2:I1->O            1   0.439   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_lut<0> (pg/puck1/Mcompar_pixel_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<0> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<1> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<2> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<3> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<4> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<5> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<6> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<7> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<8> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<9> (pg/puck1/Mcompar_pixel_cmp_ge0000_cy<9>)
     MUXCY:CI->O           3   0.942   1.010  pg/puck1/Mcompar_pixel_cmp_ge0000_cy<10> (pg/puck1/pixel_cmp_ge0000)
     LUT4:I0->O           12   0.439   0.931  pg/puck1/pixel_and00001 (pg/puck_pixel<0>)
     MULT18X18:A4->P11     1   5.388   0.551  pg/Mmult_pixel_15_8_mult0000 (pg/pixel_15_8_mult0000<11>)
     LUT4:I2->O            1   0.439   0.000  Mmux_rgb_mux00007 (rgb_mux0000<15>)
     FD:D                      0.370          rgb_15
    ----------------------------------------
    Total                     12.831ns (9.360ns logic, 3.471ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xvga1/vsync1'
  Clock period: 12.714ns (frequency: 78.653MHz)
  Total number of paths / destination ports: 17710 / 63
-------------------------------------------------------------------------
Delay:               12.714ns (Levels of Logic = 20)
  Source:            pg/puck_y_0 (FF)
  Destination:       pg/puck_x_10 (FF)
  Source Clock:      xvga1/vsync1 rising
  Destination Clock: xvga1/vsync1 rising

  Data Path: pg/puck_y_0 to pg/puck_x_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            12   0.568   1.217  pg/puck_y_0 (pg/puck_y_0)
     LUT4:I0->O            8   0.439   0.873  pg/Madd_add0002_index000031 (pg/Madd_add0002_index0000_bdd4)
     LUT3:I2->O            3   0.439   1.009  pg/Madd_add0002_index000021 (pg/Madd_add0002_index0000_bdd2)
     LUT4:I0->O            1   0.439   0.803  pg/add0002_addsub0000<8>1 (pg/add0002_addsub0000<8>)
     LUT2:I0->O            1   0.439   0.000  pg/Mcompar_old_dirx_1_cmp_ge0001_lut<8> (pg/Mcompar_old_dirx_1_cmp_ge0001_lut<8>)
     MUXCY:S->O            1   0.298   0.000  pg/Mcompar_old_dirx_1_cmp_ge0001_cy<8> (pg/Mcompar_old_dirx_1_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_ge0001_cy<9> (pg/Mcompar_old_dirx_1_cmp_ge0001_cy<9>)
     MUXCY:CI->O           3   0.942   0.932  pg/Mcompar_old_dirx_1_cmp_ge0001_cy<10> (pg/old_dirx_1_cmp_ge0001)
     LUT4:I1->O           12   0.439   0.965  pg/_old_dirx_1_inv (pg/_old_dirx_1_inv)
     LUT3:I2->O            1   0.439   0.000  pg/Maccum_puck_x_lut<0> (pg/Maccum_puck_x_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Maccum_puck_x_cy<0> (pg/Maccum_puck_x_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<1> (pg/Maccum_puck_x_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<2> (pg/Maccum_puck_x_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<3> (pg/Maccum_puck_x_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<4> (pg/Maccum_puck_x_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<5> (pg/Maccum_puck_x_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<6> (pg/Maccum_puck_x_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<7> (pg/Maccum_puck_x_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<8> (pg/Maccum_puck_x_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  pg/Maccum_puck_x_cy<9> (pg/Maccum_puck_x_cy<9>)
     XORCY:CI->O           1   1.274   0.000  pg/Maccum_puck_x_xor<10> (pg/Result<10>)
     FDRE:D                    0.370          pg/puck_x_10
    ----------------------------------------
    Total                     12.714ns (6.914ns logic, 5.800ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 254 / 110
-------------------------------------------------------------------------
Offset:              7.035ns (Levels of Logic = 6)
  Source:            switch<0> (PAD)
  Destination:       rgb_8 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<0> to rgb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.825   1.148  switch_0_IBUF (switch_0_IBUF)
     LUT2:I0->O            1   0.439   0.726  Mmux_rgb_mux0000110209 (Mmux_rgb_mux0000110209)
     LUT4_D:I1->O          3   0.439   0.759  Mmux_rgb_mux0000110213 (N1)
     LUT4_L:I2->LO         1   0.439   0.134  Mmux_rgb_mux0000251 (N4)
     LUT4:I2->O            8   0.439   0.880  Mmux_rgb_mux000023_SW0 (N25)
     LUT4:I3->O            1   0.439   0.000  Mmux_rgb_mux000023 (rgb_mux0000<8>)
     FD:D                      0.370          rgb_8
    ----------------------------------------
    Total                      7.035ns (3.390ns logic, 3.645ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xvga1/vsync1'
  Total number of paths / destination ports: 1240 / 24
-------------------------------------------------------------------------
Offset:              10.140ns (Levels of Logic = 23)
  Source:            switch<4> (PAD)
  Destination:       pg/puck_x_10 (FF)
  Destination Clock: xvga1/vsync1 rising

  Data Path: switch<4> to pg/puck_x_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.002  switch_4_IBUF (switch_4_IBUF)
     LUT2:I1->O            1   0.439   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_lut<0> (pg/Mcompar_old_dirx_1_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<0> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<1> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<2> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<3> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<4> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<5> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<5>)
     MUXCY:CI->O           3   0.942   0.932  pg/Mcompar_old_dirx_1_cmp_lt0000_cy<6> (pg/Mcompar_old_dirx_1_cmp_lt0000_cy<6>)
     LUT2:I1->O            2   0.439   0.735  pg/_old_dirx_1_SW0 (N111)
     LUT4:I2->O           12   0.439   0.965  pg/_old_dirx_1_inv (pg/_old_dirx_1_inv)
     LUT3:I2->O            1   0.439   0.000  pg/Maccum_puck_x_lut<0> (pg/Maccum_puck_x_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Maccum_puck_x_cy<0> (pg/Maccum_puck_x_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<1> (pg/Maccum_puck_x_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<2> (pg/Maccum_puck_x_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<3> (pg/Maccum_puck_x_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<4> (pg/Maccum_puck_x_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<5> (pg/Maccum_puck_x_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<6> (pg/Maccum_puck_x_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<7> (pg/Maccum_puck_x_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  pg/Maccum_puck_x_cy<8> (pg/Maccum_puck_x_cy<8>)
     MUXCY:CI->O           0   0.053   0.000  pg/Maccum_puck_x_cy<9> (pg/Maccum_puck_x_cy<9>)
     XORCY:CI->O           1   1.274   0.000  pg/Maccum_puck_x_xor<10> (pg/Result<10>)
     FDRE:D                    0.370          pg/puck_x_10
    ----------------------------------------
    Total                     10.140ns (6.505ns logic, 3.635ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 31 / 30
-------------------------------------------------------------------------
Offset:              9.289ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          9   2.901   1.070  reset_sr (power_on_reset)
     LUT2:I1->O            1   0.439   0.517  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.289ns (7.701ns logic, 1.588ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.005ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.825   0.863  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      7.005ns (5.625ns logic, 1.380ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.44 secs
 
--> 


Total memory usage is 467700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  320 (   0 filtered)
Number of infos    :   14 (   0 filtered)

