Running: P:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu_tb_isim_beh.exe -prj C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu_tb_beh.prj work.Calc_Menu_tb 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_8bit_reg.vhd" into library work
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/std_16bit_reg.vhd" into library work
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu.vhd" into library work
Parsing VHDL file "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_menu_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity std_8bit_reg [std_8bit_reg_default]
Compiling architecture behavioral of entity std_16bit_reg [std_16bit_reg_default]
Compiling architecture behavioral of entity Calc_Menu [calc_menu_default]
Compiling architecture behavior of entity calc_menu_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Menu_tb_isim_beh.exe
Fuse Memory Usage: 34588 KB
Fuse CPU Usage: 468 ms
