# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_final_final.srcs/sources_1/new/buses.vhd" \
"../../../../final_final_final.srcs/sources_1/new/program_counter.vhd" \
"../../../../final_final_final.srcs/sim_1/new/Tb_PC.vhd" \

# Do not sort compile order
nosort
