{
  "design": {
    "design_info": {
      "boundary_crc": "0x40249F3C9BCCCE64",
      "device": "xc7a35tcpg236-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "clock_generator_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "out_clock": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clock_generator_0": {
        "vlnv": "Xilinx:hls:clock_generator:1.1",
        "xci_name": "design_1_clock_generator_0_0"
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "clk",
          "clock_generator_0/ap_clk"
        ]
      },
      "ap_rst_0_1": {
        "ports": [
          "rst",
          "clock_generator_0/ap_rst"
        ]
      },
      "clock_generator_0_out_clock": {
        "ports": [
          "clock_generator_0/out_clock",
          "out_clock"
        ]
      }
    }
  }
}