<profile>

<section name = "Vitis HLS Report for 'apply_weight_updates_Pipeline_VITIS_LOOP_167_1'" level="0">
<item name = "Date">Mon Dec  8 20:06:23 2025
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">hls_output</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.906 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_167_1">?, ?, 7, 4, 2, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 279, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 74, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 135, -</column>
<column name="Register">-, -, 432, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_10s_26_1_1_U178">mul_16s_10s_26_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U181">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="sparsemux_17_3_8_1_1_U180">sparsemux_17_3_8_1_1, 0, 0, 0, 42, 0</column>
<column name="sparsemux_9_2_16_1_1_U179">sparsemux_9_2_16_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_24s_32_4_1_U182">mac_muladd_16s_16s_24s_32_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln173_fu_554_p2">+, 0, 0, 14, 9, 9</column>
<column name="add_ln180_fu_609_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln183_1_fu_537_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln189_fu_794_p2">+, 0, 0, 23, 16, 1</column>
<column name="new_weight_fu_813_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage1_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_328">and, 0, 0, 2, 1, 1</column>
<column name="tmp_nbreadreq_fu_202_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln180_fu_604_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="icmp_ln183_fu_724_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln189_fu_789_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln70_fu_829_p2">icmp, 0, 0, 14, 9, 1</column>
<column name="icmp_ln71_fu_835_p2">icmp, 0, 0, 23, 16, 9</column>
<column name="or_ln70_fu_850_p2">or, 0, 0, 2, 1, 1</column>
<column name="modulated_delta_1_fu_621_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln180_fu_614_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln189_1_fu_806_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln189_fu_799_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln70_1_fu_843_p3">select, 0, 0, 9, 1, 7</column>
<column name="select_ln70_fu_855_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="modulated_delta_2_reg_424">9, 2, 16, 32</column>
<column name="p_ZL18eligibility_traces_0_d1_local">14, 3, 16, 48</column>
<column name="p_ZL18eligibility_traces_1_d1_local">14, 3, 16, 48</column>
<column name="p_ZL18eligibility_traces_2_d1_local">14, 3, 16, 48</column>
<column name="p_ZL18eligibility_traces_3_d1_local">14, 3, 16, 48</column>
<column name="weight_update_fifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln173_reg_971">9, 0, 9, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_modulated_delta_2_reg_424">16, 0, 16, 0</column>
<column name="current_weight_reg_1046">8, 0, 8, 0</column>
<column name="icmp_ln70_reg_1085">1, 0, 1, 0</column>
<column name="lshr_ln173_s_reg_932">5, 0, 5, 0</column>
<column name="lshr_ln3_reg_927">6, 0, 6, 0</column>
<column name="modulated_delta_2_reg_424">16, 0, 16, 0</column>
<column name="mul_ln180_reg_976">26, 0, 26, 0</column>
<column name="mul_ln189_reg_1062">32, 0, 32, 0</column>
<column name="new_weight_reg_1079">16, 0, 16, 0</column>
<column name="p_ZL13weight_memory_0_addr_reg_993">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_1_addr_reg_999">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_2_addr_reg_1005">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_3_addr_reg_1011">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_4_addr_reg_1017">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_5_addr_reg_1023">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_6_addr_reg_1029">9, 0, 9, 0</column>
<column name="p_ZL13weight_memory_7_addr_reg_1035">9, 0, 9, 0</column>
<column name="p_ZL18eligibility_traces_0_addr_reg_947">10, 0, 10, 0</column>
<column name="p_ZL18eligibility_traces_1_addr_reg_953">10, 0, 10, 0</column>
<column name="p_ZL18eligibility_traces_2_addr_reg_959">10, 0, 10, 0</column>
<column name="p_ZL18eligibility_traces_3_addr_reg_965">10, 0, 10, 0</column>
<column name="sext_ln184_1_cast_reg_894">26, 0, 26, 0</column>
<column name="sext_ln184_cast_reg_884">32, 0, 32, 0</column>
<column name="sext_ln189_cast_reg_889">32, 0, 32, 0</column>
<column name="shl_ln_reg_937">8, 0, 16, 8</column>
<column name="tmp_118_cast_reg_1067">16, 0, 16, 0</column>
<column name="tmp_25_cast_reg_981">8, 0, 8, 0</column>
<column name="tmp_reg_899">1, 0, 1, 0</column>
<column name="trunc_ln173_reg_908">6, 0, 6, 0</column>
<column name="trunc_ln180_reg_988">16, 0, 16, 0</column>
<column name="trunc_ln189_reg_1074">8, 0, 8, 0</column>
<column name="trunc_ln4_reg_1054">16, 0, 16, 0</column>
<column name="update_post_id_cast2_reg_920">2, 0, 2, 0</column>
<column name="update_post_id_cast_reg_914">3, 0, 3, 0</column>
<column name="update_post_id_cast_reg_914_pp0_iter1_reg">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, apply_weight_updates_Pipeline_VITIS_LOOP_167_1, return value</column>
<column name="sext_ln189">in, 16, ap_none, sext_ln189, scalar</column>
<column name="and_ln177">in, 1, ap_none, and_ln177, scalar</column>
<column name="sext_ln184_1">in, 10, ap_none, sext_ln184_1, scalar</column>
<column name="sext_ln184">in, 16, ap_none, sext_ln184, scalar</column>
<column name="weight_update_fifo_dout">in, 64, ap_fifo, weight_update_fifo, pointer</column>
<column name="weight_update_fifo_empty_n">in, 1, ap_fifo, weight_update_fifo, pointer</column>
<column name="weight_update_fifo_read">out, 1, ap_fifo, weight_update_fifo, pointer</column>
<column name="p_ZL13weight_memory_0_address0">out, 9, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_ce0">out, 1, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_q0">in, 8, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_address1">out, 9, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_ce1">out, 1, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_we1">out, 1, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_0_d1">out, 8, ap_memory, p_ZL13weight_memory_0, array</column>
<column name="p_ZL13weight_memory_1_address0">out, 9, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_ce0">out, 1, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_q0">in, 8, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_address1">out, 9, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_ce1">out, 1, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_we1">out, 1, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_1_d1">out, 8, ap_memory, p_ZL13weight_memory_1, array</column>
<column name="p_ZL13weight_memory_2_address0">out, 9, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_ce0">out, 1, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_q0">in, 8, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_address1">out, 9, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_ce1">out, 1, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_we1">out, 1, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_2_d1">out, 8, ap_memory, p_ZL13weight_memory_2, array</column>
<column name="p_ZL13weight_memory_3_address0">out, 9, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_ce0">out, 1, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_q0">in, 8, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_address1">out, 9, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_ce1">out, 1, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_we1">out, 1, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_3_d1">out, 8, ap_memory, p_ZL13weight_memory_3, array</column>
<column name="p_ZL13weight_memory_4_address0">out, 9, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_ce0">out, 1, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_q0">in, 8, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_address1">out, 9, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_ce1">out, 1, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_we1">out, 1, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_4_d1">out, 8, ap_memory, p_ZL13weight_memory_4, array</column>
<column name="p_ZL13weight_memory_5_address0">out, 9, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_ce0">out, 1, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_q0">in, 8, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_address1">out, 9, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_ce1">out, 1, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_we1">out, 1, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_5_d1">out, 8, ap_memory, p_ZL13weight_memory_5, array</column>
<column name="p_ZL13weight_memory_6_address0">out, 9, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_ce0">out, 1, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_q0">in, 8, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_address1">out, 9, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_ce1">out, 1, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_we1">out, 1, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_6_d1">out, 8, ap_memory, p_ZL13weight_memory_6, array</column>
<column name="p_ZL13weight_memory_7_address0">out, 9, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_ce0">out, 1, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_q0">in, 8, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_address1">out, 9, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_ce1">out, 1, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_we1">out, 1, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL13weight_memory_7_d1">out, 8, ap_memory, p_ZL13weight_memory_7, array</column>
<column name="p_ZL18eligibility_traces_0_address0">out, 10, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_ce0">out, 1, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_q0">in, 16, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_address1">out, 10, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_ce1">out, 1, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_we1">out, 1, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_0_d1">out, 16, ap_memory, p_ZL18eligibility_traces_0, array</column>
<column name="p_ZL18eligibility_traces_1_address0">out, 10, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_ce0">out, 1, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_q0">in, 16, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_address1">out, 10, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_ce1">out, 1, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_we1">out, 1, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_1_d1">out, 16, ap_memory, p_ZL18eligibility_traces_1, array</column>
<column name="p_ZL18eligibility_traces_2_address0">out, 10, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_ce0">out, 1, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_q0">in, 16, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_address1">out, 10, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_ce1">out, 1, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_we1">out, 1, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_2_d1">out, 16, ap_memory, p_ZL18eligibility_traces_2, array</column>
<column name="p_ZL18eligibility_traces_3_address0">out, 10, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_ce0">out, 1, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_q0">in, 16, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_address1">out, 10, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_ce1">out, 1, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_we1">out, 1, ap_memory, p_ZL18eligibility_traces_3, array</column>
<column name="p_ZL18eligibility_traces_3_d1">out, 16, ap_memory, p_ZL18eligibility_traces_3, array</column>
</table>
</item>
</section>
</profile>
