Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 00:02:14 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      5 |            2 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             133 |           33 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |              41 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Clock Signal  |                             Enable Signal                             |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | INST_CNT/ce                                                           | INST_CNT/cnt_internal_value[1]_i_3_n_0            |                1 |              2 |
|  clk_IBUF_BUFG |                                                                       |                                                   |                3 |              5 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/E[0]                                       | Simeck_DUT/INST_IS_REG/temp_reg[18]_i_1_n_0       |                2 |              5 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_4 | Simeck_DUT/INST_SHORT_LFSR/lfsr_rst               |                2 |              6 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/E[0]                                       | Simeck_DUT/INST_IS_REG/temp_reg[31]_i_1_n_0       |                4 |             10 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/KEY_REG_CE                                 | Simeck_DUT/INST_LEFT_KEY_REG/temp_reg[31]_i_1_n_0 |                7 |             20 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/KEY_REG_CE                                 |                                                   |                9 |             32 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_SHORT_LFSR/E[0]                                       |                                                   |               14 |             49 |
|  clk_IBUF_BUFG | Simeck_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2   |                                                   |               15 |             64 |
+----------------+-----------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


