
---------- Begin Simulation Statistics ----------
final_tick                               1153375109601                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116685                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383744                       # Number of bytes of host memory used
host_op_rate                                   135829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20481.18                       # Real time elapsed on the host
host_tick_rate                                8889767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2389848004                       # Number of instructions simulated
sim_ops                                    2781939906                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182073                       # Number of seconds simulated
sim_ticks                                182072869779                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1119356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2238714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.223255                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        25267085                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     69753768                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       115836                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     60935255                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2527805                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2528446                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          641                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        74212246                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3744757                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         112740930                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        101742894                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       115718                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           72723836                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      27860160                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5556176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6504239                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    389848003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      454778423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    435764125                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.043634                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.227489                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    306869583     70.42%     70.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     51875308     11.90%     82.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     18510100      4.25%     86.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8795068      2.02%     88.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6607514      1.52%     90.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      5420571      1.24%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5697227      1.31%     92.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4128594      0.95%     93.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     27860160      6.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    435764125                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3723704                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         416807261                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              95356882                       # Number of loads committed
system.switch_cpus.commit.membars             6790863                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    265641157     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     10578333      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     95356882     20.97%     81.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     83202051     18.30%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    454778423                       # Class of committed instruction
system.switch_cpus.commit.refs              178558933                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          20720434                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           389848003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             454778423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.119989                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.119989                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     355049426                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           124                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     24965393                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      462952602                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         17569823                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          46277399                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         122587                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           455                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17604908                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            74212246                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          49219718                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             387183055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              399016808                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          245410                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.169968                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     49318352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     31539647                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.913865                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    436624145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.067566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.434701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        348625795     79.85%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11467349      2.63%     82.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6337456      1.45%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9190307      2.10%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         10326856      2.37%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4847191      1.11%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6646081      1.52%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4472649      1.02%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         34710461      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    436624145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       155001                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         73181860                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.074661                       # Inst execution rate
system.switch_cpus.iew.exec_refs            190444204                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           83856361                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        25950085                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      96990527                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5575510                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          875                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     84707334                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    461268158                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     106587843                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       102228                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     469224450                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         582552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      29598666                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         122587                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      30290405                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      8495251                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12273                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     10198978                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1633622                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1505258                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        12273                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       139429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         413941945                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             458900583                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.595259                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         246402786                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.051016                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              458945271                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        559576483                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       320634581                       # number of integer regfile writes
system.switch_cpus.ipc                       0.892866                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.892866                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     268228515     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     10585655      2.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    106618970     22.72%     82.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     83893533     17.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      469326679                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11336264                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024154                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          529042      4.67%      4.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          17512      0.15%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5197537     45.85%     50.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5592173     49.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      449470585                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1325487524                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    437849631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    444601293                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          455692647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         469326679                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5575511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6489658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4811                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        19335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5617524                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    436624145                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.074899                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889069                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    283078500     64.83%     64.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     48853716     11.19%     76.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     26802625      6.14%     82.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20644430      4.73%     86.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19993800      4.58%     91.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14908202      3.41%     94.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11532372      2.64%     97.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5260019      1.20%     98.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5550481      1.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    436624145                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.074895                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       31192358                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     61131053                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     21050952                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     23168792                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      8096552                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9344517                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     96990527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     84707334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       622903785                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       22224668                       # number of misc regfile writes
system.switch_cpus.numCycles                436625587                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       147959030                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     436257151                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        3933363                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         25068665                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       21677256                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        247268                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     728527077                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      461827631                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    442878112                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          55717582                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10682423                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         122587                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      47850366                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6620895                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    552714205                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    159905913                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6829555                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          98173206                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5575512                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     14614140                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            869186510                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           923426616                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         14014459                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         7037029                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1190183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        60982                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2380366                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          60982                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1119341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       456427                       # Transaction distribution
system.membus.trans_dist::CleanEvict           662928                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1119341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1702092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1655981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3358073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3358073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    102028800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     99671808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    201700608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               201700608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1119359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1119359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1119359                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3485954016                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3423170741                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10494164705                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1153375109601                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1190165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1407001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1190126                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3570432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3570549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    210756096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              210766080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1129672                       # Total snoops (count)
system.tol2bus.snoopTraffic                  58422656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2319855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159990                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2258871     97.37%     97.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60984      2.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2319855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1753932858                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2481450240                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     72619776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          72622464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     29406336                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       29406336                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       567342                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             567363                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       229737                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            229737                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        14763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    398850065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            398864829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        14763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           14763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     161508609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           161508609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     161508609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        14763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    398850065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           560373438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    459474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1134684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000078846740                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        26032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        26032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1952236                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            433923                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     567363                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    229737                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1134726                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  459474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           192964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           118234                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            40874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            68750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           103730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            73546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            38750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            49452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            45820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            25346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           24042                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           20506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           37302                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           43442                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          104942                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          147026                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            77184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            78390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            77119                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            38564                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            7270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           65124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           77184                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.33                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 20603296696                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5673630000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            41879409196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18157.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36907.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  837189                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 410171                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.78                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.27                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1134726                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              459474                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 482939                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 482962                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  84414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  84395                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19563                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 25873                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 25956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 26062                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 26485                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 26482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 26068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 26171                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 26218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 26885                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 26850                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 26197                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 26437                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 26330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 26058                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 26072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 26057                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   315                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       346801                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   294.188956                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   218.837899                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   268.323039                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2062      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       191966     55.35%     55.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        62309     17.97%     73.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        29462      8.50%     82.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        13240      3.82%     86.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         9117      2.63%     88.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7903      2.28%     91.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5149      1.48%     92.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        25593      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       346801                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        26032                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     43.588199                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    41.283298                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.797938                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          459      1.76%      1.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          129      0.50%      2.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1698      6.52%      8.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2294      8.81%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2935     11.27%     28.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4310     16.56%     45.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3805     14.62%     60.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2303      8.85%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1275      4.90%     73.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1192      4.58%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2032      7.81%     86.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          551      2.12%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          174      0.67%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1107      4.25%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          499      1.92%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          154      0.59%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          977      3.75%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          131      0.50%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        26032                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        26032                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.649239                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.616185                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.075717                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6372     24.48%     24.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             233      0.90%     25.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           17414     66.89%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             214      0.82%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1774      6.81%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              18      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        26032                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              72622464                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               29404480                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               72622464                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            29406336                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      398.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      161.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   398.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   161.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.38                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 182072751351                       # Total gap between requests
system.mem_ctrls0.avgGap                    228418.96                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     72619776                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     29404480                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 14763.319781045324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 398850065.296086490154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 161498415.638151645660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1134684                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       459474                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1349112                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  41878060084                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4177328388406                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     32121.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36907.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9091544.65                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1000421100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           531717450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3201761640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         780891120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    14372127120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     66645843810                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     13793061600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      100325823840                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       551.020171                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  35207559082                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6079580000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 140785730697                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1475809440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           784392345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4900182000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1617411780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    14372127120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     74779877190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      6943446720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      104873246595                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       575.996010                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  17374492011                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6079580000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 158618797768                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     70653184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          70655488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     29016320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       29016320                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       551978                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             551996                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       226690                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            226690                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        12654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    388048939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            388061594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        12654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           12654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     159366522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           159366522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     159366522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        12654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    388048939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           547428116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    453380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1103956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000081485944                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        26025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        26025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1903843                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            427952                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     551996                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    226690                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1103992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  453380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           189344                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           106182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            31356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            74766                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            98910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            67536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            23400                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            27734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            38602                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            25322                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           51848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           38596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           43412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           39794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           97754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          149436                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            77184                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            77202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             6030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            32558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            77111                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            37348                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            3618                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           65118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           77184                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.20                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.01                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 19049013138                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5519960000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            39748863138                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17254.67                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36004.67                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  831963                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 403478                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                75.36                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.99                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1103992                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              453380                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 482556                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 482561                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  69436                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  69432                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 17874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 18074                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 24142                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 24230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 26053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 26063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 26031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 26031                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 26045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 26047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 26039                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 26500                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 26609                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 27482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 27443                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 26217                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 26144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 26034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       321897                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   309.627887                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   228.552396                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   279.045272                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1419      0.44%      0.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       170379     52.93%     53.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        57549     17.88%     71.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        32452     10.08%     81.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9895      3.07%     84.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         9205      2.86%     87.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7082      2.20%     89.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         8416      2.61%     92.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        25500      7.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       321897                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        26025                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     42.419597                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    41.018666                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.655755                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          106      0.41%      0.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          584      2.24%      2.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1882      7.23%      9.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         1912      7.35%     17.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1460      5.61%     22.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4217     16.20%     39.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3947     15.17%     54.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3320     12.76%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2528      9.71%     76.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3062     11.77%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1807      6.94%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          478      1.84%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          100      0.38%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          564      2.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           23      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            7      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            5      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           23      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        26025                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        26025                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.419904                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.392381                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.968995                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7839     30.12%     30.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             247      0.95%     31.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17427     66.96%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             242      0.93%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             243      0.93%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               8      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              19      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        26025                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              70655488                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               29014592                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               70655488                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            29016320                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      388.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      159.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   388.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   159.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.28                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 182072752185                       # Total gap between requests
system.mem_ctrls1.avgGap                    233820.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     70653184                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     29014592                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 12654.274098038848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 388048939.338182628155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 159357031.254672408104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1103956                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       453380                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1606008                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  39747257130                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4225055742854                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     44611.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36004.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9319016.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   79.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1056848520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           561713130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3461214960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         761702400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    14372127120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     68347493310                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12360185280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      100921284720                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       554.290625                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  31501756560                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6079580000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 144491533219                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1241546040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           659885985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4421287920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1604800260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    14372127120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     73763128290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      7799607360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      103862382975                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       570.444038                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  19634633720                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6079580000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 156358656059                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        70824                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70824                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        70824                       # number of overall hits
system.l2.overall_hits::total                   70824                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1119320                       # number of demand (read+write) misses
system.l2.demand_misses::total                1119359                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1119320                       # number of overall misses
system.l2.overall_misses::total               1119359                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3500298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  98050377183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98053877481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3500298                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  98050377183                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98053877481                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1190144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1190183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1190144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1190183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.940491                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.940493                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.940491                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.940493                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89751.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87598.164227                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87598.239243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89751.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87598.164227                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87598.239243                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              456427                       # number of writebacks
system.l2.writebacks::total                    456427                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1119320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1119359                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1119320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1119359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3165889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  88487721768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  88490887657                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3165889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  88487721768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  88490887657                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.940491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.940493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.940491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.940493                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81176.641026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79054.892049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79054.965973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81176.641026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79054.892049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79054.965973                       # average overall mshr miss latency
system.l2.replacements                        1129672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       456388                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           456388                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       456388                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       456388                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        50665                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         50665                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  18                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1417800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1417800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78766.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78766.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1263244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1263244                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70180.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70180.222222                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3500298                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3500298                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89751.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89751.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3165889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3165889                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81176.641026                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81176.641026                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        70824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             70824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1119302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1119302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  98048959383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98048959383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1190126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1190126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.940490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.940490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87598.306251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87598.306251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1119302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1119302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  88486458524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  88486458524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.940490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79055.034766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79055.034766                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     2353199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1130184                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.082138                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.506741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.103100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.009736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   508.380422                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39215496                       # Number of tag accesses
system.l2.tags.data_accesses                 39215496                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971302239822                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   182072869779                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099677                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     49219660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2051319337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099677                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49219660                       # number of overall hits
system.cpu.icache.overall_hits::total      2051319337                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            866                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total           866                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4906005                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4906005                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4906005                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4906005                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100485                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     49219718                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2051320203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100485                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     49219718                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2051320203                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84586.293103                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5665.132794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84586.293103                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5665.132794                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          223                       # number of writebacks
system.cpu.icache.writebacks::total               223                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3549504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3549504                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3549504                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3549504                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91012.923077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91012.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91012.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91012.923077                       # average overall mshr miss latency
system.cpu.icache.replacements                    223                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099677                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49219660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2051319337                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           866                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4906005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4906005                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100485                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     49219718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2051320203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84586.293103                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5665.132794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3549504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3549504                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91012.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91012.923077                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.507891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2051320184                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               847                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2421865.624557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.631329                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.876561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009418                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999211                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80001488764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80001488764                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820174210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158714996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        978889206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820174210                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    158714996                       # number of overall hits
system.cpu.dcache.overall_hits::total       978889206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9039363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2641571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11680934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9039363                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2641571                       # number of overall misses
system.cpu.dcache.overall_misses::total      11680934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 176127292119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 176127292119                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 176127292119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 176127292119                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829213573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    161356567                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    990570140                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829213573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    161356567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    990570140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.016371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011792                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66675.206579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15078.185710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66675.206579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15078.185710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5453                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    99.145455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6376839                       # number of writebacks
system.cpu.dcache.writebacks::total           6376839                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1451445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1451445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1451445                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1451445                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1190126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1190126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1190126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1190126                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 100174372521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100174372521                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 100174372521                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100174372521                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007376                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001201                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007376                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001201                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84171.232727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84171.232727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84171.232727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84171.232727                       # average overall mshr miss latency
system.cpu.dcache.replacements               10230862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429273055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     81069190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       510342245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5066664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2641499                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7708163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 176121170142                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176121170142                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434339719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     83710689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    518050408                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.031555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014879                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66674.706347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22848.656696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1451391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1451391                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1190108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1190108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 100172932203                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 100172932203                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84171.295549                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84171.295549                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390901155                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     77645806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      468546961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3972699                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           72                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3972771                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6121977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6121977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394873854                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     77645878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    472519732                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008408                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85027.458333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.540984                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1440318                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1440318                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80017.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80017.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24189075                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5556172                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     29745247                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1611                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1629                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1457832                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1457832                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24190686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5556190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     29746876                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80990.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   894.924494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1442820                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1442820                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80156.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80156.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24190686                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5556167                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     29746853                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24190686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5556167                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     29746853                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1153375109601                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1048612424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10231118                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.492457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   224.113024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.885796                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.875442                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.124554                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33612274926                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33612274926                       # Number of data accesses

---------- End Simulation Statistics   ----------
