<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › broadcom › cnic_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cnic_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* cnic.c: Broadcom CNIC core network driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2006-2012 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef CNIC_DEFS_H</span>
<span class="cp">#define CNIC_DEFS_H</span>

<span class="cm">/* KWQ (kernel work queue) request op codes */</span>
<span class="cp">#define L2_KWQE_OPCODE_VALUE_FLUSH                  (4)</span>
<span class="cp">#define L2_KWQE_OPCODE_VALUE_VM_FREE_RX_QUEUE       (8)</span>

<span class="cp">#define L4_KWQE_OPCODE_VALUE_CONNECT1               (50)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_CONNECT2               (51)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_CONNECT3               (52)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_RESET                  (53)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_CLOSE                  (54)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_UPDATE_SECRET          (60)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_INIT_ULP               (61)</span>

<span class="cp">#define L4_KWQE_OPCODE_VALUE_OFFLOAD_PG             (1)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_UPDATE_PG              (9)</span>
<span class="cp">#define L4_KWQE_OPCODE_VALUE_UPLOAD_PG              (14)</span>

<span class="cp">#define L5CM_RAMROD_CMD_ID_BASE			(0x80)</span>
<span class="cp">#define L5CM_RAMROD_CMD_ID_TCP_CONNECT		(L5CM_RAMROD_CMD_ID_BASE + 3)</span>
<span class="cp">#define L5CM_RAMROD_CMD_ID_CLOSE		(L5CM_RAMROD_CMD_ID_BASE + 12)</span>
<span class="cp">#define L5CM_RAMROD_CMD_ID_ABORT		(L5CM_RAMROD_CMD_ID_BASE + 13)</span>
<span class="cp">#define L5CM_RAMROD_CMD_ID_SEARCHER_DELETE	(L5CM_RAMROD_CMD_ID_BASE + 14)</span>
<span class="cp">#define L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD	(L5CM_RAMROD_CMD_ID_BASE + 15)</span>

<span class="cp">#define FCOE_RAMROD_CMD_ID_INIT_FUNC		(FCOE_KCQE_OPCODE_INIT_FUNC)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_DESTROY_FUNC		(FCOE_KCQE_OPCODE_DESTROY_FUNC)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_STAT_FUNC		(FCOE_KCQE_OPCODE_STAT_FUNC)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_OFFLOAD_CONN		(FCOE_KCQE_OPCODE_OFFLOAD_CONN)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_ENABLE_CONN		(FCOE_KCQE_OPCODE_ENABLE_CONN)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_DISABLE_CONN		(FCOE_KCQE_OPCODE_DISABLE_CONN)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_DESTROY_CONN		(FCOE_KCQE_OPCODE_DESTROY_CONN)</span>
<span class="cp">#define FCOE_RAMROD_CMD_ID_TERMINATE_CONN	(0x81)</span>

<span class="cm">/* KCQ (kernel completion queue) response op codes */</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_CLOSE_COMP             (53)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_RESET_COMP             (54)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_FW_TCP_UPDATE          (55)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE       (56)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_RESET_RECEIVED         (57)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED         (58)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_INIT_ULP               (61)</span>

<span class="cp">#define L4_KCQE_OPCODE_VALUE_OFFLOAD_PG             (1)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_UPDATE_PG              (9)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_UPLOAD_PG              (14)</span>

<span class="cm">/* KCQ (kernel completion queue) completion status */</span>
<span class="cp">#define L4_KCQE_COMPLETION_STATUS_SUCCESS           (0)</span>
<span class="cp">#define L4_KCQE_COMPLETION_STATUS_NIC_ERROR         (4)</span>
<span class="cp">#define L4_KCQE_COMPLETION_STATUS_PARITY_ERROR	    (0x81)</span>
<span class="cp">#define L4_KCQE_COMPLETION_STATUS_TIMEOUT           (0x93)</span>

<span class="cp">#define L4_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAIL    (0x83)</span>
<span class="cp">#define L4_KCQE_COMPLETION_STATUS_OFFLOADED_PG      (0x89)</span>

<span class="cp">#define L4_KCQE_OPCODE_VALUE_OOO_EVENT_NOTIFICATION (0xa0)</span>
<span class="cp">#define L4_KCQE_OPCODE_VALUE_OOO_FLUSH              (0xa1)</span>

<span class="cp">#define L4_LAYER_CODE (4)</span>
<span class="cp">#define L2_LAYER_CODE (2)</span>

<span class="cm">/*</span>
<span class="cm"> * L4 KCQ CQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kcq</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pg_cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">conn_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pg_host_opaque</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KCQ_RESERVED3 (0x7&lt;&lt;0)</span>
<span class="cp">#define L4_KCQ_RESERVED3_SHIFT 0</span>
<span class="cp">#define L4_KCQ_RAMROD_COMPLETION (0x1&lt;&lt;3) </span><span class="cm">/* Everest only */</span><span class="cp"></span>
<span class="cp">#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3</span>
<span class="cp">#define L4_KCQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KCQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KCQ_RESERVED4 (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KCQ_RESERVED4_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KCQ_RESERVED3 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KCQ_RESERVED3_SHIFT 0</span>
<span class="cp">#define L4_KCQ_RAMROD_COMPLETION (0x1&lt;&lt;3) </span><span class="cm">/* Everest only */</span><span class="cp"></span>
<span class="cp">#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3</span>
<span class="cp">#define L4_KCQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KCQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KCQ_RESERVED4 (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KCQ_RESERVED4_SHIFT 7</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * L4 KCQ CQE PG upload</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kcq_upload_pg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pg_cid</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pg_status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pg_ipid_count</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pg_ipid_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pg_status</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Gracefully close the connection request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_close_req</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The first request to be passed in order to establish connection in option2</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_connect_req1</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">conn_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F&lt;&lt;3)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">conn_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F&lt;&lt;3)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pg_cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_ip</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_ip</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">dst_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">src_port</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">src_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dst_port</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rsrv1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tcp_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1&lt;&lt;3)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SACK (0x1&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1&lt;&lt;5)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3&lt;&lt;6)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">tcp_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1&lt;&lt;3)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SACK (0x1&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1&lt;&lt;5)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3&lt;&lt;6)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">rsrv1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The second ( optional )request to be passed in order to establish</span>
<span class="cm"> * connection in option2 - for IPv6 only</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_connect_req2</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_ip_v6_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_ip_v6_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">src_ip_v6_4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_ip_v6_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_ip_v6_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dst_ip_v6_4</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The third ( and last )request to be passed in order to establish</span>
<span class="cm"> * connection in option2</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_connect_req3</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ka_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ka_interval</span> <span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">snd_seq_scale</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ttl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tos</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tos</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ttl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">snd_seq_scale</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pmtu</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pmtu</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rcv_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">snd_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">seed</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * a KWQE request to offload a PG connection</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_offload_pg</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">l2hdr_nbytes</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pg_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2</span>
	<span class="n">u8</span> <span class="n">da0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pg_flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2</span>
	<span class="n">u8</span> <span class="n">l2hdr_nbytes</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sa0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sa3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sa4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa5</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">etype</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">etype</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sa4</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">vlan_tag</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ipid_start</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ipid_start</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vlan_tag</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ipid_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ipid_count</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">host_opaque</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Abortively close the connection request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_reset_req</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_RESET_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_RESET_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * a KWQE request to update a PG connection</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_update_pg</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">oper16</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">oper16</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">pg_cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pg_host_opaque</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">pg_valids</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2</span>
	<span class="n">u8</span> <span class="n">pg_unused_a</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pg_ipid_count</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pg_ipid_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pg_unused_a</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pg_valids</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1&lt;&lt;1)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F&lt;&lt;2)</span>
<span class="cp">#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserverd3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserverd3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">da5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">da2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">reserved4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * a KWQE request to upload a PG or L4 context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l4_kwq_upload</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPLOAD_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPLOAD_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">oper16</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">oper16</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L4_KWQ_UPLOAD_RESERVED1 (0xF&lt;&lt;0)</span>
<span class="cp">#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0</span>
<span class="cp">#define L4_KWQ_UPLOAD_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * bnx2x structures</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The iscsi aggregative context of Cstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cstorm_iscsi_ag_context</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define CSTORM_ISCSI_AG_CONTEXT_STATE (0xFF&lt;&lt;0)</span>
<span class="cp">#define CSTORM_ISCSI_AG_CONTEXT_STATE_SHIFT 0</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;8)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 8</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;9)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 9</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;10)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 10</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;11)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 11</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN_SHIFT 12</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN_SHIFT 13</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_SHIFT 14</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66 (0x3&lt;&lt;16)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66_SHIFT 16</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN (0x1&lt;&lt;18)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN_SHIFT 18</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;19)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 19</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX2_CF_EN (0x1&lt;&lt;20)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX2_CF_EN_SHIFT 20</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;21)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 21</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;22)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN_SHIFT 22</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE (0x7&lt;&lt;23)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE_SHIFT 23</span>
<span class="cp">#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE (0x3&lt;&lt;26)</span>
<span class="cp">#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE_SHIFT 26</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52 (0x3&lt;&lt;28)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52_SHIFT 28</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53 (0x3&lt;&lt;30)</span>
<span class="cp">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53_SHIFT 30</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__aux1_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__aux1_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_vars2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_vars2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__aux1_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__aux1_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rel_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rel_seq_th</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved62</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved61</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved60</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved59</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved59</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved60</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved61</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved62</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__reserved64</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_u_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_u_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__reserved64</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__cq_u_prod1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_vars3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_u_pend</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_u_pend</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_vars3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__aux2_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">aux2_val</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">aux2_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__aux2_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The fcoe extra aggregative context section of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_fcoe_extra_ag_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">__agg_val1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__lcq_prod</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtt_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtt_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__reserved66</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wnd_right_edge</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 0</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG_SHIFT 1</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_SHIFT 2</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_SHIFT 4</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_WND_UPD_CF_EN_SHIFT 6</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TIMEOUT_CF_EN_SHIFT 7</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN_SHIFT 8</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LCQ_SND_EN (0x1&lt;&lt;9)</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_LCQ_SND_EN_SHIFT 9</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 10</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_FLAG (0x1&lt;&lt;11)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_FLAG_SHIFT 11</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_EN_SHIFT 12</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_CF_SHIFT 14</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF (0x3&lt;&lt;16)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX2_CF_SHIFT 16</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_BLOCKED (0x1&lt;&lt;18)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_BLOCKED_SHIFT 18</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1&lt;&lt;19)</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 19</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX11_CF_EN (0x1&lt;&lt;20)</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX11_CF_EN_SHIFT 20</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX12_CF_EN (0x1&lt;&lt;21)</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX12_CF_EN_SHIFT 21</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED1 (0x3&lt;&lt;22)</span>
<span class="cp">#define __TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED1_SHIFT 22</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ (0xF&lt;&lt;24)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ_SHIFT 24</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ (0xF&lt;&lt;28)</span>
<span class="cp">#define TSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ_SHIFT 28</span>
	<span class="n">u32</span> <span class="n">snd_max</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__lcq_cons</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__reserved2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The fcoe aggregative context of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_fcoe_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ulp_credit</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_FLAG_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">ulp_credit</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG_SHIFT 0</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG_SHIFT 1</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF_SHIFT 2</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN_SHIFT 11</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN_SHIFT 12</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_FLAG_SHIFT 0</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_FLAG_SHIFT 1</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX4_CF_SHIFT 2</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX5_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __TSTORM_FCOE_AG_CONTEXT_QUEUE0_FLUSH_CF_EN_SHIFT 11</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX4_CF_EN_SHIFT 12</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX5_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define TSTORM_FCOE_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
	<span class="n">u16</span> <span class="n">__agg_val4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">tstorm_fcoe_extra_ag_context_section</span> <span class="n">__extra_section</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * The tcp aggregative context section of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_tcp_tcp_ag_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">__agg_val1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">snd_nxt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtt_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rtt_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__reserved66</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">wnd_right_edge</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 0</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG_SHIFT 1</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_SHIFT 2</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_SHIFT 4</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN_SHIFT 6</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN_SHIFT 7</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN_SHIFT 8</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN (0x1&lt;&lt;9)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN_SHIFT 9</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 10</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG (0x1&lt;&lt;11)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG_SHIFT 11</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN_SHIFT 12</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_SHIFT 14</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF (0x3&lt;&lt;16)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_SHIFT 16</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED (0x1&lt;&lt;18)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED_SHIFT 18</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1&lt;&lt;19)</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 19</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN (0x1&lt;&lt;20)</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN_SHIFT 20</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN (0x1&lt;&lt;21)</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN_SHIFT 21</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1 (0x3&lt;&lt;22)</span>
<span class="cp">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1_SHIFT 22</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ (0xF&lt;&lt;24)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ_SHIFT 24</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ (0xF&lt;&lt;28)</span>
<span class="cp">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ_SHIFT 28</span>
	<span class="n">u32</span> <span class="n">snd_max</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">snd_una</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__reserved2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The iscsi aggregative context of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_iscsi_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ulp_credit</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_ACK_ON_FIN_SENT_FLAG_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">ulp_credit</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG_SHIFT 0</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG_SHIFT 1</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_SHIFT 2</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 11</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN_SHIFT 12</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_MSL_TIMER_SET_FLAG_SHIFT 0</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG (0x1&lt;&lt;1)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_FIN_SENT_FIRST_FLAG_SHIFT 1</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_SHIFT 2</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_SHIFT 4</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 11</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN (0x1&lt;&lt;12)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_RST_SENT_CF_EN_SHIFT 12</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN (0x1&lt;&lt;13)</span>
<span class="cp">#define __TSTORM_ISCSI_AG_CONTEXT_WAKEUP_CALL_CF_EN_SHIFT 13</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
	<span class="n">u16</span> <span class="n">__agg_val4</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">tstorm_tcp_tcp_ag_context_section</span> <span class="n">tcp</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * The fcoe aggregative context of Ustorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_fcoe_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__aux_counter_flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_SHIFT 0</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_INV_CF_SHIFT 4</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_INV_CF_SHIFT 4</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_SHIFT 0</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">__aux_counter_flags</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cdu_usage</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_misc2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pbf_tx_seq_ack</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pbf_tx_seq_ack</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_misc2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdu_usage</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_misc4</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_misc3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_misc3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">expired_task_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">agg_misc4_th</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_prod</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">decision_rules</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE_SHIFT 0</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG_SHIFT 6</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">decision_rule_enable_bits</span><span class="p">;</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 4</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN_SHIFT 5</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">decision_rule_enable_bits</span><span class="p">;</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED_INV_CF_EN_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 4</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_QUEUE0_CF_EN_SHIFT 5</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">decision_rules</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_DEC_RULE_SHIFT 0</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_AG_CONTEXT_CQ_ARM_N_FLAG_SHIFT 6</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_FCOE_AG_CONTEXT_RESERVED1_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">__reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The iscsi aggregative context of Ustorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__aux_counter_flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">__aux_counter_flags</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cdu_usage</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_misc2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__cq_local_comp_itt_val</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__cq_local_comp_itt_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_misc2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdu_usage</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_misc4</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_misc3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_misc3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_val1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">agg_misc4_th</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val2_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_val2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_val2_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">decision_rules</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">decision_rule_enable_bits</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">decision_rule_enable_bits</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">decision_rules</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">__reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The fcoe aggregative context section of Xstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_extra_ag_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51 (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN_SHIFT 6</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">__reserved_da_cnt</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__mtu</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__mtu</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved_da_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51 (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED51_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_CLEAR_DA_TIMER_EN_SHIFT 6</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_DA_EXPIRATION_FLAG_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">snd_nxt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__xfrqe_bd_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__xfrqe_bd_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__xfrqe_data1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__agg_val8_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tx_dest</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58 (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58_SHIFT 1</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59 (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60 (0x1&lt;&lt;5)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED57_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58 (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED58_SHIFT 1</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59 (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED59_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60 (0x1&lt;&lt;5)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED60_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_RESERVED_TX_FIN_FLAG_EN_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_EXTRA_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14</span>
	<span class="n">u8</span> <span class="n">__tx_dest</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val8_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__sq_base_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__sq_base_addr_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__xfrq_base_addr_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__xfrq_base_addr_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__xfrq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__xfrq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__xfrq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__xfrq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved_force_pure_ack_cnt</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved_force_pure_ack_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__tcp_agg_vars6</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__xfrqe_mng</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__tcp_agg_vars7</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__tcp_agg_vars7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__xfrqe_mng</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__xfrqe_data0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__agg_val10_th</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__da_only_cnt</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__da_only_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The fcoe aggregative context of Xstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51 (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52 (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">__state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51 (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED51_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52 (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED52_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX19_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">more_to_send</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">sq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_CONFQ_DEC_RULE_SHIFT 14</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_extra_ag_context_section</span> <span class="n">__extra_section</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62 (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62_SHIFT 10</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG_SHIFT 15</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE_SHIFT 6</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE (0x7&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_XFRQ_DEC_RULE_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_SQ_DEC_RULE_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_QUEUE0_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62 (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_RESERVED62_SHIFT 10</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_FCOE_AG_CONTEXT_AUX2_FLAG_SHIFT 15</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val11</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val11</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">confq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">confq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">confq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">confq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_vars8</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC2 (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC2_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC3 (0xFF&lt;&lt;24)</span>
<span class="cp">#define XSTORM_FCOE_AG_CONTEXT_AGG_MISC3_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__cache_wqe_db</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__cache_wqe_db</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">completion_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">confq_pbl_base_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">confq_pbl_base_hi</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * The tcp aggregative context section of Xstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_tcp_tcp_ag_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN_SHIFT 6</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">__da_cnt</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__da_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tcp_agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_DA_TIMER_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED (0x3&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_SHIFT 2</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_SHIFT 4</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CLEAR_DA_TIMER_EN_SHIFT 6</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_EXPIRATION_FLAG_SHIFT 7</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">snd_nxt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx_wnd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">snd_una</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">local_adv_wnd</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__agg_val8_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tx_dest</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tcp_agg_vars2</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SIDEBAND_SENT_CF_EN_SHIFT 7</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_SHIFT 14</span>
	<span class="n">u8</span> <span class="n">__tx_dest</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val8_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ack_to_far_end</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rto_timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ka_timer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ts_to_echo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val7_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val7</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val7_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__force_pure_ack_cnt</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__force_pure_ack_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__tcp_agg_vars5</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">tcp_agg_vars6</span><span class="p">;</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_DEST_UPDATED_CF_EN_SHIFT 1</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 3</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG_SHIFT 4</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG (0x1&lt;&lt;5)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG_SHIFT 5</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF_SHIFT 6</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF (0x3&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_SHIFT 10</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF (0x3&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_SHIFT 12</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF (0x3&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_SHIFT 14</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF (0x3&lt;&lt;16)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF_SHIFT 16</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF (0x3&lt;&lt;18)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF_SHIFT 18</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF (0x3&lt;&lt;20)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF_SHIFT 20</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF (0x3&lt;&lt;22)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF_SHIFT 22</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF (0x3&lt;&lt;24)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF_SHIFT 24</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG (0x1&lt;&lt;26)</span>
<span class="cp">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG_SHIFT 26</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71 (0x1&lt;&lt;27)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71_SHIFT 27</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY (0x1&lt;&lt;28)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY_SHIFT 28</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG (0x1&lt;&lt;29)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG_SHIFT 29</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG (0x1&lt;&lt;30)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG_SHIFT 30</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG (0x1&lt;&lt;31)</span>
<span class="cp">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG_SHIFT 31</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_misc6</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__tcp_agg_vars7</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__tcp_agg_vars7</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_misc6</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__agg_val10</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__agg_val10_th</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__da_only_cnt</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__da_only_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The iscsi aggregative context of Xstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_iscsi_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">more_to_send</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">sq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">xstorm_tcp_tcp_ag_context_section</span> <span class="n">tcp</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_ISCSI_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__gen_data</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__gen_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_prod</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_vars8</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2 (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3 (0xFF&lt;&lt;24)</span>
<span class="cp">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">r2tq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">r2tq_prod</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">hq_cons_tcp_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rst_seq_num</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The L5cm aggregative context of XStorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_l5cm_ag_context</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars1</span><span class="p">;</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">agg_val1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars2</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX4_CF_EN_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">agg_vars3</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF (0x3&lt;&lt;6)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_TS_EN_CF_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">__agg_vars4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cdu_reserved</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">more_to_send</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
	<span class="n">u16</span> <span class="n">agg_val4_th</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val4_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars5</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">xstorm_tcp_tcp_ag_context_section</span> <span class="n">tcp</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_vars6</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
	<span class="n">u8</span> <span class="n">agg_val3_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_vars7</span><span class="p">;</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF (0x3&lt;&lt;4)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_STORMS_SYNC_CF_SHIFT 4</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN (0x1&lt;&lt;15)</span>
<span class="cp">#define __XSTORM_L5CM_AG_CONTEXT_RX_WND_SCL_EN_SHIFT 15</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__gen_data</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__gen_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val11_th</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_val9</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__agg_val6_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__reserved1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val2_th</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_val2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_val2_th</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">agg_vars8</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC2 (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC2_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC3 (0xFF&lt;&lt;24)</span>
<span class="cp">#define XSTORM_L5CM_AG_CONTEXT_AGG_MISC3_SHIFT 24</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_misc0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_val4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_val4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_misc0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">agg_val5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val5_th</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">agg_val3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">agg_limit1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__agg_misc1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">completion_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">agg_misc4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rst_seq_num</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * ABTS info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_abts_info</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">aborted_task_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fixed size structure in order to plant it in Union structure</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_abts_rsp_union</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">r_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">abts_rsp_payload</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * 4 regs size $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_bd_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">buf_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">buf_addr_lo</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">buf_len</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE cached sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cached_sge_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cur_buf_addr</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cur_buf_rem</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">second_buf_rem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">second_buf_addr</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Cleanup info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cleanup_info</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">cleaned_task_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rolled_tx_seq_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rolled_tx_data_offset</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcp RSP flags $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_flags</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID_SHIFT 0</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID_SHIFT 1</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER_SHIFT 2</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER_SHIFT 3</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ_SHIFT 4</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS (0x7&lt;&lt;5)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS_SHIFT 5</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcp RSP payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_payload</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_resid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scsi_status_code</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_flags</span> <span class="n">fcp_flags</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">retry_delay_timer</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_rsp_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_sns_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fixed size structure in order to plant it in Union structure</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_payload</span> <span class="n">payload</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FC header $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">cs_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">r_ctl</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">df_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">f_ctl</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">parameters</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">ox_id</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FC header union $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_mp_rsp_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="n">fc_hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">mp_payload_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Completion information $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_comp_flow_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_union</span> <span class="n">fcp_rsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_abts_rsp_union</span> <span class="n">abts_rsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_mp_rsp_union</span> <span class="n">mp_rsp</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * External ABTS info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_abts_info</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_abts_info</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * External cleanup info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_cleanup_info</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_cleanup_info</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe FW Tx sequence context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fw_tx_seq_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">data_offset</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcoe external FW Tx sequence context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_fw_tx_seq_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_fw_tx_seq_ctx</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE multiple sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_mul_sges_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cur_sge_addr</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cur_sge_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cur_sge_idx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE external multiple sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_mul_sges_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_mul_sges_ctx</span> <span class="n">mul_sgl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCP CMD payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_cmd_payload</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>





<span class="cm">/*</span>
<span class="cm"> * Fcp xfr rdy payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_xfr_rdy_payload</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">burst_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">data_ro</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FC frame $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fc_frame</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="n">fc_hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>




<span class="cm">/*</span>
<span class="cm"> * FCoE KCQ CQE parameters $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_kcqe_params</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE KCQ CQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kcqe</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">completion_status</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_conn_context_id</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_kcqe_params</span> <span class="n">params</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KCQE_RESERVED0 (0x7&lt;&lt;0)</span>
<span class="cp">#define FCOE_KCQE_RESERVED0_SHIFT 0</span>
<span class="cp">#define FCOE_KCQE_RAMROD_COMPLETION (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_KCQE_RAMROD_COMPLETION_SHIFT 3</span>
<span class="cp">#define FCOE_KCQE_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KCQE_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define FCOE_KCQE_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KCQE_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE KWQE header $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED0_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_HEADER_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_HEADER_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED1_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 1 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init1</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">num_tasks</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">task_list_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">task_list_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">dummy_buffer_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">dummy_buffer_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">sq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_buffer_log_size</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">mtu</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_sessions_log</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_INIT1_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_INIT1_RESERVED1_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 2 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init2</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">hsi_major_version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsi_minor_version</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">hash_tbl_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">hash_tbl_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_hash_tbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_hash_tbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_ptr_hash_tbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_ptr_hash_tbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">free_list_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 3 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init3</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">error_bit_map_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">error_bit_map_hi</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">perf_config</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved21</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 1 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload1</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_first_pbe_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_first_pbe_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_prod</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 2 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload2</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">tx_max_fc_pay_len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">xferq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">xferq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_db_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_db_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 3 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload3</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">vlan_tag</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_CFI_SHIFT 12</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY_SHIFT 13</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_max_conc_seqs_c3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES_SHIFT 1</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT_SHIFT 2</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ_SHIFT 3</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID_SHIFT 5</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0 (0x1&lt;&lt;6)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0_SHIFT 6</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG_SHIFT 7</span>
	<span class="n">__le32</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_first_pbe_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_first_pbe_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">tx_total_conc_seqs</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_max_fc_pay_len</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_total_conc_seqs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_max_conc_seqs_c3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_open_seqs_exch_c3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 4 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload4</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">e_d_tov_timer_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">lcq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">lcq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_pbl_base_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_pbl_base_addr_hi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection enable request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_enable_disable</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">vlan_tag</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI_SHIFT 12</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY_SHIFT 13</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">vlan_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection destroy request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_destroy</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoe destroy request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_destroy</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoe statistics request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_stat</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">stat_params_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">stat_params_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE KWQ WQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_kwqe</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init1</span> <span class="n">init1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init2</span> <span class="n">init2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init3</span> <span class="n">init3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload1</span> <span class="n">conn_offload1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload2</span> <span class="n">conn_offload2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload3</span> <span class="n">conn_offload3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload4</span> <span class="n">conn_offload4</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_enable_disable</span> <span class="n">conn_enable_disable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_destroy</span> <span class="n">conn_destroy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_destroy</span> <span class="n">destroy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_stat</span> <span class="n">statistics</span><span class="p">;</span>
<span class="p">};</span>
















<span class="cm">/*</span>
<span class="cm"> * TX SGL context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_cached_sge_ctx</span> <span class="n">cached_sge</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_mul_sges_ctx</span> <span class="n">sgl</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Data-In/ELS/BLS information $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_read_flow_info</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="n">sgl_ctx</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe stat context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_s_stat_ctx</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACTIVE (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACTIVE_SHIFT 0</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND_SHIFT 1</span>
<span class="cp">#define FCOE_S_STAT_CTX_ABTS_PERFORMED (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ABTS_PERFORMED_SHIFT 2</span>
<span class="cp">#define FCOE_S_STAT_CTX_SEQ_TIMEOUT (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_S_STAT_CTX_SEQ_TIMEOUT_SHIFT 3</span>
<span class="cp">#define FCOE_S_STAT_CTX_P_RJT (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_S_STAT_CTX_P_RJT_SHIFT 4</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_EOFT (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_EOFT_SHIFT 5</span>
<span class="cp">#define FCOE_S_STAT_CTX_RSRV1 (0x3&lt;&lt;6)</span>
<span class="cp">#define FCOE_S_STAT_CTX_RSRV1_SHIFT 6</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcoe rx seq context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_rx_seq_ctx</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_s_stat_ctx</span> <span class="n">s_stat</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">low_exp_ro</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">high_exp_ro</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe rx_wr union context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_rx_wr_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_read_flow_info</span> <span class="n">read_info</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_comp_flow_info</span> <span class="n">comp_info</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE SQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_sqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_SQE_TASK_ID (0x7FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_SQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_SQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_SQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * 14 regs $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_only</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="n">sgl_ctx</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 32 bytes (8 regs) used for TX only purposes $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_tx_wr_rx_rd_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_frame</span> <span class="n">tx_frame</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_cmd_payload</span> <span class="n">fcp_cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_cleanup_info</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_abts_info</span> <span class="n">abts</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_fw_tx_seq_ctx</span> <span class="n">tx_seq</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_tx_wr_rx_rd_const $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd_const</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">init_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE (0x7&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE_SHIFT 3</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE_SHIFT 4</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE (0x3&lt;&lt;5)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE_SHIFT 5</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">tx_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE (0xF&lt;&lt;1)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE_SHIFT 1</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1 (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1_SHIFT 5</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT (0x1&lt;&lt;6)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT_SHIFT 6</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_COMP_TRNS (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_COMP_TRNS_SHIFT 7</span>
	<span class="n">__le16</span> <span class="n">rsrv3</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">verify_tx_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_tx_wr_rx_rd $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_tx_wr_rx_rd_union_ctx</span> <span class="n">union_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd_const</span> <span class="n">const_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd_const $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_const</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">data_2_trns</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">init_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_CID (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_CID_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0 (0xFF&lt;&lt;24)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0_SHIFT 24</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd_var $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_var</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">rx_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1 (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE_SHIFT 4</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ_SHIFT 7</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE (0xF&lt;&lt;8)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE_SHIFT 8</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME_SHIFT 12</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT (0x1&lt;&lt;13)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT_SHIFT 13</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2 (0x1&lt;&lt;14)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2_SHIFT 14</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID_SHIFT 15</span>
	<span class="n">__le16</span> <span class="n">rx_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_xfr_rdy_payload</span> <span class="n">fcp_xfr_rdy</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_const</span> <span class="n">const_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_var</span> <span class="n">var_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_only $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_only</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_rx_seq_ctx</span> <span class="n">rx_seq_ctx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_rx_wr_union_ctx</span> <span class="n">union_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * task_ctx_entry $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_task_ctx_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_only</span> <span class="n">txwr_only</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd</span> <span class="n">txwr_rxrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd</span> <span class="n">rxwr_txrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_only</span> <span class="n">rxwr_only</span><span class="p">;</span>
<span class="p">};</span>










<span class="cm">/*</span>
<span class="cm"> * FCoE XFRQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_xfrqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_XFRQE_TASK_ID (0x7FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_XFRQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_XFRQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_XFRQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Cached SGEs $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">common_fcoe_sgl</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_bd_ctx</span> <span class="n">sge</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE SQ\XFRQ element</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cached_wqe</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_sqe</span> <span class="n">sqe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_xfrqe</span> <span class="n">xfrqe</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE connection enable\disable params passed by driver to FW in FCoE enable</span>
<span class="cm"> * ramrod $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_conn_enable_disable_ramrod_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_enable_disable</span> <span class="n">enable_disable_kwqe</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload params passed by driver to FW in FCoE offload ramrod</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_conn_offload_ramrod_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload1</span> <span class="n">offload_kwqe1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload2</span> <span class="n">offload_kwqe2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload3</span> <span class="n">offload_kwqe3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload4</span> <span class="n">offload_kwqe4</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">ustorm_fcoe_mng_ctx</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">mid_seq_proc_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tce_in_cam_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tce_on_ior_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">en_cached_tce_flag</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">en_cached_tce_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tce_on_ior_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tce_in_cam_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mid_seq_proc_flag</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">tce_cam_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cached_conn_flag</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cached_conn_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tce_cam_addr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">dma_tce_ram_addr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tce_ram_addr</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tce_ram_addr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dma_tce_ram_addr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ox_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">wr_done_seq</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">wr_done_seq</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ox_id</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">task_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Parameters initialized during offloaded according to FLOGI/PLOGI/PRLI and</span>
<span class="cm"> * used in FCoE context section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_fcoe_params</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONF_REQ (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONF_REQ_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_REC_VALID (0x1&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_REC_VALID_SHIFT 4</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT (0x1&lt;&lt;5)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT_SHIFT 5</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT_SHIFT 6</span>
<span class="cp">#define USTORM_FCOE_PARAMS_RSRV0 (0x1FF&lt;&lt;7)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_RSRV0_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_MUL_N_PORT_IDS_SHIFT 0</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_E_D_TOV_RES_SHIFT 1</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONT_INCR_SEQ_CNT_SHIFT 2</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONF_REQ (0x1&lt;&lt;3)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CONF_REQ_SHIFT 3</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_REC_VALID (0x1&lt;&lt;4)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_REC_VALID_SHIFT 4</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT (0x1&lt;&lt;5)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_CQ_TOGGLE_BIT_SHIFT 5</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT (0x1&lt;&lt;6)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_B_XFRQ_TOGGLE_BIT_SHIFT 6</span>
<span class="cp">#define USTORM_FCOE_PARAMS_RSRV0 (0x1FF&lt;&lt;7)</span>
<span class="cp">#define USTORM_FCOE_PARAMS_RSRV0_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hc_csdm_byte_en</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">port_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vnic_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">vnic_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">port_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hc_csdm_byte_en</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rx_total_conc_seqs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_max_fc_pay_len</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rx_max_fc_pay_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_total_conc_seqs</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">task_pbe_idx_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_in_page_log_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_max_conc_seqs</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rx_max_conc_seqs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_in_page_log_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_pbe_idx_off</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE 16-bits index structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_idx16_fields</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">fields</span><span class="p">;</span>
<span class="cp">#define FCOE_IDX16_FIELDS_IDX (0x7FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_IDX16_FIELDS_IDX_SHIFT 0</span>
<span class="cp">#define FCOE_IDX16_FIELDS_MSB (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_IDX16_FIELDS_MSB_SHIFT 15</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE 16-bits index union</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_idx16_field_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_idx16_fields</span> <span class="n">fields</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Parameters required for placement according to SGL</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_fcoe_data_place_mng</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sge_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_sges</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sge_idx</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sge_idx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_sges</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sge_off</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Parameters required for placement according to SGL</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_fcoe_data_place</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_data_place_mng</span> <span class="n">cached_mng</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_bd_ctx</span> <span class="n">cached_sge</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TX processing shall write and RX processing shall read from this section</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_u_tce_tx_wr_rx_rd_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_abts_info</span> <span class="n">abts</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_cleanup_info</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fw_tx_seq_ctx</span> <span class="n">tx_seq_ctx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TX processing shall write and RX processing shall read from this section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_u_tce_tx_wr_rx_rd</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_u_tce_tx_wr_rx_rd_union</span> <span class="n">union_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd_const</span> <span class="n">const_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ustorm_fcoe_tce</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_u_tce_tx_wr_rx_rd</span> <span class="n">txwr_rxrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd</span> <span class="n">rxwr_txrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_only</span> <span class="n">rxwr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ustorm_fcoe_cache_ctx</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_data_place</span> <span class="n">data_place</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_tce</span> <span class="n">tce</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Ustorm FCoE Storm Context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_fcoe_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_mng_ctx</span> <span class="n">mng_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_params</span> <span class="n">fcoe_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cq_base_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rq_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rq_cur_page_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">confq_pbl_base_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">conn_db_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">xfrq_base_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lcq_base_addr</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">union</span> <span class="n">fcoe_idx16_field_union</span> <span class="n">rq_cons</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_idx16_field_union</span> <span class="n">rq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">union</span> <span class="n">fcoe_idx16_field_union</span> <span class="n">rq_prod</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_idx16_field_union</span> <span class="n">rq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">xfrq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">xfrq_prod</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">lcq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hc_cram_address</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hc_cram_address</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lcq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_xfrq_lcq_confq_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">confq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">confq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_xfrq_lcq_confq_size</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hc_csdm_agg_int</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">available_rqes</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sp_q_flush_cnt</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sp_q_flush_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">available_rqes</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hc_csdm_agg_int</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_pend_tasks</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pbf_ack_ram_addr</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pbf_ack_ram_addr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_pend_tasks</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_cache_ctx</span> <span class="n">cache_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The FCoE non-aggregative context of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_fcoe_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet context section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_eth_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved_vlan_type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define XSTORM_FCOE_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
	<span class="n">u16</span> <span class="n">reserved_vlan_type</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Flags used in FCoE context section - 1 byte</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_context_flags</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_PROC_Q (0x3&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_PROC_Q_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_MID_SEQ (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_MID_SEQ_SHIFT 2</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_BLOCK_SQ (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_BLOCK_SQ_SHIFT 3</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_REC_SUPPORT (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_REC_SUPPORT_SHIFT 4</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_SQ_TOGGLE (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_SQ_TOGGLE_SHIFT 5</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_XFRQ_TOGGLE (0x1&lt;&lt;6)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_XFRQ_TOGGLE_SHIFT 6</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_VNTAG_VLAN (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_FCOE_CONTEXT_FLAGS_B_VNTAG_VLAN_SHIFT 7</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">xstorm_fcoe_tce</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_only</span> <span class="n">txwr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd</span> <span class="n">txwr_rxrd</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCP_DATA parameters required for transmission</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_fcp_data</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">io_rem</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cached_sge_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cached_num_sges</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cached_sge_idx</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cached_sge_idx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cached_num_sges</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cached_sge_off</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">buf_addr_hi_0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buf_addr_lo_0</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">num_of_pending_tasks</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">buf_len_0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">buf_len_0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_of_pending_tasks</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">buf_addr_hi_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buf_addr_lo_1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">task_pbe_idx_off</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">buf_len_1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">buf_len_1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">task_pbe_idx_off</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">buf_addr_hi_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buf_addr_lo_2</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">ox_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">buf_len_2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">buf_len_2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ox_id</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * vlan configuration</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_vlan_conf</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">vlan_conf</span><span class="p">;</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_PRIORITY (0x7&lt;&lt;0)</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_PRIORITY_SHIFT 0</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_INNER_VLAN_FLAG (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_INNER_VLAN_FLAG_SHIFT 3</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_RESERVED (0xF&lt;&lt;4)</span>
<span class="cp">#define XSTORM_FCOE_VLAN_CONF_RESERVED_SHIFT 4</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE 16-bits vlan structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_vlan_fields</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">fields</span><span class="p">;</span>
<span class="cp">#define FCOE_VLAN_FIELDS_VID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_VLAN_FIELDS_VID_SHIFT 0</span>
<span class="cp">#define FCOE_VLAN_FIELDS_CLI (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_VLAN_FIELDS_CLI_SHIFT 12</span>
<span class="cp">#define FCOE_VLAN_FIELDS_PRI (0x7&lt;&lt;13)</span>
<span class="cp">#define FCOE_VLAN_FIELDS_PRI_SHIFT 13</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE 16-bits vlan union</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_vlan_field_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_vlan_fields</span> <span class="n">fields</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE 16-bits vlan, vif union</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_vlan_vif_field_union</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_vlan_field_union</span> <span class="n">vlan</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vif</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE context section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cs_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">cs_ctl</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">rctl</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sq_xfrq_lcq_confq_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_max_fc_pay_len</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tx_max_fc_pay_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sq_xfrq_lcq_confq_size</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">lcq_prod</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">port_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_context_flags</span> <span class="n">tx_flags</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_context_flags</span> <span class="n">tx_flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">port_id</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mtu</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_mode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vnic_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">vnic_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">func_mode</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mtu</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">confq_curr_page_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_cached_wqe</span> <span class="n">cached_wqe</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lcq_base_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_tce</span> <span class="n">tce</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_fcp_data</span> <span class="n">fcp_data</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">tx_max_conc_seqs_c3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vlan_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dcb_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">data_pb_cmd_size</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">data_pb_cmd_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dcb_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vlan_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_max_conc_seqs_c3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">fcoe_tx_stat_params_ram_addr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fcoe_tx_fc_seq_ram_addr</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">fcoe_tx_fc_seq_ram_addr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fcoe_tx_stat_params_ram_addr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">fcp_cmd_line_credit</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">eth_hdr_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pbf_addr</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pbf_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">eth_hdr_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fcp_cmd_line_credit</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">union</span> <span class="n">fcoe_vlan_vif_field_union</span> <span class="n">multi_func_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">page_log_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_vlan_conf</span> <span class="n">orig_vlan_conf</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_vlan_conf</span> <span class="n">orig_vlan_conf</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">page_log_size</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_vlan_vif_field_union</span> <span class="n">multi_func_val</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">fcp_cmd_frame_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pbf_addr_ff</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pbf_addr_ff</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">fcp_cmd_frame_size</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">vlan_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cos</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cache_xfrq_cons</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cache_sq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">cache_sq_cons</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cache_xfrq_cons</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cos</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vlan_num</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">verify_tx_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Xstorm FCoE Storm Context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_fcoe_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_eth_context_section</span> <span class="n">eth</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_context_section</span> <span class="n">fcoe</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcoe connection context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_st_context</span> <span class="n">ustorm_st_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tstorm_fcoe_st_context</span> <span class="n">tstorm_st_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_ag_context</span> <span class="n">xstorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tstorm_fcoe_ag_context</span> <span class="n">tstorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_fcoe_ag_context</span> <span class="n">ustorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timers_block_context</span> <span class="n">timers_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_fcoe_st_context</span> <span class="n">xstorm_st_context</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE init params passed by driver to FW in FCoE init ramrod</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_init_ramrod_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init1</span> <span class="n">init_kwqe1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init2</span> <span class="n">init_kwqe2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init3</span> <span class="n">init_kwqe3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">eq_pbl_base</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">eq_pbl_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">eq_prod</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">sb_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sb_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE statistics params buffer passed by driver to FW in FCoE statistics</span>
<span class="cm"> * ramrod $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_stat_ramrod_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_stat</span> <span class="n">stat_kwqe</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * CQ DB CQ producer and pending completion counter</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_cq_db_prod_pnd_cmpltn_cnt</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cntr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cntr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * CQ DB pending completion ITT array</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_cq_db_prod_pnd_cmpltn_cnt_arr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iscsi_cq_db_prod_pnd_cmpltn_cnt</span> <span class="n">prod_pend_comp</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Cstorm CQ sequence to notify array, updated by driver</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_cq_db_sqn_2_notify_arr</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">sqn</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Cstorm iSCSI Storm Context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">cstorm_iscsi_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iscsi_cq_db_prod_pnd_cmpltn_cnt_arr</span> <span class="n">cq_c_prod_pend_comp_ctr_arr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_cq_db_sqn_2_notify_arr</span> <span class="n">cq_c_prod_sqn_arr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_cq_db_sqn_2_notify_arr</span> <span class="n">cq_c_sqn_2_notify_arr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">hq_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">hq_curr_pbe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">task_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cq_db_base</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_bd_itt</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_bd_itt</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">hq_bd_data_segment_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hq_bd_buffer_offset</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_proc_en_bit_map</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_pend_comp_itt_valid_bit_map</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hq_bd_opcode</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hq_bd_opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_pend_comp_itt_valid_bit_map</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_proc_en_bit_map</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">hq_tcp_seq</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1&lt;&lt;2)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1&lt;&lt;3)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1&lt;&lt;4)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF&lt;&lt;5)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1&lt;&lt;2)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1&lt;&lt;3)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1&lt;&lt;4)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF&lt;&lt;5)</span>
<span class="cp">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * SCSI read/write SQ WQE</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_cmd_pdu_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES (0x7&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x3&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG_SHIFT 5</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG_SHIFT 6</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES (0x7&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_ATTRIBUTES_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x3&lt;&lt;3)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 3</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_WRITE_FLAG_SHIFT 5</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_READ_FLAG_SHIFT 6</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_CMD_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">expected_data_transfer_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">scsi_command_block</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Buffer per connection, used in Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_conn_buf</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_rq_db</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">curr_pbe</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_r2tq_db</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">curr_pbe</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_cq_db</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cq_sn</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cq_sn</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">curr_pbe</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">rings_db</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_rq_db</span> <span class="n">rq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_r2tq_db</span> <span class="n">r2tq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_cq_db</span> <span class="n">cq</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">r2tq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">r2tq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rq_prod</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cq_pbl_base</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_placement_db</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sgl_base_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sgl_base_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">local_sge_0_address_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">local_sge_0_address_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">curr_sge_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">local_sge_0_size</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">local_sge_0_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">curr_sge_offset</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">local_sge_1_address_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">local_sge_1_address_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">exp_padding_2b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nal_len_3b</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">local_sge_1_size</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">local_sge_1_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nal_len_3b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">exp_padding_2b</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_sge_index_2b</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved7</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_sge_index_2b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rem_pdu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">place_db_bitfield_1</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID (0xFF&lt;&lt;24)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">place_db_bitfield_2</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX (0xFF&lt;&lt;24)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">nal</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B (0xFF&lt;&lt;24)</span>
<span class="cp">#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B_SHIFT 24</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Ustorm iSCSI Storm Context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ustorm_iscsi_st_context</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_sn</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rings_db</span> <span class="n">ring</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">task_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">tce_phy_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_placement_db</span> <span class="n">place_db</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rem_rcv_len</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hdr_itt</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hdr_itt</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">nal_bytes</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hdr_second_byte_union</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bitfield_0</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x1F&lt;&lt;3)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 3</span>
	<span class="n">u8</span> <span class="n">task_pdu_cache_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_pbe_cache_index</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">task_pbe_cache_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_pdu_cache_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bitfield_0</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1&lt;&lt;1)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC (0x1&lt;&lt;2)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_BRESETCRC_SHIFT 2</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x1F&lt;&lt;3)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 3</span>
	<span class="n">u8</span> <span class="n">hdr_second_byte_union</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">acDecrement</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">acDecrement</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">task_stat</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hdr_opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_cqs</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_cqs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hdr_opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">negotiated_rx</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS (0xFF&lt;&lt;24)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">negotiated_rx_and_flags</span><span class="p">;</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH_SHIFT 0</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED (0x1&lt;&lt;24)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED_SHIFT 24</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN (0x1&lt;&lt;25)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN_SHIFT 25</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN (0x1&lt;&lt;26)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN_SHIFT 26</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR (0x1&lt;&lt;27)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR_SHIFT 27</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID (0x1&lt;&lt;28)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID_SHIFT 28</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE (0x3&lt;&lt;29)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE_SHIFT 29</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED (0x1&lt;&lt;31)</span>
<span class="cp">#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED_SHIFT 31</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TCP context region, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_tcp_st_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">flags1</span><span class="p">;</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT_SHIFT 0</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID (0x1&lt;&lt;24)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID_SHIFT 24</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS (0x1&lt;&lt;25)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS_SHIFT 25</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED0 (0x1&lt;&lt;26)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED0_SHIFT 26</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD (0x1&lt;&lt;27)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD_SHIFT 27</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED (0x1&lt;&lt;28)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED_SHIFT 28</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE (0x1&lt;&lt;29)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE_SHIFT 29</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN (0x1&lt;&lt;30)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN_SHIFT 30</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_LAST_ISLE_HAS_FIN (0x1&lt;&lt;31)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_LAST_ISLE_HAS_FIN_SHIFT 31</span>
	<span class="n">u32</span> <span class="n">flags2</span><span class="p">;</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION_SHIFT 0</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN (0x1&lt;&lt;24)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN_SHIFT 24</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN (0x1&lt;&lt;25)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN_SHIFT 25</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT (0x1&lt;&lt;26)</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT_SHIFT 26</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT (0x1&lt;&lt;27)</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT_SHIFT 27</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;28)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 28</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;29)</span>
<span class="cp">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 29</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_RST_ATTACK (0x1&lt;&lt;30)</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_RST_ATTACK_SHIFT 30</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_SYN_ATTACK (0x1&lt;&lt;31)</span>
<span class="cp">#define __TSTORM_TCP_ST_CONTEXT_SECTION_IN_WINDOW_SYN_ATTACK_SHIFT 31</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tcp_sm_state</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rto_exp</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rto_exp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tcp_sm_state</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rcv_nxt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timestamp_recent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timestamp_recent_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cwnd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ss_thresh</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cwnd_accum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">prev_seg_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">expected_rel_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">recover</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">retransmit_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">persist_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_probe_count</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">ka_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">persist_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">retransmit_count</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">statistics_counter_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ooo_support_mode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">snd_wnd_scale</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dup_ack_count</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">dup_ack_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">snd_wnd_scale</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ooo_support_mode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">statistics_counter_id</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">retransmit_start_time</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ka_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ka_interval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">isle_start_seq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">isle_end_seq</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">second_isle_address</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">recent_seg_wnd</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">recent_seg_wnd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">second_isle_address</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">max_isles_ever_happened</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">isles_number</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">last_isle_address</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">last_isle_address</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">isles_number</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_isles_ever_happened</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">max_rt_time</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">lsb_mac_address</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vlan_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">vlan_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lsb_mac_address</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">msb_mac_address</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mid_mac_address</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mid_mac_address</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">msb_mac_address</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rightmost_received_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Termination variables</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_term_vars</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">BitMap</span><span class="p">;</span>
<span class="cp">#define ISCSI_TERM_VARS_TCP_STATE (0xF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TERM_VARS_TCP_STATE_SHIFT 0</span>
<span class="cp">#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT (0x1&lt;&lt;4)</span>
<span class="cp">#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT_SHIFT 4</span>
<span class="cp">#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT (0x1&lt;&lt;5)</span>
<span class="cp">#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT_SHIFT 5</span>
<span class="cp">#define ISCSI_TERM_VARS_TERM_ON_CHIP (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TERM_VARS_TERM_ON_CHIP_SHIFT 6</span>
<span class="cp">#define ISCSI_TERM_VARS_RSRV (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TERM_VARS_RSRV_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context region, used only in iSCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_iscsi_st_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">nalPayload</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">b2nh</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rq_cons</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1&lt;&lt;4)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN (0x3&lt;&lt;5)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN_SHIFT 5</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0 (0x1&lt;&lt;7)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">hdr_bytes_2_fetch</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hdr_bytes_2_fetch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1&lt;&lt;0)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1&lt;&lt;1)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1&lt;&lt;2)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1&lt;&lt;3)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1&lt;&lt;4)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN (0x3&lt;&lt;5)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_NALLEN_SHIFT 5</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0 (0x1&lt;&lt;7)</span>
<span class="cp">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_RSRV0_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rq_db_phy_addr</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">iscsi_term_vars</span> <span class="n">term_vars</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">iscsi_conn_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_term_vars</span> <span class="n">term_vars</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">process_nxt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The iSCSI non-aggregative context of Tstorm</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_iscsi_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tstorm_tcp_st_context_section</span> <span class="n">tcp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tstorm_iscsi_st_context_section</span> <span class="n">iscsi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Ethernet context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_eth_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved_vlan_type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vlan_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">vlan_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
	<span class="n">u16</span> <span class="n">reserved_vlan_type</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_5</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">local_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">local_addr_2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IpV4 context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_ip_v4_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_flags_offset</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_flags_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_id</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__pbf_hdr_cmd_rsvd_ver_ihl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tos</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_length</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_length</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tos</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__pbf_hdr_cmd_rsvd_ver_ihl</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ip_local_addr</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">ttl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__pbf_hdr_cmd_rsvd_protocol</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_csum</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__pbf_hdr_cmd_rsvd_csum</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__pbf_hdr_cmd_rsvd_protocol</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ttl</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">__pbf_hdr_cmd_rsvd_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_remote_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_padded_ip_v4_context_section</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xstorm_ip_v4_context_section</span> <span class="n">ip_v4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IpV6 context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_ip_v6_context_section</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pbf_hdr_cmd_rsvd_payload_len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pbf_hdr_cmd_rsvd_nxt_hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hop_limit</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">hop_limit</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pbf_hdr_cmd_rsvd_nxt_hdr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pbf_hdr_cmd_rsvd_payload_len</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">priority_flow_label</span><span class="p">;</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL (0xFFFFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL_SHIFT 0</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS (0xFF&lt;&lt;20)</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS_SHIFT 20</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER (0xF&lt;&lt;28)</span>
<span class="cp">#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER_SHIFT 28</span>
	<span class="n">u32</span> <span class="n">ip_local_addr_lo_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_local_addr_lo_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_local_addr_hi_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_local_addr_hi_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_remote_addr_lo_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_remote_addr_lo_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_remote_addr_hi_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_remote_addr_hi_lo</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">xstorm_ip_context_section_types</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xstorm_padded_ip_v4_context_section</span> <span class="n">padded_ip_v4</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_ip_v6_context_section</span> <span class="n">ip_v6</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TCP context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_tcp_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">snd_max</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">remote_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">local_port</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">local_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">remote_port</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">original_nagle_1b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ts_enabled</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tcp_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1&lt;&lt;10)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV (0x1&lt;&lt;11)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV_SHIFT 11</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1&lt;&lt;13)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tcp_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1&lt;&lt;8)</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1&lt;&lt;9)</span>
<span class="cp">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1&lt;&lt;10)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV (0x1&lt;&lt;11)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SMALL_WIN_ADV_SHIFT 11</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;12)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1&lt;&lt;13)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3&lt;&lt;14)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14</span>
	<span class="n">u8</span> <span class="n">ts_enabled</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">original_nagle_1b</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pseudo_csum</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">window_scaling_factor</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">window_scaling_factor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pseudo_csum</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">statistics_counter_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">statistics_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_RESERVED (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_RESERVED_SHIFT 2</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">statistics_params</span><span class="p">;</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_RESERVED (0x3F&lt;&lt;2)</span>
<span class="cp">#define XSTORM_TCP_CONTEXT_SECTION_RESERVED_SHIFT 2</span>
	<span class="n">u8</span> <span class="n">statistics_counter_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ts_time_diff</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__next_timer_expir</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Common context section, shared in TOE, RDMA and ISCSI</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_common_context_section</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xstorm_eth_context_section</span> <span class="n">ethernet</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">xstorm_ip_context_section_types</span> <span class="n">ip_union</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_tcp_context_section</span> <span class="n">tcp</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">__dcb_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT 0</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT (0x7&lt;&lt;1)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT 1</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE_SHIFT 4</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY (0x7&lt;&lt;5)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY_SHIFT 5</span>
	<span class="n">u8</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ip_version_1b</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">ip_version_1b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PHYSQ_INITIALIZED_SHIFT 0</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT (0x7&lt;&lt;1)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_PBF_PORT_SHIFT 1</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_VLAN_MODE_SHIFT 4</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY (0x7&lt;&lt;5)</span>
<span class="cp">#define XSTORM_COMMON_CONTEXT_SECTION_ORIGINAL_PRIORITY_SHIFT 5</span>
	<span class="n">u8</span> <span class="n">__dcb_val</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Flags used in ISCSI context section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_iscsi_context_flags</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T_SHIFT 1</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST_SHIFT 3</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ (0x1&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ_SHIFT 5</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT (0x1&lt;&lt;6)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT_SHIFT 6</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4 (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4_SHIFT 7</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_x</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">data_out_buffer_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_x_write_only</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">tx_r2t_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_xu_write_both</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">sgl_base_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sgl_base_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sge_index</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sge_offset</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sge_offset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sge_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iSCSI context section</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_iscsi_context_section</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">first_burst_length</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_send_pdu_length</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">sq_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">sq_curr_pbe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">hq_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">hq_curr_pbe_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">r2tq_pbl_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">r2tq_curr_pbe_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">task_pbl_base</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">data_out_count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_iscsi_context_flags</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">task_pbl_cache_idx</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">task_pbl_cache_idx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_iscsi_context_flags</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">data_out_count</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">seq_more_2_send</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pdu_more_2_send</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_x</span> <span class="n">temp_tce_x</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_x_write_only</span> <span class="n">temp_tce_x_wr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_xu_write_both</span> <span class="n">temp_tce_xu_wr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_transfer_len_ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pdu_data_2_rxmit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rxmit_bytes_2_dr</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rxmit_sge_offset</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hq_rxmit_cons</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">hq_rxmit_cons</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rxmit_sge_offset</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">r2tq_cons</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxmit_flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">rxmit_sge_idx</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">rxmit_sge_idx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rxmit_flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1&lt;&lt;3)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1&lt;&lt;4)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3&lt;&lt;5)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1&lt;&lt;7)</span>
<span class="cp">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">r2tq_cons</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">hq_rxmit_tcp_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Xstorm iSCSI Storm Context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_iscsi_st_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xstorm_common_context_section</span> <span class="n">common</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_iscsi_context_section</span> <span class="n">iscsi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Iscsi connection context</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_context</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_st_context</span> <span class="n">ustorm_st_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tstorm_iscsi_st_context</span> <span class="n">tstorm_st_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_iscsi_ag_context</span> <span class="n">xstorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tstorm_iscsi_ag_context</span> <span class="n">tstorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cstorm_iscsi_ag_context</span> <span class="n">cstorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ustorm_iscsi_ag_context</span> <span class="n">ustorm_ag_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timers_block_context</span> <span class="n">timers_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">upb_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xstorm_iscsi_st_context</span> <span class="n">xstorm_st_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">xpb_context</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cstorm_iscsi_st_context</span> <span class="n">cstorm_st_context</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI DATA-OUT</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_data_pdu_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_FINAL_FLAG_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_DATA_PDU_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">buffer_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv4</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI login request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_login_req_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_min</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">version_min</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">version_max</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG (0x3&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_NSG_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG (0x3&lt;&lt;2)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CSG_SHIFT 2</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0 (0x3&lt;&lt;4)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_RSRV0_SHIFT 4</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TRANSIT_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_LOGIN_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">isid_lo</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">tsih</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">isid_hi</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI logout request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_logout_req_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_REASON_CODE_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_LOGOUT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cid</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI TMF request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_tmf_req_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_FUNCTION_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_RSRV1_1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_TMF_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">referenced_task_tag</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ref_cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI Text request</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_text_req_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1 (0x3F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG (0x1&lt;&lt;6)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_CONTINUE_FLG_SHIFT 6</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_FINAL_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_TEXT_REQ_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * PDU header of an iSCSI Nop-Out</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_nop_out_hdr_little_endian</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1_SHIFT 7</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_attr</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1 (0x7F&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV1_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1 (0x1&lt;&lt;7)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_RSRV2_1_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">data_fields</span><span class="p">;</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_DATA_SEGMENT_LENGTH_SHIFT 0</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH (0xFF&lt;&lt;24)</span>
<span class="cp">#define ISCSI_NOP_OUT_HDR_LITTLE_ENDIAN_TOTAL_AHS_LENGTH_SHIFT 24</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">itt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmd_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_stat_sn</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * iscsi pdu headers in little endian form.</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">iscsi_pdu_headers_little_endian</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">fullHeaderSize</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">iscsi_cmd_pdu_hdr_little_endian</span> <span class="n">command_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_data_pdu_hdr_little_endian</span> <span class="n">data_out_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_login_req_hdr_little_endian</span> <span class="n">login_req_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_logout_req_hdr_little_endian</span> <span class="n">logout_req_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_tmf_req_hdr_little_endian</span> <span class="n">tmf_req_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_text_req_hdr_little_endian</span> <span class="n">text_req_pdu_hdr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_nop_out_hdr_little_endian</span> <span class="n">nop_out_pdu_hdr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_hq_bd</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">iscsi_pdu_headers_little_endian</span> <span class="n">pdu_header</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lcl_cmp_flg</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">lcl_cmp_flg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">sgl_base_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sgl_base_hi</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sge_index</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">sge_offset</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">sge_offset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sge_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * CQE data for L2 OOO connection $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">iscsi_l2_ooo_data</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">iscsi_cid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">drop_isle</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">drop_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ooo_opcode</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ooo_isle</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>






<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_c_write_only</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">total_data_acked</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_r2t_table_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ttt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">desired_data_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_u_write_only</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">exp_r2t_sn</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_r2t_table_entry</span> <span class="n">r2t_table</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">data_in_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">valid_1b</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">valid_1b</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cq_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">data_in_count</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_c_write_only</span> <span class="n">write_c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_transfer_len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_x_write_only</span> <span class="n">write_x</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun_lo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_xu_write_both</span> <span class="n">write_xu</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">lun_hi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_u_write_only</span> <span class="n">write_u</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry_u</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">exp_r2t_buff_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rem_rcv_len</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">iscsi_task_context_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_x</span> <span class="n">tce_x</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">data_out_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">data_out_count</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc</span> <span class="n">tce_xuc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iscsi_task_context_entry_u</span> <span class="n">tce_u</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv1</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>








<span class="k">struct</span> <span class="n">iscsi_task_context_entry_xuc_x_init_only</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">lun</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">exp_data_transfer_len</span><span class="p">;</span>
<span class="p">};</span>

















<span class="cm">/*</span>
<span class="cm"> * ipv6 structure</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">ip_v6_addr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ip_addr_lo_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_addr_lo_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_addr_hi_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ip_addr_hi_hi</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * l5cm- connection identification params</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_conn_addr_params</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pmtu</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_3</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">remote_addr_4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">remote_addr_5</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">ip_v6_addr</span> <span class="n">local_ip_addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ip_v6_addr</span> <span class="n">remote_ip_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ipv6_flow_label_20b</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">remote_tcp_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">local_tcp_port</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">local_tcp_port</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">remote_tcp_port</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5cm-xstorm connection buffer</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_xstorm_conn_buffer</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
	<span class="n">u16</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pseudo_header_checksum</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pseudo_header_checksum</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mss</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rcv_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">context_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5cm-tstorm connection buffer</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_tstorm_conn_buffer</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">rsrv1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_enable</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">ka_enable</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ka_max_probe_count</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<span class="cp">#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">ka_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ka_interval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">max_rt_time</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5cm connection buffer for active side</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_active_conn_buffer</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_conn_addr_params</span> <span class="n">conn_addr_buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_xstorm_conn_buffer</span> <span class="n">xstorm_conn_buffer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_tstorm_conn_buffer</span> <span class="n">tstorm_conn_buffer</span><span class="p">;</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * The l5cm opaque buffer passed in add new connection ramrod passive side</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_hash_input_string</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">__opaque1</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__opaque3</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__opaque2</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">__opaque2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">__opaque3</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">ip_v6_addr</span> <span class="n">__opaque4</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ip_v6_addr</span> <span class="n">__opaque5</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__opaque6</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__opaque7</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * syn cookie component</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_syn_cookie_comp</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">__opaque</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * data related to listeners of a TCP port</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_port_listener_data</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_ENABLE (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_ENABLE_SHIFT 0</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_IP_INDEX (0xF&lt;&lt;1)</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_IP_INDEX_SHIFT 1</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_NET_FILTER (0x1&lt;&lt;5)</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_NET_FILTER_SHIFT 5</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_DEFFERED_MODE (0x1&lt;&lt;6)</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_DEFFERED_MODE_SHIFT 6</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_MPA_MODE (0x1&lt;&lt;7)</span>
<span class="cp">#define L5CM_PORT_LISTENER_DATA_MPA_MODE_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Opaque structure passed from U to X when final ack arrives</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_opaque_buf</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">__opaque1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__opaque2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__opaque3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__opaque4</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_syn_cookie_comp</span> <span class="n">__opaque5</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_port_listener_data</span> <span class="n">__opaque6</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">l5cm_port_listener_data</span> <span class="n">__opaque6</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * l5cm slow path element</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_packet_size</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The final-ack union structure in PCS entry after final ack arrived</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_pcse_ack</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_xstorm_conn_buffer</span> <span class="n">tx_socket_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_opaque_buf</span> <span class="n">opaque_buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_tstorm_conn_buffer</span> <span class="n">rx_socket_params</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * The syn union structure in PCS entry after syn arrived</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_pcse_syn</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_opaque_buf</span> <span class="n">opaque_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsrv</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * pcs entry data for passive connections</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_pcs_attributes</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">pcs_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_NET_FILTER (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_NET_FILTER_SHIFT 0</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH (0x1&lt;&lt;1)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH_SHIFT 1</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT (0x1&lt;&lt;2)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT_SHIFT 2</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT (0x1&lt;&lt;3)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT_SHIFT 3</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC (0x1&lt;&lt;4)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC_SHIFT 4</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD (0x1&lt;&lt;5)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD_SHIFT 5</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET (0x1&lt;&lt;6)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET_SHIFT 6</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_RSRV (0x1&lt;&lt;7)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_RSRV_SHIFT 7</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_NET_FILTER (0x1&lt;&lt;0)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_NET_FILTER_SHIFT 0</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH (0x1&lt;&lt;1)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_CALCULATE_HASH_SHIFT 1</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT (0x1&lt;&lt;2)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_COMPARE_HASH_RESULT_SHIFT 2</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT (0x1&lt;&lt;3)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_QUERY_ULP_ACCEPT_SHIFT 3</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC (0x1&lt;&lt;4)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FIND_DEST_MAC_SHIFT 4</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD (0x1&lt;&lt;5)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_L4_OFFLOAD_SHIFT 5</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET (0x1&lt;&lt;6)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_FORWARD_PACKET_SHIFT 6</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_RSRV (0x1&lt;&lt;7)</span>
<span class="cp">#define L5CM_PCS_ATTRIBUTES_RSRV_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pcs_id</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="k">union</span> <span class="n">l5cm_seg_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_pcse_syn</span> <span class="n">syn_seg_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_pcse_ack</span> <span class="n">ack_seg_params</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * pcs entry data for passive connections</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_pcs_hdr</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_hash_input_string</span> <span class="n">hash_input_string</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_conn_addr_params</span> <span class="n">conn_addr_buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cid</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hash_result</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l5cm_seg_params</span> <span class="n">seg_params</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_pcs_attributes</span> <span class="n">att</span><span class="p">;</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_seg_size</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rx_seg_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * pcs entry for passive connections</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_pcs_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">l5cm_pcs_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_segment</span><span class="p">[</span><span class="mi">1516</span><span class="p">];</span>
<span class="p">};</span>




<span class="cm">/*</span>
<span class="cm"> * l5cm connection parameters</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">l5cm_reduce_param_union</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">opaque1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">opaque2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5cm connection parameters</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_reduce_conn</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">l5cm_reduce_param_union</span> <span class="n">opaque1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">opaque2</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5cm slow path element</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">l5cm_specific_data</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">protocol_data</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">phy_address</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_packet_size</span> <span class="n">packet_size</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">l5cm_reduce_conn</span> <span class="n">reduced_conn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * l5 slow path element</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_spe</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spe_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">l5cm_specific_data</span> <span class="n">data</span><span class="p">;</span>
<span class="p">};</span>




<span class="cm">/*</span>
<span class="cm"> * Termination variables</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">l5cm_term_vars</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">BitMap</span><span class="p">;</span>
<span class="cp">#define L5CM_TERM_VARS_TCP_STATE (0xF&lt;&lt;0)</span>
<span class="cp">#define L5CM_TERM_VARS_TCP_STATE_SHIFT 0</span>
<span class="cp">#define L5CM_TERM_VARS_FIN_RECEIVED_SBIT (0x1&lt;&lt;4)</span>
<span class="cp">#define L5CM_TERM_VARS_FIN_RECEIVED_SBIT_SHIFT 4</span>
<span class="cp">#define L5CM_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT (0x1&lt;&lt;5)</span>
<span class="cp">#define L5CM_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT_SHIFT 5</span>
<span class="cp">#define L5CM_TERM_VARS_TERM_ON_CHIP (0x1&lt;&lt;6)</span>
<span class="cp">#define L5CM_TERM_VARS_TERM_ON_CHIP_SHIFT 6</span>
<span class="cp">#define L5CM_TERM_VARS_RSRV (0x1&lt;&lt;7)</span>
<span class="cp">#define L5CM_TERM_VARS_RSRV_SHIFT 7</span>
<span class="p">};</span>




<span class="cm">/*</span>
<span class="cm"> * Tstorm Tcp flags</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">tstorm_l5cm_tcp_flags</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID_SHIFT 0</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_RSRV0 (0x1&lt;&lt;12)</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_RSRV0_SHIFT 12</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1&lt;&lt;13)</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 13</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_RSRV1 (0x3&lt;&lt;14)</span>
<span class="cp">#define TSTORM_L5CM_TCP_FLAGS_RSRV1_SHIFT 14</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Xstorm Tcp flags</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xstorm_l5cm_tcp_flags</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED (0x1&lt;&lt;0)</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED_SHIFT 0</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1&lt;&lt;1)</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 1</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN (0x1&lt;&lt;2)</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN_SHIFT 2</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_RSRV (0x1F&lt;&lt;3)</span>
<span class="cp">#define XSTORM_L5CM_TCP_FLAGS_RSRV_SHIFT 3</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * Out-of-order states</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">tcp_ooo_event</span> <span class="p">{</span>
	<span class="n">TCP_EVENT_ADD_PEN</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TCP_EVENT_ADD_NEW_ISLE</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">TCP_EVENT_ADD_ISLE_RIGHT</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">TCP_EVENT_ADD_ISLE_LEFT</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">TCP_EVENT_JOIN</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">TCP_EVENT_NOP</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">MAX_TCP_OOO_EVENT</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * OOO support modes</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">tcp_tstorm_ooo</span> <span class="p">{</span>
	<span class="n">TCP_TSTORM_OOO_DROP_AND_PROC_ACK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">TCP_TSTORM_OOO_SEND_PURE_ACK</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">TCP_TSTORM_OOO_SUPPORTED</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MAX_TCP_TSTORM_OOO</span>
<span class="p">};</span>









<span class="cp">#endif </span><span class="cm">/* __5710_HSI_CNIC_LE__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
