

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_14'
================================================================
* Date:           Mon Jun 26 10:21:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.848 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     262|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     262|    116|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ptr_i13203186_sum_fu_159_p2  |         +|   0|  0|  11|           3|           2|
    |empty_74_fu_149_p2               |         +|   0|  0|  10|           2|           1|
    |empty_75_fu_169_p2               |         +|   0|  0|  20|          15|          15|
    |ap_condition_187                 |       and|   0|  0|   2|           1|           1|
    |exitcond516924_fu_143_p2         |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  53|          24|          23|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2726_t_load  |   9|          2|    2|          4|
    |loop_index2726_t_fu_46                  |   9|          2|    2|          4|
    |v_in_V_1_10_fu_58                       |   9|          2|   85|        170|
    |v_in_V_1_9_fu_54                        |   9|          2|   85|        170|
    |v_in_V_1_fu_50                          |   9|          2|   85|        170|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|  261|        522|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |loop_index2726_t_fu_46         |   2|   0|    2|          0|
    |loop_index2726_t_load_reg_240  |   2|   0|    2|          0|
    |v_in_V_1_10_fu_58              |  85|   0|   85|          0|
    |v_in_V_1_9_fu_54               |  85|   0|   85|          0|
    |v_in_V_1_fu_50                 |  85|   0|   85|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_14|  return value|
|v_in_V_2_1_140           |   in|   85|     ap_none|              v_in_V_2_1_140|        scalar|
|v_in_V_1_1_142           |   in|   85|     ap_none|              v_in_V_1_1_142|        scalar|
|v_in_V_0_1_144           |   in|   85|     ap_none|              v_in_V_0_1_144|        scalar|
|empty                    |   in|   15|     ap_none|                       empty|        scalar|
|yy_loc_V_address0        |  out|   15|   ap_memory|                    yy_loc_V|         array|
|yy_loc_V_ce0             |  out|    1|   ap_memory|                    yy_loc_V|         array|
|yy_loc_V_q0              |   in|   85|   ap_memory|                    yy_loc_V|         array|
|v_in_V_2_1_2_out         |  out|   85|      ap_vld|            v_in_V_2_1_2_out|       pointer|
|v_in_V_2_1_2_out_ap_vld  |  out|    1|      ap_vld|            v_in_V_2_1_2_out|       pointer|
|v_in_V_1_1_2_out         |  out|   85|      ap_vld|            v_in_V_1_1_2_out|       pointer|
|v_in_V_1_1_2_out_ap_vld  |  out|    1|      ap_vld|            v_in_V_1_1_2_out|       pointer|
|v_in_V_0_1_2_out         |  out|   85|      ap_vld|            v_in_V_0_1_2_out|       pointer|
|v_in_V_0_1_2_out_ap_vld  |  out|    1|      ap_vld|            v_in_V_0_1_2_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------+--------------+

