<module name="DECODER0_PVDEC_ENTROPY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DECODER0_CR_ENTROPY_SOFT_RESET" acronym="DECODER0_CR_ENTROPY_SOFT_RESET" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_GENC_SOFT_RESET" width="1" begin="2" end="2" resetval="0x0" description="Writing '1' to this bit resets the genc_enc [GENC] module of PVDEC_ENTROPY pipe." range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_GENC_ENGINE_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="Writing '1' to this bit resets the arithmetic encode engine in the genc_enc [GENC] module of PVDEC_ENTROPY pipe." range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_PARSER_SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Writing '1' to this bit resets the parser and encap modules of PVDEC_ENTROPY pipe." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_INTERRUPT_STATUS" acronym="DECODER0_CR_ENTROPY_INTERRUPT_STATUS" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CM1_IRQ" width="1" begin="17" end="17" resetval="0x0" description="CompareMatch1 condition encountered by Entropy pipe Watch Dog Timer." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CM0_IRQ" width="1" begin="16" end="16" resetval="0x0" description="CompareMatch0 condition encountered by Entropy pipe Watch Dog Timer." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_GENC_FULL" width="4" begin="11" end="8" resetval="0x0" description="For each of the four GENC buffers, this flag is set if the GENC buffer becomes full." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_FRAGMENT_SLICE_COMPLETE" width="1" begin="7" end="7" resetval="0x0" description="Pulse generated when 'END_OF_SLICE' generated by parser has been processed by fragment pointer logic." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_FRAGMENT_ROW_COMPLETE" width="1" begin="6" end="6" resetval="0x0" description="Pulse generated after every four complete macroblock rows of a picture have been written to the GENC fragment pointer table." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_DMAC_IRQ" width="2" begin="5" end="4" resetval="0x0" description="Interrupt from the DMAC feeding the shift register." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_ERROR_FRAGMENT_DONE" width="1" begin="3" end="3" resetval="0x0" description="An error which was detected in shift register or parser has propogated through to the fragment pointer logic and it is now safe to change slice level registers." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_ERROR_DETECTED_PARSER" width="1" begin="2" end="2" resetval="0x0" description="Error detected by entropy bit stream parser." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_ERROR_DETECTED_SR" width="1" begin="1" end="1" resetval="0x0" description="Error detected in the bit stream by shift register." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_END_OF_SLICE" width="1" begin="0" end="0" resetval="0x0" description="End of slice status bit for the Entrpy parser." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_INTERRUPT_CLEAR" acronym="DECODER0_CR_ENTROPY_INTERRUPT_CLEAR" offset="0xC" width="32" description="">
    <bitfield id="ENTROPY_IRQ_CLEAR" width="32" begin="31" end="0" resetval="0x0" description="The value read from the ENTROPY_INTERRUPT_STATUS register is based on 'input source' ORed with 'rising edge detection' logic." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_HOST_INTERRUPT_ENABLE" acronym="DECODER0_CR_ENTROPY_HOST_INTERRUPT_ENABLE" offset="0x10" width="32" description="">
    <bitfield id="CR_HOST_IRQ_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="Enables interrupts which will become a HOST_ENTROPY_PIPE_IRQ in the PVDEC registers." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_PROC1_INTERRUPT_ENABLE" acronym="DECODER0_CR_ENTROPY_PROC1_INTERRUPT_ENABLE" offset="0x14" width="32" description="">
    <bitfield id="CR_PROC1_IRQ_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="Enables interrupts which will become a PROC1_ENTROPY_PIPE_IRQ in the PVDEC registers." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_PROC2_INTERRUPT_ENABLE" acronym="DECODER0_CR_ENTROPY_PROC2_INTERRUPT_ENABLE" offset="0x18" width="32" description="">
    <bitfield id="CR_PROC2_IRQ_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="Enables interrupts which will become a PROC2_ENTROPY_PIPE_IRQ in the PVDEC registers." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_MAN_CLK_ENABLE" acronym="DECODER0_CR_ENTROPY_MAN_CLK_ENABLE" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_HEVC_MAN_CLK_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Controls the clock for the HEVC Decode pipeline [if this bit is set, clock is active, and AUTO_CLK_ENABLE is ignored]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_REG_MAN_CLK_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Controls the clock for the entropy pipe registers [if this bit is set, clock is active, and AUTO_CLK_ENABLE is ignored]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_AUTO_CLK_ENABLE" acronym="DECODER0_CR_ENTROPY_AUTO_CLK_ENABLE" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_HEVC_AUTO_CLK_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Controls automatic clock gating for the HEVC pipeline logic [if MAN_CLK_ENABLE is clear and AUTO_CLK_ENABLE is set, clock will stop if HEVC Pipeline is idle]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CR_ENTROPY_REG_AUTO_CLK_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Controls automatic clock gating for the Entropy Pipe registers [if MAN_CLK_ENABLE is clear and AUTO_CLK_ENABLE is set, clock will stop if Entropy Pipe register access is idle]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_CLK_STATUS" acronym="DECODER0_CR_ENTROPY_CLK_STATUS" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_ENTROPY_HEVC_CLK_STATUS" width="1" begin="2" end="2" resetval="0x0" description="Indicates if the clock is enabled to the HEVC Decode pipeline" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CR_ENTROPY_REG_CLK_STATUS" width="1" begin="0" end="0" resetval="0x0" description="Indicates if the clock is enabled to the Entropy pipe registers" range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_WDT_CONTROL" acronym="DECODER0_CR_ENTROPY_WDT_CONTROL" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CNT_CTRL" width="2" begin="18" end="17" resetval="0x0" description="The increment of ENTROPY_WDT counter can be controlled depending on the settings below." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Front-end Watch Dog Timer enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_ACTION1" width="2" begin="13" end="12" resetval="0x0" description="Watch Dog Timer action upon WDT_COMPAREMATCH1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_ACTION0" width="1" begin="8" end="8" resetval="0x0" description="Watch Dog Timer action upon WDT_COMPAREMATCH0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CLEAR_SELECT" width="2" begin="5" end="4" resetval="0x0" description="Watch Dog Timer clear select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CLKDIV_SELECT" width="3" begin="2" end="0" resetval="0x0" description="Watch Dog Timer clock select" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_WDTIMER" acronym="DECODER0_CR_ENTROPY_WDTIMER" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_COUNTER" width="16" begin="15" end="0" resetval="0x0" description="Watch Dog Timer counter value." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_WDT_COMPAREMATCH" acronym="DECODER0_CR_ENTROPY_WDT_COMPAREMATCH" offset="0x38" width="32" description="">
    <bitfield id="ENTROPY_WDT_CM1" width="16" begin="31" end="16" resetval="0xFFFF" description="Watch Dog Timer compare-match register." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_WDT_CM0" width="16" begin="15" end="0" resetval="0xFFFF" description="Watch Dog Timer compare-match register." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_SELECT" acronym="DECODER0_CR_ENTROPY_SHIFTREG_SELECT" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_ENTDEC_SELECTOR" width="1" begin="16" end="16" resetval="0x0" description="If the entropy core is configured to support two shift registers, this field is used to select the instance of the Shift Register that can be accessed by the Entropy Decoder" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_COPRO_SELECTOR" width="1" begin="8" end="8" resetval="0x0" description="If the entropy core is configured to support two shift registers, this field is used to select the instance of the Shift Register that can be accessed via the MTX Co-processor Port" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_REGIF_SELECTOR" width="1" begin="0" end="0" resetval="0x0" description="If the entropy core is configured to support two shift registers, this field is used to select the instance of the Shift Register that can be accessed via the register interface" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_CONTROL_00" acronym="DECODER0_CR_ENTROPY_SHIFTREG_CONTROL_00" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_CODEC_MODE" width="4" begin="19" end="16" resetval="0x0" description="Codec mode which the shift register works in [affects emulation prevention detection and other operations fro JPEG]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_BYTE_COUNT_EBDU" width="1" begin="12" end="12" resetval="0x0" description="If SR_RBDU_EXTRACT is set, then this field affects how byte count works" range="" rwaccess="RW"/>
    <bitfield id="SR_FILL_IN_ZEROES" width="1" begin="11" end="11" resetval="0x0" description="If SR_READ_MODE = 0 and byte count is set, then fifo will be filled in zeroes when byte count becomes zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_MASTER_SELECT" width="2" begin="9" end="8" resetval="0x0" description="Specifies which requestor is the master of this Shift Register channel" range="" rwaccess="RW"/>
    <bitfield id="SR_DISABLE_DMA" width="1" begin="7" end="7" resetval="0x0" description="Controls the assertion of DREQ from ShiftReg to DMAC" range="" rwaccess="RW"/>
    <bitfield id="SR_FIFO_BYTE_SWAP" width="1" begin="6" end="6" resetval="0x0" description="Controls whether the" range="" rwaccess="RW"/>
    <bitfield id="SR_FIFO_MODE" width="1" begin="5" end="5" resetval="0x0" description="Controls whether ShiftReg FIFO is used as a" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_RBDU_EXTRACT" width="1" begin="3" end="3" resetval="0x0" description="Controls 'raw bit stream data unit' extraction" range="" rwaccess="RW"/>
    <bitfield id="SR_READ_MODE" width="1" begin="2" end="2" resetval="0x0" description="Controls whether Start Code Prefixes are detected or whether byte_count is used to control the amount of data read through the ShiftReg" range="" rwaccess="RW"/>
    <bitfield id="SR_PREEMPT" width="1" begin="1" end="1" resetval="0x0" description="Allows pre-emption of any pending MTX ShiftReg Co-processor read" range="" rwaccess="RW"/>
    <bitfield id="SR_SW_RESET" width="1" begin="0" end="0" resetval="0x0" description="Shift Register software reset" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_BYTE_COUNT_00" acronym="DECODER0_CR_ENTROPY_SHIFTREG_BYTE_COUNT_00" offset="0x44" width="32" description="Used to control the amount of bit stream data that can be read through the Shift RegisterNOTE: Writing to this register clears the End-of-Data flag and allows more bit stream data to be read through the Shift Register">
    <bitfield id="SR_BYTE_COUNT" width="32" begin="31" end="0" resetval="0x00FFFFFF" description="Count of bytes that should be processed before returning control to MTX." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_STREAMIN_00" acronym="DECODER0_CR_ENTROPY_SHIFTREG_STREAMIN_00" offset="0x48" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_STREAMIN" width="8" begin="7" end="0" resetval="0x0" description="Input for the compressed bit stream" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_00" acronym="DECODER0_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_00" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_BIT_OFFSET" width="3" begin="26" end="24" resetval="0x0" description="In byte count mode, SR_BYTE_COUNT*8 + SR_BIT_OFFSET indicates the number of bits left [this is mainly for firmware to know the bit offset at the end of a slice header]." range="" rwaccess="R"/>
    <bitfield id="SR_EMULATION_COUNT" width="24" begin="23" end="0" resetval="0x0" description="If SR_RBDU_EXTRACT is set, this field indicates the number of emulation prevention bytes which have been removed [where the count is aligned to the actual bits consumed from the shift register]" range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_CONTROL_01" acronym="DECODER0_CR_ENTROPY_SHIFTREG_CONTROL_01" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_CODEC_MODE" width="4" begin="19" end="16" resetval="0x0" description="Codec mode which the shift register works in [affects emulation prevention detection and other operations fro JPEG]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_BYTE_COUNT_EBDU" width="1" begin="12" end="12" resetval="0x0" description="If SR_RBDU_EXTRACT is set, then this field affects how byte count works" range="" rwaccess="RW"/>
    <bitfield id="SR_FILL_IN_ZEROES" width="1" begin="11" end="11" resetval="0x0" description="If SR_READ_MODE = 0 and byte count is set, then fifo will be filled in zeroes when byte count becomes zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_MASTER_SELECT" width="2" begin="9" end="8" resetval="0x0" description="Specifies which requestor is the master of this Shift Register channel" range="" rwaccess="RW"/>
    <bitfield id="SR_DISABLE_DMA" width="1" begin="7" end="7" resetval="0x0" description="Controls the assertion of DREQ from ShiftReg to DMAC" range="" rwaccess="RW"/>
    <bitfield id="SR_FIFO_BYTE_SWAP" width="1" begin="6" end="6" resetval="0x0" description="Controls whether the" range="" rwaccess="RW"/>
    <bitfield id="SR_FIFO_MODE" width="1" begin="5" end="5" resetval="0x0" description="Controls whether ShiftReg FIFO is used as a" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_RBDU_EXTRACT" width="1" begin="3" end="3" resetval="0x0" description="Controls 'raw bit stream data unit' extraction" range="" rwaccess="RW"/>
    <bitfield id="SR_READ_MODE" width="1" begin="2" end="2" resetval="0x0" description="Controls whether Start Code Prefixes are detected or whether byte_count is used to control the amount of data read through the ShiftReg" range="" rwaccess="RW"/>
    <bitfield id="SR_PREEMPT" width="1" begin="1" end="1" resetval="0x0" description="Allows pre-emption of any pending MTX ShiftReg Co-processor read" range="" rwaccess="RW"/>
    <bitfield id="SR_SW_RESET" width="1" begin="0" end="0" resetval="0x0" description="Shift Register software reset" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_BYTE_COUNT_01" acronym="DECODER0_CR_ENTROPY_SHIFTREG_BYTE_COUNT_01" offset="0x54" width="32" description="Used to control the amount of bit stream data that can be read through the Shift RegisterNOTE: Writing to this register clears the End-of-Data flag and allows more bit stream data to be read through the Shift Register">
    <bitfield id="SR_BYTE_COUNT" width="32" begin="31" end="0" resetval="0x00FFFFFF" description="Count of bytes that should be processed before returning control to MTX." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_STREAMIN_01" acronym="DECODER0_CR_ENTROPY_SHIFTREG_STREAMIN_01" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_STREAMIN" width="8" begin="7" end="0" resetval="0x0" description="Input for the compressed bit stream" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_01" acronym="DECODER0_CR_ENTROPY_SHIFTREG_EMULATION_COUNT_01" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SR_BIT_OFFSET" width="3" begin="26" end="24" resetval="0x0" description="In byte count mode, SR_BYTE_COUNT*8 + SR_BIT_OFFSET indicates the number of bits left [this is mainly for firmware to know the bit offset at the end of a slice header]." range="" rwaccess="R"/>
    <bitfield id="SR_EMULATION_COUNT" width="24" begin="23" end="0" resetval="0x0" description="If SR_RBDU_EXTRACT is set, this field indicates the number of emulation prevention bytes which have been removed [where the count is aligned to the actual bits consumed from the shift register]" range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD" acronym="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_RESP_MSWRD" offset="0x60" width="32" description="Provides direct access to the most significant 32-bits of the Shift Register co-processor response port.">
    <bitfield id="SR_RESP_VALID" width="1" begin="31" end="31" resetval="0x0" description="Indicates the Shift Register response contains valid data." range="" rwaccess="RW"/>
    <bitfield id="SR_SW_RESET_ACTIVE" width="1" begin="30" end="30" resetval="0x0" description="Indicates whether the Shift Register is being reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="25" begin="29" end="5" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_BYTE_ALIGNED" width="1" begin="4" end="4" resetval="0x1" description="Indicates whether the next bit in the Shift Register is byte aligned" range="" rwaccess="RW"/>
    <bitfield id="SR_MORE_RBSP" width="1" begin="3" end="3" resetval="0x1" description="Use to signal more raw bit stream data" range="" rwaccess="RW"/>
    <bitfield id="SR_RESP_EXPG_ERROR" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_RESP_SCP_OR_EOD" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_RESP_PREEMPTED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD" acronym="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_RESP_LSWRD" offset="0x64" width="32" description="Provides direct access to the least significant 32-bits of the Shift Register co-processor response port.">
    <bitfield id="SR_RESP_VALUE" width="32" begin="31" end="0" resetval="0x0" description="Requested bits or signed/unsigned Exp-Goulomb value" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD" acronym="DECODER0_CR_ENTROPY_SHIFTREG_COPRO_CMD_MSWRD" offset="0x68" width="32" description="Provides direct access to the most significant 32-bits of the Shift Register co-processor command port.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_READ_PEEK_EXT" width="1" begin="14" end="14" resetval="0x0" description="Read Peek Extended." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SR_PRE_FLUSH" width="5" begin="12" end="8" resetval="0x0" description="Discard or flush bits from the bit stream before read/peek/skip - 0 to 31" range="" rwaccess="RW"/>
    <bitfield id="SR_READ_PEEK" width="5" begin="7" end="3" resetval="0x0" description="The number of bits to read/peek - 0 to" range="" rwaccess="RW"/>
    <bitfield id="SR_ACCESS_MODE" width="3" begin="2" end="0" resetval="0x0" description="The access mode:" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_GENC_CONTROL" acronym="DECODER0_CR_ENTROPY_GENC_CONTROL" offset="0x80" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_ERROR_FILL_PICTURE" width="1" begin="5" end="5" resetval="0x0" description="If an error occurs in a slice, and there are no more slices to process in this picture, s/w can write 1 to this bit to trigger the fragment pointer logic to fill-in bad fragments from the last good fragment processed to the end of the picture." range="" rwaccess="RW"/>
    <bitfield id="GENC_ENC_ERROR_RECOVERY" width="1" begin="4" end="4" resetval="0x0" description="When a lock-up is detected at the front-end, s/w must write 1 to this bit before resetting the front-end modules." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_FLUSH" width="1" begin="1" end="1" resetval="0x0" description="Writing '1' to this bit flushes the GENC/encoder's remaining bit stream with [if necessary] some extra bits so that the encoded bit stream is aligned to the memory burst size." range="" rwaccess="RW"/>
    <bitfield id="GENC_INITIALISE" width="1" begin="0" end="0" resetval="0x0" description="Writing 1 to this bit initialises the GENC encoder contexts to the value programmed into GENC_CONTEXT registers." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SLICE_PARAMETER_ADDRESS" acronym="DECODER0_CR_ENTROPY_SLICE_PARAMETER_ADDRESS" offset="0x90" width="32" description="">
    <bitfield id="SLICE_PARAMETER_ADDRESS" width="26" begin="31" end="6" resetval="0x0" description="The address of slice parameter structure, aligned to a multiple of 64 bytes, where the address will be stored in each GENC fragment within the slice, and then used by the Pixel processing pipes to read the slice parameter structure to be used by the pixel processing pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SLICE_PARAMETER_SIZE" acronym="DECODER0_CR_ENTROPY_SLICE_PARAMETER_SIZE" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="SLICE_PARAMETER_SIZE" width="4" begin="3" end="0" resetval="0x0" description="The size of slice parameter structure, where the size in bytes is [SLICE_PARAMETER_SIZE+1]*64." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_FRAGMENT_BASE_ADDRESS" acronym="DECODER0_CR_GENC_FRAGMENT_BASE_ADDRESS" offset="0x98" width="32" description="">
    <bitfield id="FRAGMENT_BASE_ADDRESS" width="26" begin="31" end="6" resetval="0x0" description="The base address of the GENC fragment pointer table" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_CODEC" acronym="DECODER0_CR_ENTROPY_CODEC" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_CHROMA_FORMAT" width="3" begin="18" end="16" resetval="0x1" description="Defines the chroma format;-" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_PROFILE" width="3" begin="10" end="8" resetval="0x1" description="Defines profile for the front-end for the selected codec mode [definition based on ENTROPY_CODEC_MODE]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_CODEC_MODE" width="4" begin="3" end="0" resetval="0xC" description="0xC : HEVC" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_CODED_PICTURE_SIZE" acronym="DECODER0_CR_ENTROPY_CODED_PICTURE_SIZE" offset="0xA8" width="32" description="">
    <bitfield id="ENTROPY_PIC_HEIGHT_MIN1" width="16" begin="31" end="16" resetval="0x0" description="Defines 1 less than picture height in luma samples" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_PIC_WIDTH_MIN1" width="16" begin="15" end="0" resetval="0x0" description="Defines 1 less than picture width in luma samples" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SLICE_START" acronym="DECODER0_CR_ENTROPY_SLICE_START" offset="0xB0" width="32" description="">
    <bitfield id="ENTROPY_SLICE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Writing 1 to this field starts the entropy decode of the slice." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_SLICE_CHANGED_CONTEXT" width="1" begin="30" end="30" resetval="0x0" description="When writing 1 to ENTROPY_SLICE_ENABLE to start the entropy decode of the slice, if this flag is also set to 1 it indicates software has just switched context back to this picture [i.e." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_SLICE_MB_NO_Y" width="12" begin="27" end="16" resetval="0x0" description="The vertical offset of the first 16x16 block in the slice [counting from 0] [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the top left 16x16 block within the CTU." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_SLICE_MB_NO_X" width="12" begin="11" end="0" resetval="0x0" description="The horizontal offset of the first 16x16 block in the slice [counting from 0] [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the top left 16x16 block within the CTU." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_SLICE_END" acronym="DECODER0_CR_ENTROPY_SLICE_END" offset="0xB4" width="32" description="">
    <bitfield id="ENTROPY_SLICE_END_KNOWN" width="1" begin="31" end="31" resetval="0x0" description="If this flag is low, the hardware may only be able to detect a slice overrun if the last CTU in a piture isn't followed by an 'end_of_slice_segment_flag == 1'." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_SLICE_END_MB_NO_Y" width="12" begin="27" end="16" resetval="0x0" description="The vertical offset of the last 16x16 block in the slice if it is known [counting from 0] [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the bottom right 16x16 block within the CTU]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_SLICE_END_MB_NO_X" width="12" begin="11" end="0" resetval="0x0" description="The horizontal offset of the last 16x16 block in the slice if it is known [counting from 0] [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the bottom right 16x16 block within the CTU]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_STATUS" acronym="DECODER0_CR_ENTROPY_STATUS" offset="0xB8" width="32" description="">
    <bitfield id="FRAGMENT_TABLE_SIZE" width="16" begin="31" end="16" resetval="0x0" description="The number of allocated entries in the GENC fragment pointer table." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="FRAGMENT_ROW" width="10" begin="9" end="0" resetval="0x0" description="Indicates the last full row of a fragment pointer table entries have been written to memory, in multiples of 4 macroblock rows [e.g." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_LAST_MB" acronym="DECODER0_CR_ENTROPY_LAST_MB" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_LAST_MB_NO_Y" width="12" begin="27" end="16" resetval="0x0" description="The vertical offset of the last 16x16 block processed [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the bottom right 16x16 block within the CTU]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_LAST_MB_NO_X" width="12" begin="11" end="0" resetval="0x0" description="The horizontal offset of the last 16x16 block processed [For HEVC CTU sizes larger than 16x16 this is the co-ordinate of the bottom right 16x16 block within the CTU]." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_PIPE_CONFIG" acronym="DECODER0_CR_ENTROPY_PIPE_CONFIG" offset="0xC0" width="32" description="">
    <bitfield id="CR_ENTROPY_PIPE_CONFIG" width="32" begin="31" end="0" resetval="0x0" description="This field indicates which CODECs are supported in an Entropy Pipe [where different pipes can be configured to support a different range of codecs]." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_MEM_SECURITY_ENTROPY_0" acronym="DECODER0_CR_MEM_SECURITY_ENTROPY_0" offset="0xD0" width="32" description="">
    <bitfield id="CR_MEM_SECURITY_ENTROPY_CTRL_0" width="32" begin="31" end="0" resetval="0x0" description="MEM_TAG_ID of entropy_pipe is compared to the corresponding bit position of the concatenated field [ENTROPY_1 &amp;amp;amp; ENTROPY_0] to determine whether to flag the Security or not" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_MEM_SECURITY_ENTROPY_1" acronym="DECODER0_CR_MEM_SECURITY_ENTROPY_1" offset="0xD4" width="32" description="">
    <bitfield id="CR_MEM_SECURITY_ENTROPY_CTRL_1" width="32" begin="31" end="0" resetval="0x0" description="Refer to MEM_SECURITY_ENTROPY_CTRL_0" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIZE_00" acronym="DECODER0_CR_GENC_BUFFER_SIZE_00" offset="0x100" width="32" description="GENC Buffer Size, in multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_BUFFER_SIZE" width="16" begin="27" end="12" resetval="0x0" description="GENC buffer size, in multiple of 4kbyte, where a value of zero is illegal [maximum buffer size is 256Mbyte-4kbyte]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIZE_01" acronym="DECODER0_CR_GENC_BUFFER_SIZE_01" offset="0x104" width="32" description="GENC Buffer Size, in multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_BUFFER_SIZE" width="16" begin="27" end="12" resetval="0x0" description="GENC buffer size, in multiple of 4kbyte, where a value of zero is illegal [maximum buffer size is 256Mbyte-4kbyte]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIZE_02" acronym="DECODER0_CR_GENC_BUFFER_SIZE_02" offset="0x108" width="32" description="GENC Buffer Size, in multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_BUFFER_SIZE" width="16" begin="27" end="12" resetval="0x0" description="GENC buffer size, in multiple of 4kbyte, where a value of zero is illegal [maximum buffer size is 256Mbyte-4kbyte]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIZE_03" acronym="DECODER0_CR_GENC_BUFFER_SIZE_03" offset="0x10C" width="32" description="GENC Buffer Size, in multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_BUFFER_SIZE" width="16" begin="27" end="12" resetval="0x0" description="GENC buffer size, in multiple of 4kbyte, where a value of zero is illegal [maximum buffer size is 256Mbyte-4kbyte]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_00" acronym="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_00" offset="0x110" width="32" description="GENC Buffer Base Address, must be aligned to a multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="GENC_BASE_ADDRESS" width="20" begin="31" end="12" resetval="0x0" description="GENC buffer base address, must be aligned to a multiple of 4kbyte" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_01" acronym="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_01" offset="0x114" width="32" description="GENC Buffer Base Address, must be aligned to a multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="GENC_BASE_ADDRESS" width="20" begin="31" end="12" resetval="0x0" description="GENC buffer base address, must be aligned to a multiple of 4kbyte" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_02" acronym="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_02" offset="0x118" width="32" description="GENC Buffer Base Address, must be aligned to a multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="GENC_BASE_ADDRESS" width="20" begin="31" end="12" resetval="0x0" description="GENC buffer base address, must be aligned to a multiple of 4kbyte" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_03" acronym="DECODER0_CR_GENC_BUFFER_BASE_ADDRESS_03" offset="0x11C" width="32" description="GENC Buffer Base Address, must be aligned to a multiple of 4kbytes, for each of the four GENC buffers">
    <bitfield id="GENC_BASE_ADDRESS" width="20" begin="31" end="12" resetval="0x0" description="GENC buffer base address, must be aligned to a multiple of 4kbyte" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_00" acronym="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_00" offset="0x120" width="32" description="GENC Buffer Write Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_WRITE_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC write pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_01" acronym="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_01" offset="0x124" width="32" description="GENC Buffer Write Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_WRITE_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC write pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_02" acronym="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_02" offset="0x128" width="32" description="GENC Buffer Write Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_WRITE_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC write pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_03" acronym="DECODER0_CR_GENC_BUFFER_WRITE_POINTER_03" offset="0x12C" width="32" description="GENC Buffer Write Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_WRITE_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC write pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_READ_POINTER_00" acronym="DECODER0_CR_GENC_BUFFER_READ_POINTER_00" offset="0x130" width="32" description="GENC Buffer Read Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_READ_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC read pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_READ_POINTER_01" acronym="DECODER0_CR_GENC_BUFFER_READ_POINTER_01" offset="0x134" width="32" description="GENC Buffer Read Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_READ_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC read pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_READ_POINTER_02" acronym="DECODER0_CR_GENC_BUFFER_READ_POINTER_02" offset="0x138" width="32" description="GENC Buffer Read Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_READ_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC read pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_READ_POINTER_03" acronym="DECODER0_CR_GENC_BUFFER_READ_POINTER_03" offset="0x13C" width="32" description="GENC Buffer Read Pointer for each of the four GENC buffers">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_READ_POINTER" width="24" begin="27" end="4" resetval="0x0" description="GENC read pointer, offset relative to the base address which points to the next" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_CONTEXT0" acronym="DECODER0_CR_GENC_CONTEXT0" offset="0x180" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT0_3" width="6" begin="21" end="16" resetval="0x10" description="GENC initial context value for CU context with a value of 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT0_2" width="6" begin="13" end="8" resetval="0x10" description="GENC initial context value for CU context with a value of 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT0_1" width="6" begin="5" end="0" resetval="0x10" description="GENC initial context value for CU context with a value of 1" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_GENC_CONTEXT1" acronym="DECODER0_CR_GENC_CONTEXT1" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT1_3" width="6" begin="21" end="16" resetval="0x10" description="GENC initial context value for significance map context with a value of 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT1_2" width="6" begin="13" end="8" resetval="0x10" description="GENC initial context value for significance map context with a value of 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_CONTEXT1_1" width="6" begin="5" end="0" resetval="0x10" description="GENC initial context value for significance map context with a value of 1" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_FRAME_ID" acronym="DECODER0_CR_ENTROPY_FRAME_ID" offset="0x190" width="32" description="">
    <bitfield id="ENTROPY_FRAME_ID" width="32" begin="31" end="0" resetval="0x0" description="When bit-stream status parameters are output via a hardware interface, the contents of this register are also output to identify the stream and frame the parameters are from [which may be used to align the parameters to the corresponding commands from the back-end]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_PERF_STATUS" acronym="DECODER0_CR_ENTROPY_PERF_STATUS" offset="0x1A8" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ENTROPY_PERF_DATA_VALID" width="1" begin="0" end="0" resetval="0x0" description="Indicates that there are valid performance metrics to be read out of the ENTROPY_PERF_DATA register." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_ENTROPY_PERF_DATA" acronym="DECODER0_CR_ENTROPY_PERF_DATA" offset="0x1AC" width="32" description="Contains the various performance metrics captured by the hardware. All metrics are presented in the order in which they complete, and are grouped by category.Reads from this register are destructive - the data at the front of the buffer will be consumed, and replaced with the next metric in chronological order.">
    <bitfield id="ENTROPY_PERF_METRIC_ID" width="8" begin="31" end="24" resetval="0x0" description="Contains the metric ID." range="" rwaccess="RW"/>
    <bitfield id="ENTROPY_PERF_METRIC_VALUE" width="24" begin="23" end="0" resetval="0x0" description="The definition of the metric value is dependent on the metric ID." range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_HEVC_PARSER_SIGNATURE" acronym="DECODER0_CR_HEVC_PARSER_SIGNATURE" offset="0x1B8" width="32" description="This is a signature of the symbol output interface of the HEVC Parser to Encap.">
    <bitfield id="HEVC_PARSER_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The signature for the output interface of the HEVC parser." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_ENCAP_SIGNATURE" acronym="DECODER0_CR_ENCAP_SIGNATURE" offset="0x1BC" width="32" description="This is a signature of the syntax element interface output of Encap to GENC ENC.">
    <bitfield id="ENCAP_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="The signature for the output interface of encap." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIGNATURE_00" acronym="DECODER0_CR_GENC_BUFFER_SIGNATURE_00" offset="0x1C0" width="32" description="For each of the four GENC buffers, this is a signature of the data written to the buffer.">
    <bitfield id="GENC_BUFFER_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC buffer signature, of the 128-bit data words written to the GENC buffer." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIGNATURE_01" acronym="DECODER0_CR_GENC_BUFFER_SIGNATURE_01" offset="0x1C4" width="32" description="For each of the four GENC buffers, this is a signature of the data written to the buffer.">
    <bitfield id="GENC_BUFFER_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC buffer signature, of the 128-bit data words written to the GENC buffer." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIGNATURE_02" acronym="DECODER0_CR_GENC_BUFFER_SIGNATURE_02" offset="0x1C8" width="32" description="For each of the four GENC buffers, this is a signature of the data written to the buffer.">
    <bitfield id="GENC_BUFFER_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC buffer signature, of the 128-bit data words written to the GENC buffer." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_BUFFER_SIGNATURE_03" acronym="DECODER0_CR_GENC_BUFFER_SIGNATURE_03" offset="0x1CC" width="32" description="For each of the four GENC buffers, this is a signature of the data written to the buffer.">
    <bitfield id="GENC_BUFFER_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC buffer signature, of the 128-bit data words written to the GENC buffer." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_FRAGMENT_SIGNATURE" acronym="DECODER0_CR_GENC_FRAGMENT_SIGNATURE" offset="0x1D0" width="32" description="This is a signature of the 128-data words written to the GENC fragment pointer table.">
    <bitfield id="GENC_FRAGMENT_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC fragment signature, of the 128-bit data words written to the GENC fragment pointer table." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_FRAGMENT_READ_SIGNATURE" acronym="DECODER0_CR_GENC_FRAGMENT_READ_SIGNATURE" offset="0x1D4" width="32" description="This is a signature of the 128-data words read from the GENC fragment pointer table.">
    <bitfield id="GENC_FRAGMENT_READ_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC fragment read signature, of the 128-bit data words read from the GENC fragment pointer table." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_FRAGMENT_WRADDR_SIGNATURE" acronym="DECODER0_CR_GENC_FRAGMENT_WRADDR_SIGNATURE" offset="0x1D8" width="32" description="This is a signature of the burst length and write address offset of writes to the GENC fragment pointer table.">
    <bitfield id="GENC_FRAGMENT_WRADDR_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="GENC fragment write address offset signature, consisting of the burst length[2 bits] and write address offset[14bits] of writes to the GENC fragment pointer table." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_GENC_ENGINE_OUTPUT_SIGNATURE" acronym="DECODER0_CR_GENC_ENGINE_OUTPUT_SIGNATURE" offset="0x1E0" width="32" description="This is a signature of the output of the arithmetic encode engine.">
    <bitfield id="GENC_ENGINE_OUTPUT_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="This is a signature of the output of the arithmetic encode engine." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_HEVC_PARAMS_SIGNATURE" acronym="DECODER0_CR_HEVC_PARAMS_SIGNATURE" offset="0x1E4" width="32" description="This is a signature of the output of the hevc params interface.">
    <bitfield id="HEVC_PARAMS_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="This is a signature of the output of the hevc params count interface." range="" rwaccess="R"/>
  </register>
  <register id="DECODER0_CR_SR_SIGNATURE_00" acronym="DECODER0_CR_SR_SIGNATURE_00" offset="0x1E8" width="32" description="Contains the CRC signature for write data into the shift register FIFO">
    <bitfield id="SR_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature CRC for shift register input data to FIFO [a write to this register clears the signature]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_SR_SIGNATURE_01" acronym="DECODER0_CR_SR_SIGNATURE_01" offset="0x1EC" width="32" description="Contains the CRC signature for write data into the shift register FIFO">
    <bitfield id="SR_SIGNATURE" width="32" begin="31" end="0" resetval="0x0" description="Signature CRC for shift register input data to FIFO [a write to this register clears the signature]" range="" rwaccess="RW"/>
  </register>
  <register id="DECODER0_CR_SIGNATURE_INIT" acronym="DECODER0_CR_SIGNATURE_INIT" offset="0x1FC" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="HEVC_PARAMS_SIGNATURE_INIT" width="1" begin="12" end="12" resetval="0x0" description="Writing a '1' to this field initialises the HEVC_PARAMS_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="HEVC_PARSER_SIGNATURE_INIT" width="1" begin="11" end="11" resetval="0x0" description="Writing a '1' to this field initialises the HEVC_PARSER_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="ENCAP_SIGNATURE_INIT" width="1" begin="10" end="10" resetval="0x0" description="Writing a '1' to this field initialises the ENCAP_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_ENGINE_OUTPUT_SIGNATURE_INIT" width="1" begin="8" end="8" resetval="0x0" description="Writing a '1' to this field initialises the GENC_ENGINE_OUTPUT_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="GENC_FRAGMENT_WRADDR_SIGNATURE_INIT" width="1" begin="6" end="6" resetval="0x0" description="Writing a '1' to this field initialises the GENC_FRAGMENT_WRADDR_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="GENC_FRAGMENT_READ_SIGNATURE_INIT" width="1" begin="5" end="5" resetval="0x0" description="Writing a '1' to this field initialises the GENC_FRAGMENT_READ_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="GENC_FRAGMENT_SIGNATURE_INIT" width="1" begin="4" end="4" resetval="0x0" description="Writing a '1' to this field initialises the GENC_FRAGMENT_SIGNATURE [writing '0' has no affect]" range="" rwaccess="RW"/>
    <bitfield id="GENC_BUFFER_SIGNATURE_INIT" width="4" begin="3" end="0" resetval="0x0" description="For each of the four GENC_BUFFER_SIGNATURE registers, writing a '1' to this field initialises the signature [writing '0' has no affect]" range="" rwaccess="RW"/>
  </register>
</module>
