INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:58:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 buffer46/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer218/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        9.844ns  (logic 2.324ns (23.608%)  route 7.520ns (76.392%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=5 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer46/clk
    SLICE_X3Y184         FDRE                                         r  buffer46/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y184         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer46/outs_reg[2]/Q
                         net (fo=3, routed)           0.408     1.132    buffer46/Q[2]
    SLICE_X2Y184         LUT2 (Prop_lut2_I0_O)        0.043     1.175 r  buffer46/fullReg_i_17__1/O
                         net (fo=1, routed)           0.000     1.175    cmpi0/S[0]
    SLICE_X2Y184         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.421 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.421    cmpi0/fullReg_reg_i_6_n_0
    SLICE_X2Y185         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     1.543 r  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=104, routed)         0.690     2.234    control_merge2/tehb/control/transmitValue_reg_23[0]
    SLICE_X17Y190        LUT5 (Prop_lut5_I3_O)        0.136     2.370 f  control_merge2/tehb/control/transmitValue_i_5__24/O
                         net (fo=12, routed)          0.434     2.804    control_merge2/tehb/control/dataReg_reg[0]_0
    SLICE_X17Y192        LUT5 (Prop_lut5_I0_O)        0.129     2.933 f  control_merge2/tehb/control/dataReg[7]_i_5/O
                         net (fo=19, routed)          0.362     3.295    buffer260/fifo/dataReg_reg[2]_0
    SLICE_X21Y195        LUT5 (Prop_lut5_I4_O)        0.043     3.338 r  buffer260/fifo/dataReg[2]_i_1__16/O
                         net (fo=2, routed)           0.332     3.670    buffer90/control/Memory_reg[0][7][2]
    SLICE_X22Y194        LUT3 (Prop_lut3_I2_O)        0.043     3.713 r  buffer90/control/Memory[0][2]_i_1__8/O
                         net (fo=14, routed)          0.521     4.234    buffer218/fifo/D[2]
    SLICE_X16Y194        LUT3 (Prop_lut3_I0_O)        0.052     4.286 r  buffer218/fifo/A_storeAddr[2]_INST_0_i_1/O
                         net (fo=16, routed)          0.397     4.683    buffer235/fifo/buffer218_outs[2]
    SLICE_X19Y194        LUT3 (Prop_lut3_I1_O)        0.140     4.823 r  buffer235/fifo/Memory[0][2]_i_1__3/O
                         net (fo=4, routed)           0.431     5.254    buffer83/control/Memory[0][0]_i_16[1]
    SLICE_X21Y198        LUT6 (Prop_lut6_I4_O)        0.129     5.383 r  buffer83/control/Memory[0][0]_i_21__2/O
                         net (fo=1, routed)           0.360     5.743    cmpi15/Memory_reg[0][0]_i_8_0
    SLICE_X23Y203        LUT6 (Prop_lut6_I4_O)        0.043     5.786 r  cmpi15/Memory[0][0]_i_17/O
                         net (fo=1, routed)           0.000     5.786    cmpi15/Memory[0][0]_i_17_n_0
    SLICE_X23Y203        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     6.037 r  cmpi15/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.037    cmpi15/Memory_reg[0][0]_i_8_n_0
    SLICE_X23Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.086 r  cmpi15/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.086    cmpi15/Memory_reg[0][0]_i_4_n_0
    SLICE_X23Y205        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     6.193 f  cmpi15/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=8, routed)           0.718     6.911    buffer252/fifo/result[0]
    SLICE_X22Y186        LUT3 (Prop_lut3_I0_O)        0.130     7.041 f  buffer252/fifo/i__i_7__5/O
                         net (fo=4, routed)           0.319     7.361    buffer252/fifo/Empty_reg_1
    SLICE_X21Y185        LUT6 (Prop_lut6_I3_O)        0.127     7.488 r  buffer252/fifo/A_storeEn_INST_0_i_5/O
                         net (fo=7, routed)           0.630     8.117    buffer256/fifo/fullReg_reg_0
    SLICE_X13Y175        LUT2 (Prop_lut2_I1_O)        0.043     8.160 f  buffer256/fifo/Memory[0][6]_i_5/O
                         net (fo=1, routed)           0.162     8.323    buffer248/fifo/Full_reg_3
    SLICE_X13Y175        LUT6 (Prop_lut6_I4_O)        0.043     8.366 f  buffer248/fifo/Memory[0][6]_i_2__2/O
                         net (fo=4, routed)           0.229     8.595    fork74/control/generateBlocks[5].regblock/transmitValue_reg_2
    SLICE_X13Y174        LUT3 (Prop_lut3_I1_O)        0.050     8.645 r  fork74/control/generateBlocks[5].regblock/transmitValue_i_2__70/O
                         net (fo=3, routed)           0.585     9.230    fork74/control/generateBlocks[3].regblock/transmitValue_reg_2
    SLICE_X18Y182        LUT6 (Prop_lut6_I3_O)        0.129     9.359 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_3__33/O
                         net (fo=9, routed)           0.501     9.861    buffer218/fifo/anyBlockStop
    SLICE_X19Y188        LUT4 (Prop_lut4_I2_O)        0.053     9.914 r  buffer218/fifo/Memory[0][7]_i_1__3/O
                         net (fo=8, routed)           0.438    10.352    buffer218/fifo/WriteEn3_out
    SLICE_X16Y194        FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2331, unset)         0.483    14.183    buffer218/fifo/clk
    SLICE_X16Y194        FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X16Y194        FDRE (Setup_fdre_C_CE)      -0.257    13.890    buffer218/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  3.538    




