Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 14:26:01 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_93_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No23_instance/Y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.427ns (11.155%)  route 3.401ns (88.845%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 6.770 - 4.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.322ns (routing 1.167ns, distribution 1.155ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.060ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=94067, routed)       2.322     3.273    ModCount591_instance/clk_IBUF_BUFG
    SLICE_X99Y325        FDCE                                         r  ModCount591_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y325        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.349 r  ModCount591_instance/count_reg[1]/Q
                         net (fo=7797, routed)        2.009     5.358    MUX_Sum10_1_impl_1_instance/Q[1]
    SLICE_X131Y292       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.504 r  MUX_Sum10_1_impl_1_instance/Y[2]_i_20/O
                         net (fo=1, routed)           0.010     5.514    MUX_Sum10_1_impl_1_instance/Y[2]_i_20_n_0
    SLICE_X131Y292       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     5.571 r  MUX_Sum10_1_impl_1_instance/Y_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     5.571    MUX_Sum10_1_impl_1_instance/Y_reg[2]_i_11_n_0
    SLICE_X131Y292       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.597 r  MUX_Sum10_1_impl_1_instance/Y_reg[2]_i_4/O
                         net (fo=1, routed)           1.310     6.907    MUX_Sum10_1_impl_1_instance/Y_reg[2]_i_4_n_0
    SLICE_X107Y325       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     7.029 r  MUX_Sum10_1_impl_1_instance/Y[2]_i_1/O
                         net (fo=1, routed)           0.072     7.101    Delay1No23_instance/count_reg[5]_rep[2]
    SLICE_X107Y325       FDCE                                         r  Delay1No23_instance/Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=94067, routed)       2.110     6.770    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X107Y325       FDCE                                         r  Delay1No23_instance/Y_reg[2]/C
                         clock pessimism              0.459     7.229    
                         clock uncertainty           -0.035     7.194    
    SLICE_X107Y325       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.219    Delay1No23_instance/Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  0.118    




