<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Apr  6 17:28:09 2024" VIVADOVERSION="2023.2.2">

  <SYSTEMINFO ARCH="zynq" BOARD="avnet.com:zedboard:part0:1.4" DEVICE="7z020" NAME="block_design_rotation" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_DOUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_DOUT_tlast" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_DOUT_tvalid" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="m_axis_dout_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_CARTESIAN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_cartesian_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_CARTESIAN_tlast" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_cartesian_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_CARTESIAN_tvalid" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_cartesian_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="S_AXIS_PHASE_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_s_axis_phase_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_phase_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_PHASE_tvalid" SIGIS="undef" SIGNAME="cordic_0_s_axis_phase_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="s_axis_phase_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="1000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cordic_0" PORT="aresetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_DOUT_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_DOUT_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_DOUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_CARTESIAN_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_CARTESIAN_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_CARTESIAN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="TARGET">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_PHASE_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_PHASE_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="21" FULLNAME="/cordic_0" HWVERSION="6.0" INSTANCE="cordic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="1"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-2"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="true"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="true"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="Component_Name" VALUE="block_design_rotation_cordic_0_0"/>
        <PARAMETER NAME="Data_Format" VALUE="SignedFraction"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Rotate"/>
        <PARAMETER NAME="Input_Width" VALUE="16"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Phase_Format" VALUE="Scaled_Radians"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Maximum"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="true"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="flow_control" VALUE="NonBlocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Pass_Cartesian_TLAST"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="1000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="M_AXIS_DOUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tlast" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="M_AXIS_DOUT_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="cordic_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="M_AXIS_DOUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="S_AXIS_CARTESIAN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tlast" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="S_AXIS_CARTESIAN_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="cordic_0_s_axis_cartesian_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="S_AXIS_CARTESIAN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="s_axis_phase_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_0_s_axis_phase_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="S_AXIS_PHASE_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_phase_tvalid" SIGIS="undef" SIGNAME="cordic_0_s_axis_phase_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="block_design_rotation_imp" PORT="S_AXIS_PHASE_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_CARTESIAN" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_cartesian_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_PHASE" NAME="S_AXIS_PHASE" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_phase_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_phase_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cordic_0_M_AXIS_DOUT" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="block_design_rotation_aclk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="1000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_dout_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
