Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Thu Aug 29 21:20:41 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                8.615
Frequency (MHz):            116.077
Required Period (ns):       8.333
Required Frequency (MHz):   120.005
External Setup (ns):        N/A
Max Clock-To-Out (ns):      12.348

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_WEN[0]
  Delay (ns):              8.204
  Slack (ns):             -0.282
  Arrival (ns):           12.736
  Required (ns):          12.454
  Setup (ns):              0.551
  Minimum Period (ns):     8.615

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[1].ram_9bit_1st.mem_mem_0_2/INST_RAM1K18_IP:A_WEN[0]
  Delay (ns):              8.090
  Slack (ns):             -0.152
  Arrival (ns):           12.622
  Required (ns):          12.470
  Setup (ns):              0.551
  Minimum Period (ns):     8.485

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_0/INST_RAM1K18_IP:A_WEN[0]
  Delay (ns):              7.984
  Slack (ns):             -0.066
  Arrival (ns):           12.516
  Required (ns):          12.450
  Setup (ns):              0.551
  Minimum Period (ns):     8.399

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_3_rep1:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_0/INST_RAM64x18_IP:C_DIN[5]
  Delay (ns):              8.519
  Slack (ns):             -0.041
  Arrival (ns):           13.032
  Required (ns):          12.991
  Setup (ns):              0.027
  Minimum Period (ns):     8.374

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.X[7]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_reg_file_i.single_clk_ram_rs2.mem_mem_0_1/INST_RAM64x18_IP:C_DIN[5]
  Delay (ns):              8.451
  Slack (ns):             -0.025
  Arrival (ns):           13.015
  Required (ns):          12.990
  Setup (ns):              0.027
  Minimum Period (ns):     8.358


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_WEN[0]
  data required time                                 12.454
  data arrival time                          -       12.736
  slack                                              -0.282
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.440          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.568                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.372          cell: ADLIB:RGB
  3.940                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.592          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  4.532                        Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.659                        Rattlesnake_0/ocd_i.debug_coprocessor_i.pram_read_enable_out:Q (f)
               +     1.336          net: Rattlesnake_0/ocd_read_enable
  5.995                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_memory_i.mem_addr_sn_m2_0_a4_0_a2:B (f)
               +     0.173          cell: ADLIB:CFG2
  6.168                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_memory_i.mem_addr_sn_m2_0_a4_0_a2:Y (r)
               +     1.062          net: Rattlesnake_0/mem_addr_sn_N_4_mux
  7.230                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_cry_9:C (r)
               +     0.526          cell: ADLIB:ARI1_CC
  7.756                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_cry_9:UB (r)
               +     0.000          net: NET_CC_CONFIG2065
  7.756                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_cry_0_cy_CC_1:UB[1] (r)
               +     0.916          cell: ADLIB:CC_CONFIG
  8.672                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_cry_0_cy_CC_1:CC[5] (f)
               +     0.000          net: NET_CC_CONFIG2078
  8.672                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_s_13:CC (f)
               +     0.065          cell: ADLIB:ARI1_CC
  8.737                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.sram_addr_low_s_13:S (r)
               +     1.309          net: Rattlesnake_0/sram_addr_low[13]
  10.046                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].un1_write_en:A (r)
               +     0.118          cell: ADLIB:CFG3
  10.164                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].un1_write_en:Y (f)
               +     2.240          net: Rattlesnake_0/un1_write_en_Z_1
  12.404                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/CFG_20:C (f)
               +     0.245          cell: ADLIB:CFG2_IP_BC
  12.649                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/CFG_20:IPC (f)
               +     0.087          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/A_WEN_net[0]
  12.736                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_WEN[0] (f)
                                    
  12.736                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YEn (f)
               +     0.450          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn_GEast
  11.911                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.372          cell: ADLIB:RGB
  12.283                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.559          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  12.842                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/FF_0:CLK (r)
               +     0.070          cell: ADLIB:SLE_IP_CLK
  12.912                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/FF_0:IPCLKn (f)
               +     0.093          net: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/A_CLK_net
  13.005                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_CLK (r)
               -     0.551          Library setup time: ADLIB:RAM1K18_IP
  12.454                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.mem_controller_i.genblk1.ram_low_i.gen_if_proc.gen_for_proc_1st[0].ram_9bit_1st.mem_mem_0_1/INST_RAM1K18_IP:A_WEN[0]
                                    
  12.454                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.783
  Arrival (ns):           12.348
  Clock to Out (ns):      12.348

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.094
  Arrival (ns):           11.659
  Clock to Out (ns):      11.659

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              4.802
  Arrival (ns):            9.356
  Clock to Out (ns):       9.356


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       12.348
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.450          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.578                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:An (f)
               +     0.372          cell: ADLIB:RGB
  3.950                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25:YR (r)
               +     0.615          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB25_rgbr_net_1
  4.565                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.667                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     2.892          net: LED_RED_c
  7.559                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.118          cell: ADLIB:CFG1
  7.677                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.088          net: LED_GREEN_c
  8.765                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  9.153                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.520                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  12.348                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  12.348                       LED_GREEN (f)
                                    
  12.348                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[21]:ALn
  Delay (ns):              4.274
  Slack (ns):              3.628
  Arrival (ns):            8.802
  Required (ns):          12.430
  Recovery (ns):           0.415
  Minimum Period (ns):     4.705
  Skew (ns):               0.016

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[30]:ALn
  Delay (ns):              4.274
  Slack (ns):              3.628
  Arrival (ns):            8.802
  Required (ns):          12.430
  Recovery (ns):           0.415
  Minimum Period (ns):     4.705
  Skew (ns):               0.016

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[53]:ALn
  Delay (ns):              4.274
  Slack (ns):              3.628
  Arrival (ns):            8.802
  Required (ns):          12.430
  Recovery (ns):           0.415
  Minimum Period (ns):     4.705
  Skew (ns):               0.016

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk3.mtime_high[26]:ALn
  Delay (ns):              4.274
  Slack (ns):              3.628
  Arrival (ns):            8.802
  Required (ns):          12.430
  Recovery (ns):           0.415
  Minimum Period (ns):     4.705
  Skew (ns):               0.016

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk3.mtime_high[28]:ALn
  Delay (ns):              4.274
  Slack (ns):              3.628
  Arrival (ns):            8.802
  Required (ns):          12.430
  Recovery (ns):           0.415
  Minimum Period (ns):     4.705
  Skew (ns):               0.016


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[21]:ALn
  data required time                                 12.430
  data arrival time                          -        8.802
  slack                                               3.628
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  2.614                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.919                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.128                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.567                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.372          cell: ADLIB:RGB
  3.939                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB15:YL (r)
               +     0.589          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB15_rgbl_net_1
  4.528                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.655                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.518          net: Rattlesnake_0/cpu_reset
  5.173                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  5.290                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.635          net: Rattlesnake_0/N_6035
  6.925                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  7.365                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.435          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  7.800                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  8.172                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1:YR (r)
               +     0.630          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_YR
  8.802                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[21]:ALn (r)
                                    
  8.802                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.333                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  8.333                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.614          Clock generation
  10.947                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  11.252                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  11.461                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.441          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  11.902                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.372          cell: ADLIB:RGB
  12.274                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.571          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  12.845                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[21]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  12.430                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_mm_reg_i.Rattlesnake_machine_timer_i.genblk2.mtimecmp[21]:ALn
                                    
  12.430                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

