VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {fifo1_sram}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {saed32hvt_ss0p75v125c/%NOM_PVT}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {0.990}
  {Voltage} {0.750}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v19.16-s053_1 ((64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {April 11, 2023}
END_BANNER
PATH 1
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[4]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[4]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.115}
    {=} {Slack Time} {-1.365}
  END_SLK_CLC
  SLK -1.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.339} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.339} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.912} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.909} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.771} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[4]} {v} {} {SRAM2RW128x8} {0.659} {0.119} {0.571} {} {1.288} {-0.077} {} {8} {(455.14, 774.00) (484.33, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_4__net} {} {0.134} {0.022} {0.500} {62.915} {1.422} {0.057} {} {} {} 
    INST {FE_MDBC3_io_l_rdata_4_} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.174} {0.000} {0.100} {} {1.596} {0.231} {} {1} {(400.02, 600.05) (399.71, 599.44)} 
    NET {} {} {} {} {} {FE_MDBN3_} {} {0.000} {0.000} {0.100} {2.174} {1.596} {0.231} {} {} {} 
    INST {FE_OFC93_FE_MDBN3} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.115} {0.000} {0.054} {} {1.711} {0.346} {} {1} {(398.04, 600.05) (397.43, 599.44)} 
    NET {} {} {} {} {} {FE_OFN65_FE_MDBN3} {} {0.007} {0.000} {0.056} {33.890} {1.718} {0.353} {} {} {} 
    INST {io_l_rdata_4_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.397} {0.000} {0.885} {} {3.115} {1.750} {} {2} {(299.58, 649.77) (36.00, 640.06)} 
    NET {} {} {} {} {} {rdata[4]} {} {0.000} {0.000} {0.885} {1433.807} {3.115} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[7]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[7]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.109}
    {=} {Slack Time} {-1.359}
  END_SLK_CLC
  SLK -1.359
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.333} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.333} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.906} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.903} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.764} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.730} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[7]} {v} {} {SRAM2RW128x8} {0.633} {0.122} {0.534} {} {1.262} {-0.097} {} {8} {(455.14, 774.00) (480.24, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_7__net} {} {0.130} {0.023} {0.465} {58.744} {1.391} {0.033} {} {} {} 
    INST {FE_MDBC0_io_l_rdata_7_} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.191} {0.000} {0.110} {} {1.583} {0.224} {} {1} {(434.22, 568.43) (434.52, 569.04)} 
    NET {} {} {} {} {} {FE_MDBN0_} {} {0.000} {0.000} {0.110} {5.801} {1.583} {0.224} {} {} {} 
    INST {FE_PSBC218_FE_MDBN0} {A} {v} {Y} {^} {} {INVX8_LVT} {0.073} {0.000} {0.072} {} {1.655} {0.297} {} {1} {(439.99, 568.43) (439.99, 569.04)} 
    NET {} {} {} {} {} {FE_PSBN152_FE_MDBN0} {} {0.000} {0.000} {0.072} {21.995} {1.656} {0.297} {} {} {} 
    INST {FE_PSBC217_FE_MDBN0} {A} {^} {Y} {v} {} {INVX32_LVT} {0.020} {0.000} {0.050} {} {1.676} {0.318} {} {1} {(440.14, 578.46) (440.14, 579.07)} 
    NET {} {} {} {} {} {FE_PSBN151_FE_MDBN0} {} {0.033} {0.000} {0.072} {62.133} {1.709} {0.351} {} {} {} 
    INST {io_l_rdata_7_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.399} {0.000} {0.884} {} {3.109} {1.750} {} {2} {(299.58, 889.81) (36.00, 880.10)} 
    NET {} {} {} {} {} {rdata[7]} {} {0.000} {0.000} {0.884} {1433.807} {3.109} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[0]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[0]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.074}
    {=} {Slack Time} {-1.324}
  END_SLK_CLC
  SLK -1.324
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.299} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.299} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.872} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.868} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.730} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.696} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[0]} {v} {} {SRAM2RW128x8} {0.637} {0.115} {0.548} {} {1.266} {-0.059} {} {8} {(455.14, 774.00) (478.86, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_0__net} {} {0.132} {0.021} {0.477} {60.255} {1.398} {0.073} {} {} {} 
    INST {FE_MDBC7_io_l_rdata_0_} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.235} {0.000} {0.134} {} {1.632} {0.308} {} {1} {(432.70, 549.89) (433.30, 549.28)} 
    NET {} {} {} {} {} {FE_MDBN7_} {} {0.023} {0.000} {0.138} {50.908} {1.656} {0.331} {} {} {} 
    INST {io_l_rdata_0_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.419} {0.000} {0.874} {} {3.074} {1.750} {} {2} {(299.58, 329.71) (36.00, 320.00)} 
    NET {} {} {} {} {} {rdata[0]} {} {0.000} {0.000} {0.874} {1433.807} {3.074} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[2]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[2]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.060}
    {=} {Slack Time} {-1.310}
  END_SLK_CLC
  SLK -1.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.284} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.284} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.857} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.854} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.716} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[2]} {v} {} {SRAM2RW128x8} {0.616} {0.118} {0.518} {} {1.245} {-0.065} {} {8} {(455.14, 774.00) (485.72, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_2__net} {} {0.127} {0.022} {0.451} {56.863} {1.372} {0.062} {} {} {} 
    INST {FE_MDBC5_io_l_rdata_2_} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.166} {0.000} {0.094} {} {1.539} {0.229} {} {1} {(439.84, 553.23) (439.54, 552.62)} 
    NET {} {} {} {} {} {FE_MDBN5_} {} {0.000} {0.000} {0.094} {2.307} {1.539} {0.229} {} {} {} 
    INST {FE_OFC94_FE_MDBN5} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.113} {0.000} {0.056} {} {1.652} {0.342} {} {1} {(437.71, 551.71) (437.10, 552.32)} 
    NET {} {} {} {} {} {FE_OFN63_FE_MDBN5} {} {0.011} {0.000} {0.059} {38.334} {1.662} {0.353} {} {} {} 
    INST {io_l_rdata_2_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.397} {0.000} {0.885} {} {3.060} {1.750} {} {2} {(299.58, 489.74) (36.00, 480.03)} 
    NET {} {} {} {} {} {rdata[2]} {} {0.000} {0.000} {0.885} {1433.807} {3.060} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[5]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[5]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.054}
    {=} {Slack Time} {-1.304}
  END_SLK_CLC
  SLK -1.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.279} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.279} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.852} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.848} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.710} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[5]} {v} {} {SRAM2RW128x8} {0.628} {0.119} {0.535} {} {1.257} {-0.047} {} {8} {(455.14, 774.00) (488.45, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_5__net} {} {0.130} {0.022} {0.467} {58.731} {1.387} {0.083} {} {} {} 
    INST {FE_MDBC2_io_l_rdata_5_} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.231} {0.000} {0.130} {} {1.618} {0.314} {} {1} {(444.70, 566.61) (445.31, 566.00)} 
    NET {} {} {} {} {} {FE_MDBN2_} {} {0.019} {0.000} {0.133} {47.651} {1.637} {0.333} {} {} {} 
    INST {io_l_rdata_5_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.417} {0.000} {0.875} {} {3.054} {1.750} {} {2} {(299.58, 729.78) (36.00, 720.07)} 
    NET {} {} {} {} {} {rdata[5]} {} {0.000} {0.000} {0.875} {1433.807} {3.054} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[3]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[3]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.053}
    {=} {Slack Time} {-1.303}
  END_SLK_CLC
  SLK -1.303
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.277} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.277} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.850} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.847} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.709} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.674} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[3]} {v} {} {SRAM2RW128x8} {0.611} {0.087} {0.550} {} {1.240} {-0.063} {} {8} {(455.14, 774.00) (487.09, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_3__net} {} {0.122} {0.014} {0.483} {60.542} {1.362} {0.059} {} {} {} 
    INST {FE_MDBC4_io_l_rdata_3_} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.174} {0.000} {0.100} {} {1.536} {0.233} {} {1} {(419.17, 573.30) (418.86, 572.69)} 
    NET {} {} {} {} {} {FE_MDBN4_} {} {0.000} {0.000} {0.100} {2.593} {1.536} {0.233} {} {} {} 
    INST {FE_OFC96_FE_MDBN4} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.114} {0.000} {0.053} {} {1.650} {0.347} {} {1} {(419.47, 569.95) (418.86, 569.34)} 
    NET {} {} {} {} {} {FE_OFN64_FE_MDBN4} {} {0.006} {0.000} {0.054} {31.776} {1.656} {0.353} {} {} {} 
    INST {io_l_rdata_3_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.397} {0.000} {0.886} {} {3.053} {1.750} {} {2} {(299.58, 569.75) (36.00, 560.04)} 
    NET {} {} {} {} {} {rdata[3]} {} {0.000} {0.000} {0.886} {1433.807} {3.053} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[1]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[1]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.992}
    {=} {Slack Time} {-1.242}
  END_SLK_CLC
  SLK -1.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.217} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.217} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.790} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.786} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.648} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.613} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[1]} {v} {} {SRAM2RW128x8} {0.584} {0.079} {0.525} {} {1.213} {-0.029} {} {8} {(455.14, 774.00) (481.61, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_1__net} {} {0.118} {0.012} {0.458} {57.730} {1.331} {0.089} {} {} {} 
    INST {FE_MDBC6_io_l_rdata_1_} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.228} {0.000} {0.127} {} {1.559} {0.317} {} {1} {(439.08, 549.89) (439.69, 549.28)} 
    NET {} {} {} {} {} {FE_MDBN6_} {} {0.017} {0.000} {0.130} {45.391} {1.576} {0.334} {} {} {} 
    INST {io_l_rdata_1_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.416} {0.000} {0.875} {} {2.992} {1.750} {} {2} {(299.58, 409.73) (36.00, 400.01)} 
    NET {} {} {} {} {} {rdata[1]} {} {0.000} {0.000} {0.875} {1433.807} {2.992} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rdata[6]} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {fifomem/genblk1_5__U} {O2[6]} {SRAM2RW128x8} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.970}
    {=} {Slack Time} {-1.220}
  END_SLK_CLC
  SLK -1.220
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-1.194} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-1.194} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.767} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.764} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.626} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {94.591} {0.629} {-0.591} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {fifomem/genblk1_5__U} {CE2} {^} {O2[6]} {v} {} {SRAM2RW128x8} {0.538} {0.046} {0.512} {} {1.167} {-0.053} {} {8} {(455.14, 774.00) (482.98, 756.56)} 
    NET {} {} {} {} {} {io_l_rdata_6__net} {} {0.106} {0.006} {0.448} {56.042} {1.272} {0.053} {} {} {} 
    INST {FE_MDBC1_io_l_rdata_6_} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.187} {0.000} {0.107} {} {1.459} {0.239} {} {1} {(423.27, 600.05) (422.97, 599.44)} 
    NET {} {} {} {} {} {FE_MDBN1_} {} {0.000} {0.000} {0.107} {5.571} {1.459} {0.239} {} {} {} 
    INST {FE_OFC119_FE_MDBN1} {A} {v} {Y} {^} {} {INVX8_LVT} {0.072} {0.000} {0.071} {} {1.531} {0.311} {} {1} {(419.78, 600.05) (419.78, 599.44)} 
    NET {} {} {} {} {} {FE_OFN66_FE_MDBN1} {} {0.000} {0.000} {0.071} {21.957} {1.531} {0.311} {} {} {} 
    INST {FE_OFC167_FE_MDBN1} {A} {^} {Y} {v} {} {INVX32_LVT} {0.020} {0.000} {0.047} {} {1.551} {0.331} {} {1} {(413.24, 600.05) (413.24, 599.44)} 
    NET {} {} {} {} {} {FE_OFN91_FE_MDBN1} {} {0.021} {0.000} {0.058} {50.864} {1.573} {0.353} {} {} {} 
    INST {io_l_rdata_6_} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.397} {0.000} {0.885} {} {2.970} {1.750} {} {2} {(299.58, 809.79) (36.00, 800.08)} 
    NET {} {} {} {} {} {rdata[6]} {} {0.000} {0.000} {0.885} {1433.807} {2.970} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {wfull} {} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.710}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.379}
    {=} {Slack Time} {-0.669}
  END_SLK_CLC
  SLK -0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.644} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.644} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {-0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.075} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {-0.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {^} {} {DFFARX2_LVT} {0.175} {0.000} {0.057} {} {0.794} {0.125} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.478} {0.794} {0.125} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.088} {0.000} {0.049} {} {0.883} {0.213} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.049} {29.167} {0.884} {0.215} {} {} {} 
    INST {FE_OCPC212_n_33} {A} {^} {Y} {v} {} {INVX32_LVT} {0.019} {0.000} {0.040} {} {0.903} {0.234} {} {1} {(452.15, 590.02) (452.15, 589.41)} 
    NET {} {} {} {} {} {FE_OFN68_io_t_wfull_net} {} {0.067} {0.000} {0.111} {88.853} {0.970} {0.301} {} {} {} 
    INST {io_t_wfull} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.409} {0.000} {0.879} {} {2.379} {1.710} {} {2} {(889.81, 900.52) (880.10, 1164.10)} 
    NET {} {} {} {} {} {wfull} {} {0.000} {0.000} {0.879} {1433.807} {2.379} {1.710} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  func_max_scenario
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {rempty} {} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rempty_reg} {QN} {DFFASX2_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Network Insertion Delay} {0.100}
    {-} {External Delay} {-0.500}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {2.374}
    {=} {Slack Time} {-0.624}
  END_SLK_CLC
  SLK -0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.599} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.599} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.172} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {-0.168} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.030} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {-0.018} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rempty_reg} {CLK} {^} {QN} {^} {} {DFFASX2_LVT} {0.222} {0.000} {0.097} {} {0.829} {0.205} {} {5} {(420.08, 577.70) (416.58, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/n_26} {} {0.000} {0.000} {0.097} {5.642} {0.829} {0.205} {} {} {} 
    INST {rptr_empty/FE_OCPC192_n_26} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.061} {} {0.933} {0.308} {} {1} {(405.94, 578.46) (406.40, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN88_n_26} {} {0.000} {0.000} {0.061} {21.799} {0.933} {0.308} {} {} {} 
    INST {rptr_empty/FE_OFC179_n_26} {A} {^} {Y} {v} {} {INVX32_LVT} {0.020} {0.000} {0.043} {} {0.952} {0.328} {} {2} {(404.73, 583.33) (404.73, 582.72)} 
    NET {} {} {} {} {} {io_t_rempty_net} {} {0.025} {0.000} {0.058} {53.538} {0.977} {0.353} {} {} {} 
    INST {io_t_rempty} {DIN} {v} {PADIO} {v} {} {D8I1025_NS} {1.397} {0.000} {0.885} {} {2.374} {1.750} {} {2} {(329.71, 900.52) (320.00, 1164.10)} 
    NET {} {} {} {} {} {rempty} {} {0.000} {0.000} {0.885} {1433.807} {2.374} {1.750} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rempty_reg} {CLK}
  ENDPT {rptr_empty/rempty_reg} {SETB} {DFFASX2_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.001}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.547}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.576}
    {=} {Slack Time} {-0.029}
  END_SLK_CLC
  SLK -0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.097} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.097} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.532} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.547} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.054} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.054} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.481} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.485} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.623} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.635} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wfull_reg} {CLK}
  ENDPT {wptr_full/wfull_reg} {D} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.058}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.672}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.670}
    {=} {Slack Time} {0.001}
  END_SLK_CLC
  SLK 0.001
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.027} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.027} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.454} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.596} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.622} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {0.790} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {0.790} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {0.867} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {0.867} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {0.923} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {0.923} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.009} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.009} {} {} {} 
    INST {wptr_full/g3686__6417} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.057} {0.000} {0.124} {} {1.065} {1.066} {} {1} {(450.48, 570.10) (450.02, 570.26)} 
    NET {} {} {} {} {} {wptr_full/n_62} {} {0.000} {0.000} {0.124} {0.852} {1.065} {1.066} {} {} {} 
    INST {wptr_full/FE_OCPC209_n_62} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.102} {0.000} {0.050} {} {1.167} {1.168} {} {3} {(450.33, 571.78) (450.63, 572.38)} 
    NET {} {} {} {} {} {wptr_full/FE_OCPN144_n_62} {} {0.000} {0.000} {0.050} {3.817} {1.167} {1.168} {} {} {} 
    INST {wptr_full/g62} {A2} {v} {Y} {^} {} {OAI22X2_LVT} {0.135} {0.000} {0.043} {} {1.303} {1.304} {} {4} {(444.40, 571.02) (443.49, 571.32)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_8_} {} {0.000} {0.000} {0.043} {4.141} {1.303} {1.304} {} {} {} 
    INST {wptr_full/g3663__8246} {A3} {^} {Y} {v} {} {XOR3X2_LVT} {0.093} {0.000} {0.074} {} {1.396} {1.397} {} {3} {(442.42, 567.67) (441.97, 569.04)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_8_} {} {0.000} {0.000} {0.074} {3.931} {1.396} {1.397} {} {} {} 
    INST {wptr_full/g1897__5526} {A2} {v} {Y} {v} {} {OA22X1_LVT} {0.108} {0.000} {0.046} {} {1.504} {1.505} {} {1} {(432.85, 567.67) (433.61, 568.89)} 
    NET {} {} {} {} {} {wptr_full/n_12} {} {0.000} {0.000} {0.046} {1.012} {1.504} {1.505} {} {} {} 
    INST {wptr_full/g1887__5107} {A1} {v} {Y} {v} {} {AND3X1_LVT} {0.076} {0.000} {0.036} {} {1.580} {1.582} {} {1} {(436.04, 566.61) (436.50, 566.00)} 
    NET {} {} {} {} {} {wptr_full/n_17} {} {0.000} {0.000} {0.036} {0.470} {1.580} {1.582} {} {} {} 
    INST {wptr_full/g1882__1666} {A3} {v} {Y} {v} {} {AND3X1_LVT} {0.090} {0.000} {0.042} {} {1.670} {1.672} {} {1} {(437.10, 566.61) (437.86, 566.00)} 
    NET {} {} {} {} {} {wptr_full/n_22} {} {0.000} {0.000} {0.042} {1.104} {1.670} {1.672} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.024} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.024} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.451} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.455} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.593} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.620} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rempty_reg} {CLK}
  ENDPT {rptr_empty/rempty_reg} {D} {DFFASX2_LVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.063}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.694}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.690}
    {=} {Slack Time} {0.003}
  END_SLK_CLC
  SLK 0.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.029} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.029} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.456} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.597} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.607} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {0.775} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {0.775} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {0.816} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {0.816} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {0.930} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {0.930} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.007} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.007} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.067} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.067} {} {} {} 
    INST {rptr_empty/g3636__6131} {A2} {^} {Y} {^} {} {OR3X1_LVT} {0.107} {0.000} {0.054} {} {1.170} {1.173} {} {1} {(407.01, 583.48) (407.46, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/n_63} {} {0.000} {0.000} {0.054} {2.281} {1.170} {1.173} {} {} {} 
    INST {rptr_empty/g3619__4319} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.143} {0.000} {0.071} {} {1.313} {1.316} {} {5} {(409.29, 586.52) (410.50, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_8_} {} {0.000} {0.000} {0.071} {6.974} {1.313} {1.316} {} {} {} 
    INST {rptr_empty/g1604__8428} {A} {^} {S} {v} {} {FADDX1_LVT} {0.164} {0.000} {0.052} {} {1.477} {1.480} {} {1} {(423.42, 580.44) (424.94, 580.29)} 
    NET {} {} {} {} {} {rptr_empty/n_4} {} {0.000} {0.000} {0.052} {0.846} {1.477} {1.480} {} {} {} 
    INST {rptr_empty/g3691__2398} {A3} {v} {Y} {v} {} {AND4X1_LVT} {0.123} {0.000} {0.059} {} {1.600} {1.603} {} {1} {(425.55, 576.94) (424.79, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/n_3} {} {0.000} {0.000} {0.059} {1.146} {1.600} {1.603} {} {} {} 
    INST {rptr_empty/g1554__4733} {A1} {v} {Y} {v} {} {AND3X1_LVT} {0.090} {0.000} {0.042} {} {1.690} {1.694} {} {1} {(419.17, 576.64) (418.71, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/n_15} {} {0.000} {0.000} {0.042} {1.097} {1.690} {1.694} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.022} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.022} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.449} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.453} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.591} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.603} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_0_} {CLK}
  ENDPT {rptr_empty/rbin_reg_0_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.706}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.700}
    {=} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.132} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.132} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.567} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.583} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.705} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.700} {0.706} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.019} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.019} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.446} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.449} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.587} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_8_} {CLK}
  ENDPT {rptr_empty/rbin_reg_8_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.707}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.700}
    {=} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.132} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.132} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.568} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.583} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.706} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.700} {0.707} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.018} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.018} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.446} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.449} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.587} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_7_} {CLK}
  ENDPT {rptr_empty/rbin_reg_7_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.707}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.700}
    {=} {Slack Time} {0.007}
  END_SLK_CLC
  SLK 0.007
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.132} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.132} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.568} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.583} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.706} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.700} {0.707} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.018} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.018} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.446} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.449} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.587} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.600} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_6_} {CLK}
  ENDPT {rptr_empty/rbin_reg_6_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.158}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.701}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.140} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.140} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.575} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.590} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.701} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.701} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.011} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.011} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.438} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.442} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.580} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.589} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_5_} {CLK}
  ENDPT {rptr_empty/rbin_reg_5_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.158}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.701}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.140} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.140} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.575} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.590} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.701} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.701} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.011} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.011} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.438} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.442} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.580} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.589} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_3_} {CLK}
  ENDPT {rptr_empty/rbin_reg_3_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.158}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.701}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.140} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.140} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.575} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.590} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.701} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.701} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.011} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.011} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.438} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.442} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.580} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.589} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_4_} {CLK}
  ENDPT {rptr_empty/rbin_reg_4_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.158}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.701}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.014}
  END_SLK_CLC
  SLK 0.014
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.140} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.140} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.575} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.590} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.701} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.701} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.011} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.011} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.438} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.442} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.580} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.589} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_9_} {CLK}
  ENDPT {rptr_empty/rbin_reg_9_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.164}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.711}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.025}
  END_SLK_CLC
  SLK 0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.150} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.150} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.585} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.601} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.711} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.711} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.001} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.001} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.428} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.431} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.569} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.582} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_1_} {CLK}
  ENDPT {rptr_empty/rbin_reg_1_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.156}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.700}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.655}
    {=} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.170} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.170} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.605} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.621} {} {} {} 
    INST {rptr_empty/FE_OFC166_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.079} {0.000} {0.057} {} {0.655} {0.700} {} {2} {(420.23, 571.78) (419.93, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN117_n} {} {0.000} {0.000} {0.057} {2.695} {0.655} {0.700} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.019} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.019} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.408} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.411} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.549} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_2_} {CLK}
  ENDPT {rptr_empty/rbin_reg_2_} {RSTB} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.156}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.700}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.655}
    {=} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.170} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.170} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.605} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.621} {} {} {} 
    INST {rptr_empty/FE_OFC166_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.079} {0.000} {0.057} {} {0.655} {0.700} {} {2} {(420.23, 571.78) (419.93, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN117_n} {} {0.000} {0.000} {0.057} {2.695} {0.655} {0.700} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.019} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.019} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.408} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.411} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.549} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.197}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.145}
    {=} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.077} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.077} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.489} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.489} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.606} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.613} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.855} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.803} {0.855} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {0.952} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {0.953} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.054} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.000} {0.000} {0.065} {24.958} {1.002} {1.054} {} {} {} 
    INST {fifomem/FE_OFC214_FE_OFN48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.109} {0.001} {0.088} {} {1.111} {1.162} {} {4} {(521.31, 476.32) (521.77, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN148_FE_OFN48_wdata_2} {} {0.035} {0.000} {0.158} {39.092} {1.145} {1.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.026} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.026} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.401} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.404} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.543} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.581} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.043}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.194}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.140}
    {=} {Slack Time} {0.055}
  END_SLK_CLC
  SLK 0.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.080} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.080} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.492} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.493} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.609} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.616} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.858} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.803} {0.858} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {0.955} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {0.956} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.057} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.000} {0.000} {0.065} {24.958} {1.002} {1.057} {} {} {} 
    INST {fifomem/FE_OFC214_FE_OFN48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.109} {0.001} {0.088} {} {1.111} {1.165} {} {4} {(521.31, 476.32) (521.77, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN148_FE_OFN48_wdata_2} {} {0.029} {0.000} {0.164} {39.092} {1.140} {1.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.029} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.029} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.398} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.401} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.540} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.577} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.043}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.206}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.144}
    {=} {Slack Time} {0.062}
  END_SLK_CLC
  SLK 0.062
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.087} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.087} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.499} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.499} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.616} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.623} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.865} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.803} {0.865} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {0.962} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {0.963} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.063} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.000} {0.000} {0.065} {24.958} {1.002} {1.064} {} {} {} 
    INST {fifomem/FE_OFC214_FE_OFN48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.109} {0.001} {0.088} {} {1.111} {1.172} {} {4} {(521.31, 476.32) (521.77, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN148_FE_OFN48_wdata_2} {} {0.034} {0.000} {0.159} {39.092} {1.144} {1.206} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.036} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.036} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.391} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.394} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.533} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.582} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.042}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.205}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.142}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.088} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.088} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.500} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.501} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.617} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.866} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.803} {0.866} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {0.963} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {0.964} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.065} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.000} {0.000} {0.065} {24.958} {1.002} {1.065} {} {} {} 
    INST {fifomem/FE_OFC214_FE_OFN48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.109} {0.001} {0.088} {} {1.111} {1.173} {} {4} {(521.31, 476.32) (521.77, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN148_FE_OFN48_wdata_2} {} {0.032} {0.000} {0.161} {39.092} {1.142} {1.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.037} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.037} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.390} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.393} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.532} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.580} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_6_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_6_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.203} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.203} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.638} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.653} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.776} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.052} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.052} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.375} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.379} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.517} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.605} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_6_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_6_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.203} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.203} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.638} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.653} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.776} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.000} {0.000} {0.074} {20.553} {0.699} {0.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.052} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.052} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.375} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.517} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_4_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_4_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.203} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.203} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.638} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.776} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.000} {0.000} {0.074} {20.553} {0.699} {0.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.052} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.052} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.375} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_4_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_4_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.203} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.203} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.638} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.375} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_2_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_2_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_3_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_3_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_6_} {CLK}
  ENDPT {rptr_empty/rptr_reg_6_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.378} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_8_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_8_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.377} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_8_} {CLK}
  ENDPT {rptr_empty/rptr_reg_8_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.654} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.377} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.516} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_8_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_8_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.655} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.377} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.515} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_1_} {CLK}
  ENDPT {rptr_empty/rptr_reg_1_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.699}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.639} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.655} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.777} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.699} {0.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.053} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.053} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.377} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.515} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_0_} {CLK}
  ENDPT {rptr_empty/rptr_reg_0_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Recovery} {-0.232}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.700}
    {=} {Slack Time} {0.079}
  END_SLK_CLC
  SLK 0.079
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.204} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.204} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.640} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.655} {} {} {} 
    INST {FE_PHC218_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.123} {0.000} {0.074} {} {0.699} {0.778} {} {15} {(425.70, 551.71) (426.16, 552.32)} 
    NET {} {} {} {} {} {FE_PHN218_n_5} {} {0.001} {0.000} {0.074} {20.553} {0.700} {0.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.054} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.054} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.374} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.377} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.515} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_5_} {CLK}
  ENDPT {rptr_empty/rptr_reg_5_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.229}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.212} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.212} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.647} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.662} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.773} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.061} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.061} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.366} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.370} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.508} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.087} {85.461} {0.604} {0.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_3_} {CLK}
  ENDPT {rptr_empty/rptr_reg_3_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.229}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.212} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.212} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.647} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.662} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.773} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.061} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.061} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.366} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.370} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.508} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_4_} {CLK}
  ENDPT {rptr_empty/rptr_reg_4_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.229}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.212} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.212} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.647} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.662} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.773} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.061} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.061} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.366} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.370} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.508} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_2_} {CLK}
  ENDPT {rptr_empty/rptr_reg_2_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.229}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.212} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.212} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.647} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.662} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.773} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.061} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.061} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.366} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.370} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.508} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_5_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_5_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.229}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.687}
    {=} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.212} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.212} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.647} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.663} {} {} {} 
    INST {FE_OFC164_n_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.111} {0.000} {0.064} {} {0.687} {0.774} {} {9} {(421.30, 555.06) (420.84, 555.66)} 
    NET {} {} {} {} {} {FE_OFN115_n} {} {0.000} {0.000} {0.064} {11.778} {0.687} {0.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.061} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.061} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.366} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.369} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.507} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.054}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.207}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.113}
    {=} {Slack Time} {0.094}
  END_SLK_CLC
  SLK 0.094
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.120} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.120} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.532} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.532} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.649} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.658} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {0.917} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {0.918} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {0.983} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {0.988} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.080} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.003} {0.000} {0.086} {44.874} {0.989} {1.083} {} {} {} 
    INST {fifomem/FE_OFC188_FE_OFN56_wdata_6} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.105} {0.005} {0.082} {} {1.094} {1.188} {} {2} {(442.42, 700.37) (442.73, 699.76)} 
    NET {} {} {} {} {} {fifomem/FE_OFN131_FE_OFN56_wdata_6} {} {0.019} {0.001} {0.129} {10.437} {1.113} {1.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.069} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.069} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.358} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.362} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.500} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.539} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_7_} {CLK}
  ENDPT {rptr_empty/rptr_reg_7_} {RSTB} {SDFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.783}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.222} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.222} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.657} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.673} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.783} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.783} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.071} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.071} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.356} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_1_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_1_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.783}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.222} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.222} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.673} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.783} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.783} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.356} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rbin_reg_10_} {CLK}
  ENDPT {rptr_empty/rbin_reg_10_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.223} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.223} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.673} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.783} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.355} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {rptr_empty/rptr_reg_9_} {CLK}
  ENDPT {rptr_empty/rptr_reg_9_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.223} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.223} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.673} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.783} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.355} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_1_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_1_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.223} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.223} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.674} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.784} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.355} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_0_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_0_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.223} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.223} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.674} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.784} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.355} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_0_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_0_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.236}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.784}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.686}
    {=} {Slack Time} {0.097}
  END_SLK_CLC
  SLK 0.097
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.223} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.223} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.658} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.674} {} {} {} 
    INST {FE_OFC146_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.110} {0.000} {0.090} {} {0.686} {0.784} {} {8} {(425.70, 581.81) (426.01, 582.42)} 
    NET {} {} {} {} {} {FE_OFN104_n_5} {} {0.000} {0.000} {0.090} {10.054} {0.686} {0.784} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.072} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.072} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.355} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.359} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.497} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_10_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_10_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.781} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.493} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_7_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_7_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.781} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.493} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_10_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_10_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.781} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.493} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_7_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_7_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.101}
  END_SLK_CLC
  SLK 0.101
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.781} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.355} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.493} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_9_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_9_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.782} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.354} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.492} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_9_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_9_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Recovery} {-0.234}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.680}
    {=} {Slack Time} {0.102}
  END_SLK_CLC
  SLK 0.102
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.227} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.227} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.662} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.678} {} {} {} 
    INST {sync_w2r/FE_OFC145_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.103} {0.000} {0.082} {} {0.680} {0.782} {} {6} {(436.65, 579.98) (436.95, 579.38)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN106_n_5} {} {0.000} {0.000} {0.082} {8.381} {0.680} {0.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.076} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.076} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.351} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.354} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.492} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.505} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.216}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.112}
    {=} {Slack Time} {0.105}
  END_SLK_CLC
  SLK 0.105
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.130} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.130} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.542} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.542} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.659} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {0.927} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {0.928} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {0.993} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {0.999} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.090} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.003} {0.000} {0.086} {44.874} {0.989} {1.093} {} {} {} 
    INST {fifomem/FE_OFC188_FE_OFN56_wdata_6} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.105} {0.005} {0.082} {} {1.094} {1.198} {} {2} {(442.42, 700.37) (442.73, 699.76)} 
    NET {} {} {} {} {} {fifomem/FE_OFN131_FE_OFN56_wdata_6} {} {0.018} {0.001} {0.129} {10.437} {1.112} {1.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.079} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.079} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.348} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.351} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.490} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.538} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.055}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.218}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.108}
    {=} {Slack Time} {0.110}
  END_SLK_CLC
  SLK 0.110
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.136} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.136} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.548} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.548} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.665} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.674} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {0.933} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {0.933} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {0.999} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.004} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.096} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.000} {0.000} {0.086} {44.874} {0.986} {1.096} {} {} {} 
    INST {fifomem/FE_PHC216_FE_OFN57_wdata_6} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.104} {0.007} {0.077} {} {1.089} {1.200} {} {1} {(494.26, 581.81) (494.56, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_PHN216_FE_OFN57_wdata_6} {} {0.018} {0.001} {0.121} {9.593} {1.108} {1.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.085} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.085} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.342} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.346} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.484} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.532} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.205}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.093}
    {=} {Slack Time} {0.111}
  END_SLK_CLC
  SLK 0.111
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.137} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.137} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.549} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.549} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.666} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {0.921} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {0.921} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {0.985} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {0.990} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.064} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.003} {0.000} {0.071} {32.346} {0.956} {1.067} {} {} {} 
    INST {fifomem/FE_OFC187_FE_OFN78_wdata_4} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.115} {0.015} {0.085} {} {1.071} {1.182} {} {2} {(442.42, 698.85) (442.73, 699.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN130_FE_OFN78_wdata_4} {} {0.023} {0.004} {0.140} {11.043} {1.093} {1.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.086} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.086} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.341} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.345} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.483} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_2_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_2_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.228}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.654}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.245} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.245} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.680} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.696} {} {} {} 
    INST {sync_w2r/FE_OFC165_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.078} {0.000} {0.057} {} {0.654} {0.774} {} {2} {(420.69, 568.43) (420.38, 569.04)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN116_n} {} {0.000} {0.000} {0.057} {2.625} {0.654} {0.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.094} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.094} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.333} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.475} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {0.486} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq2_wptr_reg_3_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_3_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Recovery} {-0.228}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.654}
    {=} {Slack Time} {0.120}
  END_SLK_CLC
  SLK 0.120
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.245} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.245} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.680} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.016} {0.000} {0.210} {40.078} {0.576} {0.696} {} {} {} 
    INST {sync_w2r/FE_OFC165_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.078} {0.000} {0.057} {} {0.654} {0.774} {} {2} {(420.69, 568.43) (420.38, 569.04)} 
    NET {} {} {} {} {} {sync_w2r/FE_OFN116_n} {} {0.000} {0.000} {0.057} {2.625} {0.654} {0.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.094} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.094} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.333} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.337} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.475} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {0.486} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.050}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.213}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.092}
    {=} {Slack Time} {0.121}
  END_SLK_CLC
  SLK 0.121
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.147} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.147} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.559} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.559} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.676} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.685} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {0.931} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {0.931} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {0.995} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.000} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.074} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.003} {0.000} {0.071} {32.346} {0.956} {1.077} {} {} {} 
    INST {fifomem/FE_OFC187_FE_OFN78_wdata_4} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.115} {0.015} {0.085} {} {1.071} {1.192} {} {2} {(442.42, 698.85) (442.73, 699.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN130_FE_OFN78_wdata_4} {} {0.022} {0.004} {0.141} {11.043} {1.092} {1.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.096} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.096} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.331} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.335} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.473} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.522} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {sync_w2r/rq1_wptr_reg_5_} {CLK}
  ENDPT {sync_w2r/rq1_wptr_reg_5_} {RSTB} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {} {rrst_n} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Recovery} {-0.228}
    {+} {Phase Shift} {0.010}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.646}
    {=} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rrst_n} {^} {} {} {rrst_n} {} {} {} {0.025} {2505.912} {0.125} {0.251} {} {1} {(506.70, 36.00) } 
    NET {} {} {} {} {} {rrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.251} {} {} {} 
    INST {io_b_rrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.435} {0.000} {0.209} {} {0.561} {0.686} {} {8} {(506.70, 36.00) (503.25, 299.58)} 
    NET {} {} {} {} {} {n_5} {} {0.015} {0.000} {0.210} {40.078} {0.576} {0.701} {} {} {} 
    INST {sync_w2r/FE_PHC221_n_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.071} {0.000} {0.051} {} {0.646} {0.772} {} {1} {(428.29, 553.23) (428.59, 552.62)} 
    NET {} {} {} {} {} {sync_w2r/FE_PHN221_n_5} {} {0.000} {0.000} {0.051} {1.253} {0.646} {0.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.100} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.100} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.327} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.330} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.469} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.479} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.629}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.503}
    {=} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.151} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.151} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.578} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.582} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.720} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.214} {0.000} {0.041} {} {0.833} {0.959} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.041} {0.865} {0.833} {0.959} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.081} {0.000} {0.066} {} {0.915} {1.040} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.066} {8.114} {0.915} {1.041} {} {} {} 
    INST {fifomem/g283} {A} {^} {Y} {v} {} {INVX1_LVT} {0.032} {0.000} {0.045} {} {0.947} {1.073} {} {2} {(446.98, 565.09) (446.98, 565.70)} 
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.045} {1.808} {0.947} {1.073} {} {} {} 
    INST {fifomem/g275__1617} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.098} {0.000} {0.065} {} {1.045} {1.171} {} {2} {(448.81, 566.76) (449.26, 566.00)} 
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.065} {5.363} {1.045} {1.171} {} {} {} 
    INST {fifomem/g272__5526} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.135} {0.000} {0.162} {} {1.181} {1.306} {} {1} {(449.42, 550.19) (449.26, 550.34)} 
    NET {} {} {} {} {} {fifomem/n_29} {} {0.000} {0.000} {0.162} {3.981} {1.181} {1.307} {} {} {} 
    INST {fifomem/FE_OFC69_n_29} {A} {^} {Y} {^} {} {NBUFFX4_HVT} {0.285} {0.024} {0.139} {} {1.466} {1.592} {} {1} {(450.94, 511.58) (451.24, 512.19)} 
    NET {} {} {} {} {} {fifomem/FE_OFN69_n_29} {} {0.037} {0.005} {0.221} {15.339} {1.503} {1.629} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.100} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.100} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.327} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.330} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.468} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.189}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.062}
    {=} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.152} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.152} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.564} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.564} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.681} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.805} {0.931} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.931} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.033} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.035} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.161} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.028} {0.003} {0.139} {67.404} {1.062} {1.189} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.101} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.101} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.326} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.330} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.468} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.489} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.189}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.062}
    {=} {Slack Time} {0.127}
  END_SLK_CLC
  SLK 0.127
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.152} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.152} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.564} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.564} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.681} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.804} {0.931} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.932} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.033} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.035} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.162} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.028} {0.003} {0.139} {67.404} {1.062} {1.189} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.101} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.101} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.326} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.329} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.468} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.489} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.217}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.083}
    {=} {Slack Time} {0.134}
  END_SLK_CLC
  SLK 0.134
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.159} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.159} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.571} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.572} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.688} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.697} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {0.944} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {0.944} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.007} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.013} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.087} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.002} {0.000} {0.071} {32.346} {0.955} {1.089} {} {} {} 
    INST {fifomem/FE_PHC217_FE_OFN53_wdata_4} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.075} {} {1.059} {1.193} {} {3} {(467.81, 579.98) (468.26, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_PHN217_FE_OFN53_wdata_4} {} {0.024} {0.000} {0.134} {31.451} {1.083} {1.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.108} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.108} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.319} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.322} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.461} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.218}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.083}
    {=} {Slack Time} {0.135}
  END_SLK_CLC
  SLK 0.135
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.160} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.160} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.572} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.573} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.689} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.698} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {0.945} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {0.945} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.008} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.014} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.088} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.002} {0.000} {0.071} {32.346} {0.955} {1.090} {} {} {} 
    INST {fifomem/FE_PHC217_FE_OFN53_wdata_4} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.075} {} {1.059} {1.194} {} {3} {(467.81, 579.98) (468.26, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_PHN217_FE_OFN53_wdata_4} {} {0.024} {0.000} {0.134} {31.451} {1.083} {1.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.109} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.109} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.318} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.321} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.460} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.040}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.193}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.057}
    {=} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.161} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.161} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.573} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.574} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.690} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.699} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.946} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.947} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.010} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.015} {} {} {} 
    INST {fifomem/FE_OFC81_wdata_7} {A} {v} {Y} {^} {} {INVX4_RVT} {0.141} {0.028} {0.118} {} {1.020} {1.156} {} {4} {(489.70, 615.25) (489.70, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN59_wdata_7} {} {0.037} {0.007} {0.192} {23.110} {1.057} {1.193} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.110} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.110} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.317} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.320} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.459} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.497} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.213}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.078}
    {=} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.161} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.161} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.574} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.574} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.690} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.699} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {0.946} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {0.946} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.010} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.015} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.089} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.002} {0.000} {0.071} {32.346} {0.955} {1.091} {} {} {} 
    INST {fifomem/FE_PHC217_FE_OFN53_wdata_4} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.075} {} {1.059} {1.195} {} {3} {(467.81, 579.98) (468.26, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_PHN217_FE_OFN53_wdata_4} {} {0.018} {0.000} {0.139} {31.451} {1.078} {1.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.110} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.110} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.317} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.320} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.458} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.507} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.039}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.190}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.052}
    {=} {Slack Time} {0.138}
  END_SLK_CLC
  SLK 0.138
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.164} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.164} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.576} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.576} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.693} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.702} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.949} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.949} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.012} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.018} {} {} {} 
    INST {fifomem/FE_OFC81_wdata_7} {A} {v} {Y} {^} {} {INVX4_RVT} {0.141} {0.028} {0.118} {} {1.020} {1.159} {} {4} {(489.70, 615.25) (489.70, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN59_wdata_7} {} {0.032} {0.007} {0.197} {23.110} {1.052} {1.190} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.113} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.113} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.314} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.318} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.456} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.493} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.229}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.091}
    {=} {Slack Time} {0.139}
  END_SLK_CLC
  SLK 0.139
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.164} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.164} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.576} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.576} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.693} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.702} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {0.961} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {0.962} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {1.027} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.033} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.124} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.007} {0.000} {0.086} {44.874} {0.993} {1.131} {} {} {} 
    INST {fifomem/FE_OFC213_FE_OFN57_wdata_6} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.003} {0.057} {} {1.078} {1.217} {} {2} {(377.06, 439.54) (377.37, 438.93)} 
    NET {} {} {} {} {} {fifomem/FE_OFN147_FE_OFN57_wdata_6} {} {0.013} {0.000} {0.089} {5.858} {1.091} {1.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.113} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.113} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.314} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.317} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.456} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.230}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.091}
    {=} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.165} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.165} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.577} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.578} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.694} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.703} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {0.963} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {0.963} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {1.028} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.034} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.125} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.007} {0.000} {0.086} {44.874} {0.993} {1.132} {} {} {} 
    INST {fifomem/FE_OFC213_FE_OFN57_wdata_6} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.003} {0.057} {} {1.078} {1.218} {} {2} {(377.06, 439.54) (377.37, 438.93)} 
    NET {} {} {} {} {} {fifomem/FE_OFN147_FE_OFN57_wdata_6} {} {0.013} {0.000} {0.089} {5.858} {1.091} {1.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.114} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.114} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.313} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.316} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.455} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.205}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.065}
    {=} {Slack Time} {0.140}
  END_SLK_CLC
  SLK 0.140
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.166} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.166} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.578} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.578} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.695} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.703} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.805} {0.945} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.945} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.047} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.048} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.175} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.030} {0.003} {0.136} {67.404} {1.065} {1.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.115} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.115} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.312} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.316} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.454} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.493} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.203}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.060}
    {=} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.169} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.169} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.581} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.581} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.698} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.804} {0.948} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.948} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.050} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.051} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.178} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.025} {0.003} {0.141} {67.404} {1.060} {1.203} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.118} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.118} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.309} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.313} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.451} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.488} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.633}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.489}
    {=} {Slack Time} {0.144}
  END_SLK_CLC
  SLK 0.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.170} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.170} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.597} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.600} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.739} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.764} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.204} {0.000} {0.037} {} {0.823} {0.968} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.037} {0.857} {0.823} {0.968} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.080} {0.000} {0.052} {} {0.903} {1.047} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.052} {7.983} {0.903} {1.048} {} {} {} 
    INST {fifomem/g280__5122} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.215} {0.042} {0.234} {} {1.119} {1.263} {} {2} {(447.90, 564.78) (448.05, 564.63)} 
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.234} {6.175} {1.119} {1.263} {} {} {} 
    INST {fifomem/g268__5107} {A2} {^} {Y} {^} {} {OR2X2_RVT} {0.218} {0.000} {0.105} {} {1.337} {1.482} {} {1} {(448.05, 553.23) (448.35, 552.78)} 
    NET {} {} {} {} {} {fifomem/n_31} {} {0.001} {0.000} {0.105} {7.547} {1.339} {1.483} {} {} {} 
    INST {fifomem/FE_OFC71_n_31} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.125} {0.017} {0.093} {} {1.464} {1.608} {} {1} {(451.39, 469.63) (451.70, 469.02)} 
    NET {} {} {} {} {} {fifomem/FE_OFN71_n_31} {} {0.025} {0.004} {0.162} {11.988} {1.489} {1.633} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.119} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.119} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.308} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.312} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.450} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.471} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.039}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.202}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.056}
    {=} {Slack Time} {0.146}
  END_SLK_CLC
  SLK 0.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.171} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.171} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.583} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.583} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.700} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.709} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.956} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.956} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.020} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.025} {} {} {} 
    INST {fifomem/FE_OFC81_wdata_7} {A} {v} {Y} {^} {} {INVX4_RVT} {0.141} {0.028} {0.118} {} {1.020} {1.166} {} {4} {(489.70, 615.25) (489.70, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN59_wdata_7} {} {0.036} {0.007} {0.193} {23.110} {1.056} {1.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.120} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.120} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.307} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.310} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.449} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.498} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.038}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.201}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.055}
    {=} {Slack Time} {0.146}
  END_SLK_CLC
  SLK 0.146
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.172} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.172} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.584} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.584} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.701} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.710} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.957} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.957} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.020} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.026} {} {} {} 
    INST {fifomem/FE_OFC81_wdata_7} {A} {v} {Y} {^} {} {INVX4_RVT} {0.141} {0.028} {0.118} {} {1.020} {1.167} {} {4} {(489.70, 615.25) (489.70, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN59_wdata_7} {} {0.034} {0.007} {0.194} {23.110} {1.055} {1.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.121} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.121} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.306} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.310} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.448} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.496} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.214}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.064}
    {=} {Slack Time} {0.150}
  END_SLK_CLC
  SLK 0.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.175} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.175} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.588} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.588} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.704} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.713} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.805} {0.955} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.955} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.057} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.058} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.185} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.029} {0.003} {0.137} {67.404} {1.064} {1.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.125} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.125} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.302} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.306} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.444} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.493} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.216}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.066}
    {=} {Slack Time} {0.150}
  END_SLK_CLC
  SLK 0.150
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.176} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.176} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.588} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.588} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.705} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.713} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.805} {0.955} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.955} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.057} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.059} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.185} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.031} {0.003} {0.136} {67.404} {1.066} {1.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.125} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.125} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.302} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.306} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.444} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.214}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.062}
    {=} {Slack Time} {0.151}
  END_SLK_CLC
  SLK 0.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.177} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.177} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.589} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.589} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.706} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.804} {0.956} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.956} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.058} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.060} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.186} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.027} {0.003} {0.139} {67.404} {1.062} {1.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.126} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.126} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.301} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.443} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.491} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_3_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.217}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.066}
    {=} {Slack Time} {0.151}
  END_SLK_CLC
  SLK 0.151
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.177} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.177} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.589} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.589} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.706} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.082} {} {0.804} {0.956} {} {1} {(689.88, 554.30) (686.84, 555.66)} 
    NET {} {} {} {} {} {wdata_3_} {} {0.001} {0.000} {0.082} {5.039} {0.805} {0.956} {} {} {} 
    INST {fifomem/FE_OFC183_wdata_3} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.102} {0.000} {0.085} {} {0.907} {1.058} {} {1} {(632.88, 555.06) (633.18, 555.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN126_wdata_3} {} {0.001} {0.000} {0.085} {11.144} {0.908} {1.060} {} {} {} 
    INST {fifomem/FE_OFC89_wdata_3} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.127} {0.011} {0.081} {} {1.035} {1.186} {} {8} {(525.42, 556.58) (524.81, 555.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN50_wdata_3} {} {0.031} {0.003} {0.136} {67.404} {1.066} {1.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.126} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.126} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.301} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.305} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.443} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_7_} {CLK}
  ENDPT {rptr_empty/rptr_reg_7_} {SI} {SDFFARX1_RVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.258}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.338}
    {=} {Slack Time} {0.160}
  END_SLK_CLC
  SLK 0.160
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.186} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.186} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.613} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.755} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.764} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {0.932} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {0.932} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {0.974} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {0.974} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.088} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.088} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.164} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.164} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.224} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.224} {} {} {} 
    INST {rptr_empty/g3636__6131} {A2} {^} {Y} {^} {} {OR3X1_LVT} {0.107} {0.000} {0.054} {} {1.170} {1.331} {} {1} {(407.01, 583.48) (407.46, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/n_63} {} {0.000} {0.000} {0.054} {2.281} {1.170} {1.331} {} {} {} 
    INST {rptr_empty/g3619__4319} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.143} {0.000} {0.071} {} {1.313} {1.473} {} {5} {(409.29, 586.52) (410.50, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_8_} {} {0.000} {0.000} {0.071} {6.974} {1.313} {1.473} {} {} {} 
    INST {rptr_empty/g3616} {A} {^} {Y} {v} {} {INVX0_LVT} {0.025} {0.000} {0.040} {} {1.338} {1.498} {} {1} {(421.30, 579.98) (421.14, 579.68)} 
    NET {} {} {} {} {} {rptr_empty/n_72} {} {0.000} {0.000} {0.040} {0.729} {1.338} {1.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.135} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.135} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.292} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.296} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.434} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.446} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.065}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.201}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.039}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.187} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.187} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.599} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.599} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.716} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.972} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.972} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.036} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.041} {} {} {} 
    INST {fifomem/FE_OFC190_FE_OFN60_wdata_7} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.092} {0.000} {0.047} {} {0.972} {1.133} {} {1} {(490.76, 579.98) (491.06, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN133_FE_OFN60_wdata_7} {} {0.000} {0.000} {0.047} {5.497} {0.972} {1.133} {} {} {} 
    INST {fifomem/FE_OFC82_wdata_7} {A} {v} {Y} {^} {} {INVX8_LVT} {0.051} {0.000} {0.053} {} {1.023} {1.185} {} {4} {(490.15, 579.98) (490.15, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN77_wdata_7} {} {0.016} {0.000} {0.094} {27.148} {1.039} {1.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.136} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.136} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.291} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.294} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.433} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.065}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.201}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.040}
    {=} {Slack Time} {0.162}
  END_SLK_CLC
  SLK 0.162
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.187} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.187} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.599} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.599} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.716} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.725} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.972} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.973} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.036} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.041} {} {} {} 
    INST {fifomem/FE_OFC190_FE_OFN60_wdata_7} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.092} {0.000} {0.047} {} {0.972} {1.134} {} {1} {(490.76, 579.98) (491.06, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN133_FE_OFN60_wdata_7} {} {0.000} {0.000} {0.047} {5.497} {0.972} {1.134} {} {} {} 
    INST {fifomem/FE_OFC82_wdata_7} {A} {v} {Y} {^} {} {INVX8_LVT} {0.051} {0.000} {0.053} {} {1.023} {1.185} {} {4} {(490.15, 579.98) (490.15, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN77_wdata_7} {} {0.017} {0.000} {0.094} {27.148} {1.040} {1.201} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.136} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.136} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.291} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.294} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.433} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.058}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.194}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.029}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.191} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.191} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.603} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.603} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.720} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.930} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.930} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {0.986} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {0.986} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.024} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.025} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.082} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.085} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.181} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.013} {0.001} {0.118} {58.487} {1.029} {1.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.140} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.140} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.287} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.429} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.450} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.058}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.194}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.029}
    {=} {Slack Time} {0.165}
  END_SLK_CLC
  SLK 0.165
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.191} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.191} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.603} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.603} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.720} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.930} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.930} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {0.987} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {0.987} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.024} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.025} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.083} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.085} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.181} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.013} {0.001} {0.118} {58.487} {1.029} {1.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.140} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.140} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.287} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.291} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.429} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.450} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.061}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.214}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.044}
    {=} {Slack Time} {0.169}
  END_SLK_CLC
  SLK 0.169
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.194} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.194} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.607} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.607} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.723} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.727} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.934} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.934} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {0.990} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {0.990} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.028} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.028} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.086} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.089} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.185} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.029} {0.001} {0.106} {58.487} {1.044} {1.214} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.144} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.144} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.283} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.287} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.425} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.464} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.211}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.040}
    {=} {Slack Time} {0.171}
  END_SLK_CLC
  SLK 0.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.196} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.196} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.609} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.609} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.725} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.729} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.936} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.936} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {0.992} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {0.992} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.029} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.030} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.088} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.091} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.186} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.025} {0.001} {0.110} {58.487} {1.040} {1.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.145} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.145} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.282} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.285} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.423} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.061}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.196}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.024}
    {=} {Slack Time} {0.172}
  END_SLK_CLC
  SLK 0.172
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.198} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.198} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.610} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.610} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.727} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.975} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.976} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.061} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.061} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.112} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.002} {0.000} {0.063} {18.419} {0.942} {1.115} {} {} {} 
    INST {fifomem/FE_OFC88_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.061} {0.000} {0.063} {} {1.003} {1.176} {} {5} {(498.66, 613.42) (498.66, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN79_wdata_5} {} {0.020} {0.000} {0.111} {30.269} {1.024} {1.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.147} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.147} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.280} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.284} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.422} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.061}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.196}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.024}
    {=} {Slack Time} {0.173}
  END_SLK_CLC
  SLK 0.173
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.198} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.198} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.610} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.610} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.727} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.975} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.976} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.061} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.062} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.112} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.002} {0.000} {0.063} {18.419} {0.942} {1.115} {} {} {} 
    INST {fifomem/FE_OFC88_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.061} {0.000} {0.063} {} {1.003} {1.176} {} {5} {(498.66, 613.42) (498.66, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN79_wdata_5} {} {0.020} {0.000} {0.111} {30.269} {1.024} {1.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.147} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.147} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.280} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.422} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.443} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.196}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.018}
    {=} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.203} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.203} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.616} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.616} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.732} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.981} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.804} {0.981} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {1.078} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {1.079} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.180} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.016} {0.000} {0.112} {24.958} {1.018} {1.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.153} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.153} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.275} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.416} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.196}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.018}
    {=} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.204} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.204} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.616} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.616} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.733} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {0.981} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.804} {0.982} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {1.079} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {1.080} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.180} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.016} {0.000} {0.112} {24.958} {1.018} {1.196} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.153} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.153} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.274} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.416} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.059}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.223}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.044}
    {=} {Slack Time} {0.179}
  END_SLK_CLC
  SLK 0.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.204} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.204} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.616} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.733} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.737} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.943} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.943} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {1.000} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {1.000} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.037} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.038} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.096} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.099} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.194} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.028} {0.001} {0.106} {58.487} {1.044} {1.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.153} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.153} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.274} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.416} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.464} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.188}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.009}
    {=} {Slack Time} {0.179}
  END_SLK_CLC
  SLK 0.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.204} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.204} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.617} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.733} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {1.002} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {1.002} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {1.068} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.073} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.165} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.024} {0.001} {0.142} {44.874} {1.009} {1.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.154} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.154} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.273} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.415} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.437} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.188}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.009}
    {=} {Slack Time} {0.179}
  END_SLK_CLC
  SLK 0.179
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.204} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.204} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.617} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.733} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.743} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {1.002} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {1.002} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {1.068} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.073} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.165} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.024} {0.001} {0.142} {44.874} {1.009} {1.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.154} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.154} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.273} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.277} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.415} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.437} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.059}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.222}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.042}
    {=} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.205} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.205} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.617} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.617} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.734} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.738} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.944} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.944} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {1.001} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {1.001} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.038} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.039} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.097} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.100} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.195} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.027} {0.001} {0.108} {58.487} {1.042} {1.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.154} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.154} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.273} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.415} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.463} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.217}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.032}
    {=} {Slack Time} {0.185}
  END_SLK_CLC
  SLK 0.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.210} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.210} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.622} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.623} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.739} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.748} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.988} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.988} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.073} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.074} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.125} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.003} {0.000} {0.063} {18.419} {0.942} {1.127} {} {} {} 
    INST {fifomem/FE_OFC87_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.069} {0.013} {0.056} {} {1.012} {1.196} {} {3} {(499.42, 615.25) (499.42, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN54_wdata_5} {} {0.021} {0.003} {0.094} {24.161} {1.032} {1.217} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.159} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.159} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.268} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.271} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.410} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.229}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.042}
    {=} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.212} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.212} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.624} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.624} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.741} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.750} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.997} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.997} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.061} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.066} {} {} {} 
    INST {fifomem/FE_OFC190_FE_OFN60_wdata_7} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.092} {0.000} {0.047} {} {0.972} {1.158} {} {1} {(490.76, 579.98) (491.06, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN133_FE_OFN60_wdata_7} {} {0.000} {0.000} {0.047} {5.497} {0.972} {1.158} {} {} {} 
    INST {fifomem/FE_OFC82_wdata_7} {A} {v} {Y} {^} {} {INVX8_LVT} {0.051} {0.000} {0.053} {} {1.023} {1.209} {} {4} {(490.15, 579.98) (490.15, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN77_wdata_7} {} {0.019} {0.000} {0.091} {27.148} {1.042} {1.229} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.161} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.161} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.266} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.270} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.408} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.459} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[7]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_7_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.063}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.230}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.042}
    {=} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.213} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.213} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.625} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.625} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.742} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.247} {0.008} {0.079} {} {0.811} {0.998} {} {1} {(688.51, 614.49) (685.47, 615.86)} 
    NET {} {} {} {} {} {wdata_7_} {} {0.000} {0.000} {0.079} {4.693} {0.811} {0.998} {} {} {} 
    INST {fifomem/FE_OFC80_wdata_7} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.080} {} {0.874} {1.062} {} {2} {(664.80, 615.25) (664.80, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN60_wdata_7} {} {0.006} {0.000} {0.081} {24.288} {0.880} {1.067} {} {} {} 
    INST {fifomem/FE_OFC190_FE_OFN60_wdata_7} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.092} {0.000} {0.047} {} {0.972} {1.159} {} {1} {(490.76, 579.98) (491.06, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN133_FE_OFN60_wdata_7} {} {0.000} {0.000} {0.047} {5.497} {0.972} {1.159} {} {} {} 
    INST {fifomem/FE_OFC82_wdata_7} {A} {v} {Y} {^} {} {INVX8_LVT} {0.051} {0.000} {0.053} {} {1.023} {1.211} {} {4} {(490.15, 579.98) (490.15, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN77_wdata_7} {} {0.019} {0.000} {0.091} {27.148} {1.042} {1.230} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.162} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.162} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.265} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.407} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.459} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102
PATH 103
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.057}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.222}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.031}
    {=} {Slack Time} {0.190}
  END_SLK_CLC
  SLK 0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.216} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.216} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.628} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.628} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.745} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.749} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.955} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.955} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {1.011} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {1.011} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.049} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.050} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.107} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.110} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.206} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.016} {0.001} {0.116} {58.487} {1.031} {1.222} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.165} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.165} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.262} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.404} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.455} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 103
PATH 104
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_1_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.056}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.223}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.031}
    {=} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.217} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.217} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.629} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.629} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.746} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {32.031} {0.558} {0.750} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.206} {0.000} {0.041} {} {0.765} {0.956} {} {1} {(690.94, 397.13) (687.90, 398.50)} 
    NET {} {} {} {} {} {wdata_1_} {} {0.000} {0.000} {0.041} {0.918} {0.765} {0.956} {} {} {} 
    INST {fifomem/FE_PHC219_wdata_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.056} {0.000} {0.031} {} {0.821} {1.012} {} {1} {(689.12, 396.06) (689.42, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_PHN219_wdata_1} {} {0.000} {0.000} {0.031} {1.727} {0.821} {1.012} {} {} {} 
    INST {fifomem/FE_OFC180_wdata_1} {A} {^} {Y} {v} {} {INVX2_LVT} {0.038} {0.000} {0.043} {} {0.859} {1.050} {} {1} {(688.21, 396.06) (688.21, 395.46)} 
    NET {} {} {} {} {} {fifomem/FE_OFN123_wdata_1} {} {0.001} {0.000} {0.043} {7.127} {0.859} {1.051} {} {} {} 
    INST {fifomem/FE_OFC181_wdata_1} {A} {v} {Y} {^} {} {INVX4_LVT} {0.058} {0.000} {0.061} {} {0.917} {1.108} {} {1} {(635.77, 397.89) (635.77, 398.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN124_wdata_1} {} {0.003} {0.000} {0.061} {17.295} {0.920} {1.111} {} {} {} 
    INST {fifomem/FE_OFC95_wdata_1} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.095} {0.003} {0.054} {} {1.015} {1.207} {} {8} {(530.89, 441.36) (529.98, 441.97)} 
    NET {} {} {} {} {} {fifomem/FE_OFN46_wdata_1} {} {0.016} {0.001} {0.116} {58.487} {1.031} {1.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.166} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.166} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.261} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.403} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.455} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 104
PATH 105
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_7_} {CLK}
  ENDPT {rptr_empty/rptr_reg_7_} {D} {SDFFARX1_RVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.270}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.487}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.296}
    {=} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.217} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.217} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.644} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.647} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.785} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.795} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {0.963} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {0.963} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.004} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.004} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.118} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.118} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.195} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.195} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.255} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.255} {} {} {} 
    INST {rptr_empty/g3636__6131} {A2} {^} {Y} {^} {} {OR3X1_LVT} {0.107} {0.000} {0.054} {} {1.170} {1.361} {} {1} {(407.01, 583.48) (407.46, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/n_63} {} {0.000} {0.000} {0.054} {2.281} {1.170} {1.361} {} {} {} 
    INST {rptr_empty/g3619__4319} {A1} {^} {Y} {v} {} {XNOR2X2_LVT} {0.125} {0.000} {0.065} {} {1.295} {1.487} {} {5} {(409.29, 586.52) (410.50, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_8_} {} {0.000} {0.000} {0.065} {6.893} {1.296} {1.487} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.166} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.166} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.261} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.403} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.415} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 105
PATH 106
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.057}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.209}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.016}
    {=} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.218} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.218} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.630} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.630} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.747} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.995} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.996} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.081} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.082} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.132} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.002} {0.000} {0.063} {18.419} {0.942} {1.135} {} {} {} 
    INST {fifomem/FE_OFC88_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.061} {0.000} {0.063} {} {1.003} {1.196} {} {5} {(498.66, 613.42) (498.66, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN79_wdata_5} {} {0.013} {0.000} {0.117} {30.269} {1.016} {1.209} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.167} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.167} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.260} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.402} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.439} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 106
PATH 107
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.063}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.226}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.031}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.220} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.220} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.632} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.632} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.749} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.758} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.997} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.998} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.083} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.084} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.135} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.003} {0.000} {0.063} {18.419} {0.942} {1.137} {} {} {} 
    INST {fifomem/FE_OFC87_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.069} {0.013} {0.056} {} {1.012} {1.206} {} {3} {(499.42, 615.25) (499.42, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN54_wdata_5} {} {0.020} {0.003} {0.095} {24.161} {1.031} {1.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.169} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.169} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.258} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.261} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.400} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 107
PATH 108
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.062}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.225}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.029}
    {=} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.221} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.221} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.633} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.634} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.750} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.759} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {0.999} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {0.999} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.084} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.085} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.136} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.003} {0.000} {0.063} {18.419} {0.942} {1.138} {} {} {} 
    INST {fifomem/FE_OFC87_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.069} {0.013} {0.056} {} {1.012} {1.207} {} {3} {(499.42, 615.25) (499.42, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN54_wdata_5} {} {0.018} {0.003} {0.097} {24.161} {1.029} {1.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.170} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.170} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.257} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.260} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.399} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.447} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 108
PATH 109
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.050}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.202}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.005}
    {=} {Slack Time} {0.197}
  END_SLK_CLC
  SLK 0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.222} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.222} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.635} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.751} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.761} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.259} {0.012} {0.091} {} {0.823} {1.020} {} {1} {(693.98, 614.49) (690.94, 615.86)} 
    NET {} {} {} {} {} {wdata_6_} {} {0.000} {0.000} {0.091} {5.782} {0.823} {1.020} {} {} {} 
    INST {fifomem/FE_OFC77_wdata_6} {A} {^} {Y} {v} {} {INVX4_LVT} {0.065} {0.000} {0.085} {} {0.888} {1.086} {} {1} {(657.66, 615.25) (657.66, 615.86)} 
    NET {} {} {} {} {} {fifomem/FE_OFN58_wdata_6} {} {0.006} {0.000} {0.085} {24.493} {0.894} {1.091} {} {} {} 
    INST {fifomem/FE_OFC79_wdata_6} {A} {v} {Y} {^} {} {INVX8_LVT} {0.092} {0.005} {0.086} {} {0.986} {1.183} {} {6} {(493.65, 581.81) (493.65, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN57_wdata_6} {} {0.019} {0.001} {0.146} {44.874} {1.005} {1.202} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.172} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.172} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.255} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.259} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.397} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 109
PATH 110
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.059}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.224}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.027}
    {=} {Slack Time} {0.197}
  END_SLK_CLC
  SLK 0.197
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.222} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.222} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.635} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.635} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.751} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.761} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {1.000} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {1.000} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.085} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.086} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.137} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.002} {0.000} {0.063} {18.419} {0.942} {1.139} {} {} {} 
    INST {fifomem/FE_OFC88_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.061} {0.000} {0.063} {} {1.003} {1.200} {} {5} {(498.66, 613.42) (498.66, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN79_wdata_5} {} {0.023} {0.000} {0.108} {30.269} {1.027} {1.224} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.172} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.172} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.255} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.259} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.397} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 110
PATH 111
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_5_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.059}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.225}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.027}
    {=} {Slack Time} {0.198}
  END_SLK_CLC
  SLK 0.198
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.224} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.224} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.636} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.636} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.753} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.563} {0.762} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.239} {0.000} {0.079} {} {0.803} {1.001} {} {1} {(689.42, 617.83) (686.38, 619.20)} 
    NET {} {} {} {} {} {wdata_5_} {} {0.000} {0.000} {0.079} {4.748} {0.803} {1.001} {} {} {} 
    INST {fifomem/FE_OFC184_wdata_5} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.085} {0.000} {0.061} {} {0.888} {1.087} {} {1} {(638.05, 618.59) (638.35, 619.20)} 
    NET {} {} {} {} {} {fifomem/FE_OFN127_wdata_5} {} {0.001} {0.000} {0.061} {6.827} {0.889} {1.087} {} {} {} 
    INST {fifomem/FE_OFC86_wdata_5} {A} {^} {Y} {v} {} {INVX4_LVT} {0.051} {0.000} {0.063} {} {0.940} {1.138} {} {2} {(589.26, 616.77) (589.26, 616.16)} 
    NET {} {} {} {} {} {fifomem/FE_OFN55_wdata_5} {} {0.002} {0.000} {0.063} {18.419} {0.942} {1.141} {} {} {} 
    INST {fifomem/FE_OFC88_wdata_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.061} {0.000} {0.063} {} {1.003} {1.202} {} {5} {(498.66, 613.42) (498.66, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN79_wdata_5} {} {0.023} {0.000} {0.108} {30.269} {1.027} {1.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.173} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.173} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.254} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.396} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.448} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 111
PATH 112
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.058}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.223}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.021}
    {=} {Slack Time} {0.203}
  END_SLK_CLC
  SLK 0.203
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.228} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.228} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.641} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.641} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.757} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.764} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {1.006} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.804} {1.006} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {1.103} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {1.104} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.205} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.019} {0.000} {0.109} {24.958} {1.021} {1.223} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.177} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.177} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.250} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.253} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.391} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.442} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 112
PATH 113
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_2_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.058}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.225}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.021}
    {=} {Slack Time} {0.204}
  END_SLK_CLC
  SLK 0.204
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.229} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.229} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.642} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.642} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.758} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {32.031} {0.561} {0.765} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.242} {0.000} {0.083} {} {0.803} {1.007} {} {1} {(690.34, 477.08) (687.30, 475.71)} 
    NET {} {} {} {} {} {wdata_2_} {} {0.001} {0.000} {0.083} {5.071} {0.803} {1.007} {} {} {} 
    INST {fifomem/FE_OFC182_wdata_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.097} {0.000} {0.078} {} {0.900} {1.104} {} {1} {(633.03, 476.32) (633.34, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN125_wdata_2} {} {0.001} {0.000} {0.078} {10.033} {0.901} {1.105} {} {} {} 
    INST {fifomem/FE_OFC48_wdata_2} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.100} {0.000} {0.065} {} {1.002} {1.206} {} {5} {(525.26, 476.32) (524.81, 475.71)} 
    NET {} {} {} {} {} {fifomem/FE_OFN48_wdata_2} {} {0.019} {0.000} {0.109} {24.958} {1.021} {1.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.179} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.179} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.249} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.252} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.390} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.442} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 113
PATH 114
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.225}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.020}
    {=} {Slack Time} {0.205}
  END_SLK_CLC
  SLK 0.205
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.231} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.231} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.643} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.643} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.760} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.760} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {0.978} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {0.978} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.102} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.021} {0.000} {0.072} {55.363} {0.918} {1.124} {} {} {} 
    INST {fifomem/FE_OFC44_wdata_0} {A} {v} {Y} {^} {} {INVX4_RVT} {0.085} {0.007} {0.068} {} {1.003} {1.209} {} {2} {(376.46, 376.00) (376.46, 375.39)} 
    NET {} {} {} {} {} {fifomem/FE_OFN44_wdata_0} {} {0.016} {0.001} {0.104} {11.011} {1.020} {1.225} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.180} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.180} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.247} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.251} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.389} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.440} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 114
PATH 115
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.226}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.020}
    {=} {Slack Time} {0.206}
  END_SLK_CLC
  SLK 0.206
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.232} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.232} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.644} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.644} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.761} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.761} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {0.979} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {0.979} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.104} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.021} {0.000} {0.072} {55.363} {0.918} {1.125} {} {} {} 
    INST {fifomem/FE_OFC44_wdata_0} {A} {v} {Y} {^} {} {INVX4_RVT} {0.085} {0.007} {0.068} {} {1.003} {1.210} {} {2} {(376.46, 376.00) (376.46, 375.39)} 
    NET {} {} {} {} {} {fifomem/FE_OFN44_wdata_0} {} {0.016} {0.001} {0.104} {11.011} {1.020} {1.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.181} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.181} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.246} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.250} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.388} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.440} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 115
PATH 116
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_7_} {CLK}
  ENDPT {wptr_full/wptr_reg_7_} {SI} {SDFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.179}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.551}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.332}
    {=} {Slack Time} {0.219}
  END_SLK_CLC
  SLK 0.219
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.244} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.244} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.671} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.675} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.813} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.839} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.008} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.008} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.084} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.084} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.140} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.140} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.227} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.227} {} {} {} 
    INST {wptr_full/g3686__6417} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.057} {0.000} {0.124} {} {1.065} {1.283} {} {1} {(450.48, 570.10) (450.02, 570.26)} 
    NET {} {} {} {} {} {wptr_full/n_62} {} {0.000} {0.000} {0.124} {0.852} {1.065} {1.283} {} {} {} 
    INST {wptr_full/FE_OCPC209_n_62} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.102} {0.000} {0.050} {} {1.167} {1.386} {} {3} {(450.33, 571.78) (450.63, 572.38)} 
    NET {} {} {} {} {} {wptr_full/FE_OCPN144_n_62} {} {0.000} {0.000} {0.050} {3.817} {1.167} {1.386} {} {} {} 
    INST {wptr_full/g62} {A2} {v} {Y} {^} {} {OAI22X2_LVT} {0.135} {0.000} {0.043} {} {1.303} {1.521} {} {4} {(444.40, 571.02) (443.49, 571.32)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_8_} {} {0.000} {0.000} {0.043} {4.141} {1.303} {1.521} {} {} {} 
    INST {wptr_full/g61} {A} {^} {Y} {v} {} {INVX0_LVT} {0.030} {0.002} {0.034} {} {1.332} {1.551} {} {1} {(438.62, 566.61) (438.47, 566.30)} 
    NET {} {} {} {} {} {wptr_full/n_93} {} {0.000} {0.000} {0.034} {1.077} {1.332} {1.551} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.193} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.193} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.234} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.237} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.376} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 116
PATH 117
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_9_} {CLK}
  ENDPT {rptr_empty/rptr_reg_9_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.109}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.648}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.427}
    {=} {Slack Time} {0.221}
  END_SLK_CLC
  SLK 0.221
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.246} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.246} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.673} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.677} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.815} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.825} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.146} {0.000} {0.056} {} {0.749} {0.970} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.056} {1.577} {0.749} {0.970} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {v} {Y} {^} {} {INVX2_LVT} {0.060} {0.000} {0.056} {} {0.809} {1.030} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.056} {6.411} {0.809} {1.030} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {^} {Y} {^} {} {AND2X2_LVT} {0.104} {0.000} {0.071} {} {0.914} {1.134} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.071} {7.801} {0.914} {1.134} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {^} {Y} {^} {} {AND2X1_LVT} {0.061} {0.000} {0.034} {} {0.975} {1.196} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.034} {0.857} {0.975} {1.196} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {^} {Y} {v} {} {NAND3X0_LVT} {0.067} {0.000} {0.090} {} {1.042} {1.263} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.090} {1.951} {1.042} {1.263} {} {} {} 
    INST {rptr_empty/g3643} {A} {v} {Y} {^} {} {INVX1_LVT} {0.064} {0.000} {0.059} {} {1.106} {1.327} {} {2} {(408.68, 585.15) (408.68, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_57} {} {0.000} {0.000} {0.059} {1.890} {1.106} {1.327} {} {} {} 
    INST {rptr_empty/g3635__7098} {A1} {^} {Y} {^} {} {AND2X1_LVT} {0.078} {0.000} {0.054} {} {1.184} {1.405} {} {2} {(413.39, 585.00) (413.85, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_67} {} {0.000} {0.000} {0.054} {2.982} {1.184} {1.405} {} {} {} 
    INST {rptr_empty/g3690__11} {B0} {^} {SO} {v} {} {HADDX1_LVT} {0.145} {0.000} {0.073} {} {1.329} {1.550} {} {3} {(419.78, 585.30) (420.84, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_9_} {} {0.000} {0.000} {0.073} {4.712} {1.329} {1.550} {} {} {} 
    INST {rptr_empty/g3606__3} {A3} {v} {Y} {^} {} {XOR3X2_LVT} {0.098} {0.000} {0.049} {} {1.427} {1.648} {} {1} {(423.73, 587.43) (424.18, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_9_} {} {0.000} {0.000} {0.049} {0.753} {1.427} {1.648} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.195} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.195} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.232} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.235} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.373} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.386} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 117
PATH 118
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.063}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.199}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.973}
    {=} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.252} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.252} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.664} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.664} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.781} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.781} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {0.998} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {0.999} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.123} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.142} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.181} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.018} {0.000} {0.101} {42.541} {0.973} {1.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.201} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.201} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.226} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.230} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.368} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 118
PATH 119
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.063}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.199}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.973}
    {=} {Slack Time} {0.226}
  END_SLK_CLC
  SLK 0.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.252} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.252} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.664} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.664} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.781} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.781} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {0.999} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {0.999} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.124} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.142} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.181} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.018} {0.000} {0.101} {42.541} {0.973} {1.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.201} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.201} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.226} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.230} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.368} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.390} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 119
PATH 120
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_8_} {CLK}
  ENDPT {rptr_empty/rptr_reg_8_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.118}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.638}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.411}
    {=} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.252} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.252} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.679} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.683} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.821} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.831} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {0.998} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {0.998} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.040} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.040} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.154} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.154} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.230} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.230} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.290} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.290} {} {} {} 
    INST {rptr_empty/g3636__6131} {A2} {^} {Y} {^} {} {OR3X1_LVT} {0.107} {0.000} {0.054} {} {1.170} {1.397} {} {1} {(407.01, 583.48) (407.46, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/n_63} {} {0.000} {0.000} {0.054} {2.281} {1.170} {1.397} {} {} {} 
    INST {rptr_empty/g3619__4319} {A1} {^} {Y} {v} {} {XNOR2X2_LVT} {0.125} {0.000} {0.065} {} {1.295} {1.522} {} {5} {(409.29, 586.52) (410.50, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_8_} {} {0.000} {0.000} {0.065} {6.893} {1.296} {1.522} {} {} {} 
    INST {rptr_empty/g3607__7} {A3} {v} {Y} {^} {} {XOR3X2_LVT} {0.115} {0.000} {0.068} {} {1.411} {1.637} {} {2} {(422.06, 584.09) (422.51, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_8_} {} {0.000} {0.000} {0.068} {4.263} {1.411} {1.638} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.201} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.201} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.226} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.229} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.367} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.379} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 120
PATH 121
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.061}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.197}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.969}
    {=} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.253} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.253} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.666} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.666} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.782} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {1.038} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {1.038} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.102} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.107} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.181} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.016} {0.000} {0.109} {32.346} {0.969} {1.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.203} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.203} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.224} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.228} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.366} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 121
PATH 122
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.061}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.197}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.969}
    {=} {Slack Time} {0.228}
  END_SLK_CLC
  SLK 0.228
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.254} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.254} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.666} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.666} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.783} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {1.038} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {1.038} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.102} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.107} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.181} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.016} {0.000} {0.109} {32.346} {0.969} {1.197} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.203} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.203} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.224} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.228} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.366} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 122
PATH 123
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.065}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.218}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.986}
    {=} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.258} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.258} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.670} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.670} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.787} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.787} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {1.005} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {1.005} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.129} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.148} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.187} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.031} {0.000} {0.090} {42.541} {0.986} {1.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.207} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.207} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.220} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.224} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.362} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 123
PATH 124
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.216}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.982}
    {=} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.259} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.259} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.672} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.672} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.788} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.789} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {1.006} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {1.006} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.131} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.150} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.189} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.027} {0.000} {0.094} {42.541} {0.982} {1.216} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.209} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.209} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.219} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.222} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.360} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.398} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 124
PATH 125
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_1_} {CLK}
  ENDPT {wdata_reg_1_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.558}
    {-} {Recovery} {-0.154}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.233}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.998}
    {=} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.260} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.260} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.671} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.671} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {0.901} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {0.902} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.103} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.009} {0.000} {0.163} {118.328} {0.878} {1.112} {} {} {} 
    INST {FE_PHC222_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.117} {0.000} {0.071} {} {0.994} {1.229} {} {3} {(737.76, 309.12) (738.22, 308.51)} 
    NET {} {} {} {} {} {FE_PHN222_io_b_wrst_n_net} {} {0.004} {0.000} {0.071} {22.152} {0.998} {1.233} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.209} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.209} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.203} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.203} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.320} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {30.490} {0.558} {0.324} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 125
PATH 126
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_2_} {CLK}
  ENDPT {wdata_reg_2_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.561}
    {-} {Recovery} {-0.155}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.236}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.999}
    {=} {Slack Time} {0.237}
  END_SLK_CLC
  SLK 0.237
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.262} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.262} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.673} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.673} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {0.903} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {0.904} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.106} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.009} {0.000} {0.163} {118.328} {0.878} {1.115} {} {} {} 
    INST {FE_PHC222_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.117} {0.000} {0.071} {} {0.994} {1.231} {} {3} {(737.76, 309.12) (738.22, 308.51)} 
    NET {} {} {} {} {} {FE_PHN222_io_b_wrst_n_net} {} {0.004} {0.000} {0.071} {22.152} {0.999} {1.236} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.212} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.212} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.201} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.201} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.317} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {30.490} {0.561} {0.324} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 126
PATH 127
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_5_} {CLK}
  ENDPT {rptr_empty/rptr_reg_5_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.119}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.635}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.397}
    {=} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.263} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.263} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.690} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.694} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.832} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {0.844} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.013} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.013} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.061} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.061} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.181} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.181} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.257} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.257} {} {} {} 
    INST {rptr_empty/g76} {A3} {v} {Y} {^} {} {NAND3X2_LVT} {0.139} {0.000} {0.044} {} {1.158} {1.395} {} {2} {(409.59, 571.78) (410.66, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/n_156} {} {0.000} {0.000} {0.044} {3.317} {1.158} {1.395} {} {} {} 
    INST {rptr_empty/g3621__5526} {A1} {^} {Y} {v} {} {XNOR2X2_LVT} {0.104} {0.000} {0.048} {} {1.262} {1.500} {} {3} {(411.26, 566.46) (412.48, 566.00)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_6_} {} {0.000} {0.000} {0.048} {2.857} {1.262} {1.500} {} {} {} 
    INST {rptr_empty/FE_RC_11_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.041} {0.000} {0.036} {} {1.303} {1.541} {} {1} {(412.18, 565.09) (412.18, 565.70)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_5_0} {} {0.000} {0.000} {0.036} {1.210} {1.303} {1.541} {} {} {} 
    INST {rptr_empty/FE_RC_21_0} {A3} {^} {Y} {^} {} {AO22X1_LVT} {0.094} {0.000} {0.069} {} {1.397} {1.635} {} {2} {(411.57, 559.31) (412.02, 559.31)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_5_} {} {0.000} {0.000} {0.069} {3.551} {1.397} {1.635} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.212} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.212} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.215} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.218} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.356} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.087} {85.461} {0.604} {0.366} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 127
PATH 128
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.227}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.985}
    {=} {Slack Time} {0.242}
  END_SLK_CLC
  SLK 0.242
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.267} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.267} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.680} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.680} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.796} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.797} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {1.014} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {1.014} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.139} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.158} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.197} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.030} {0.000} {0.091} {42.541} {0.985} {1.227} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.217} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.217} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.211} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.352} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.401} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 128
PATH 129
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {I1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_0_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.064}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.226}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.984}
    {=} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.268} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.268} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.680} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.680} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.797} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {32.031} {0.555} {0.797} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.218} {0.000} {0.053} {} {0.772} {1.015} {} {1} {(691.40, 316.87) (688.36, 318.24)} 
    NET {} {} {} {} {} {wdata_0_} {} {0.000} {0.000} {0.053} {2.085} {0.772} {1.015} {} {} {} 
    INST {fifomem/FE_OFC97_wdata_0} {A} {^} {Y} {v} {} {IBUFFX16_LVT} {0.125} {0.000} {0.064} {} {0.897} {1.140} {} {2} {(674.07, 319.15) (674.98, 318.54)} 
    NET {} {} {} {} {} {fifomem/FE_OFN45_wdata_0} {} {0.019} {0.000} {0.072} {55.363} {0.916} {1.159} {} {} {} 
    INST {fifomem/FE_OFC98_wdata_0} {A} {v} {Y} {^} {} {INVX32_LVT} {0.039} {0.000} {0.048} {} {0.955} {1.197} {} {6} {(522.98, 374.48) (522.98, 375.09)} 
    NET {} {} {} {} {} {fifomem/FE_OFN42_wdata_0} {} {0.029} {0.000} {0.092} {42.541} {0.984} {1.226} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.217} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.217} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.210} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.352} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 129
PATH 130
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {I1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wdata_reg_4_} {Q} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.060}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.211}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.968}
    {=} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {0.268} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.268} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.681} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {5.786} {0.438} {0.681} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.797} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {32.031} {0.564} {0.806} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wdata_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.246} {0.003} {0.085} {} {0.810} {1.053} {} {1} {(689.88, 614.18) (686.84, 612.82)} 
    NET {} {} {} {} {} {wdata_4_} {} {0.000} {0.000} {0.085} {5.230} {0.810} {1.053} {} {} {} 
    INST {fifomem/FE_OFC83_wdata_4} {A} {^} {Y} {v} {} {INVX4_LVT} {0.063} {0.000} {0.083} {} {0.874} {1.117} {} {1} {(657.05, 613.42) (657.05, 612.82)} 
    NET {} {} {} {} {} {fifomem/FE_OFN52_wdata_4} {} {0.005} {0.000} {0.083} {24.246} {0.879} {1.122} {} {} {} 
    INST {fifomem/FE_OFC84_wdata_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.074} {0.000} {0.070} {} {0.953} {1.196} {} {5} {(495.47, 579.98) (495.47, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN53_wdata_4} {} {0.016} {0.000} {0.110} {32.346} {0.968} {1.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.217} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.217} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.210} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.351} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.389} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 130
PATH 131
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_7_} {CLK}
  ENDPT {wptr_full/wptr_reg_7_} {D} {SDFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.182}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.548}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.301}
    {=} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.272} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.272} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.699} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.703} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.841} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.867} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.036} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.036} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.112} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.112} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.168} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.168} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.254} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.254} {} {} {} 
    INST {wptr_full/g3686__6417} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.057} {0.000} {0.124} {} {1.065} {1.311} {} {1} {(450.48, 570.10) (450.02, 570.26)} 
    NET {} {} {} {} {} {wptr_full/n_62} {} {0.000} {0.000} {0.124} {0.852} {1.065} {1.311} {} {} {} 
    INST {wptr_full/FE_OCPC209_n_62} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.102} {0.000} {0.050} {} {1.167} {1.414} {} {3} {(450.33, 571.78) (450.63, 572.38)} 
    NET {} {} {} {} {} {wptr_full/FE_OCPN144_n_62} {} {0.000} {0.000} {0.050} {3.817} {1.167} {1.414} {} {} {} 
    INST {wptr_full/g65} {A} {v} {Y} {^} {} {INVX1_LVT} {0.039} {0.000} {0.034} {} {1.206} {1.452} {} {1} {(445.16, 571.78) (445.16, 572.38)} 
    NET {} {} {} {} {} {wptr_full/n_123} {} {0.000} {0.000} {0.034} {0.885} {1.206} {1.452} {} {} {} 
    INST {wptr_full/g62} {A4} {^} {Y} {v} {} {OAI22X2_LVT} {0.095} {0.000} {0.038} {} {1.301} {1.548} {} {4} {(444.25, 571.62) (443.49, 571.32)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_8_} {} {0.000} {0.000} {0.038} {4.097} {1.301} {1.548} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.221} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.221} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.206} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.209} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.348} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.373} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 131
PATH 132
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_4_} {CLK}
  ENDPT {rptr_empty/rptr_reg_4_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.118}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.636}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.385}
    {=} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.275} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.275} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.703} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.706} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.844} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {0.856} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.026} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.026} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.073} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.073} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.193} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.193} {} {} {} 
    INST {rptr_empty/FE_DBTC0_n_199} {A} {v} {Y} {^} {} {INVX0_LVT} {0.061} {0.000} {0.053} {} {1.005} {1.255} {} {2} {(405.49, 571.78) (405.34, 572.08)} 
    NET {} {} {} {} {} {rptr_empty/FE_DBTN0_n_199} {} {0.000} {0.000} {0.053} {1.663} {1.005} {1.255} {} {} {} 
    INST {rptr_empty/g3640__7482} {A1} {^} {Y} {^} {} {AO221X1_LVT} {0.110} {0.000} {0.050} {} {1.115} {1.365} {} {1} {(402.60, 570.10) (403.82, 569.34)} 
    NET {} {} {} {} {} {rptr_empty/n_59} {} {0.000} {0.000} {0.050} {0.999} {1.115} {1.365} {} {} {} 
    INST {rptr_empty/g3626__3680} {A5} {^} {Y} {v} {} {AOI221X1_LVT} {0.121} {0.000} {0.051} {} {1.235} {1.486} {} {3} {(407.31, 569.95) (408.07, 569.34)} 
    NET {} {} {} {} {} {rptr_empty/n_70} {} {0.000} {0.000} {0.051} {3.261} {1.235} {1.486} {} {} {} 
    INST {rptr_empty/FE_OFC169_n_70} {A} {v} {Y} {^} {} {INVX1_LVT} {0.053} {0.000} {0.049} {} {1.289} {1.539} {} {3} {(409.59, 559.92) (409.59, 559.31)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_5_} {} {0.000} {0.000} {0.049} {2.509} {1.289} {1.539} {} {} {} 
    INST {rptr_empty/FE_RC_15_0} {A3} {^} {Y} {^} {} {AO22X1_LVT} {0.097} {0.000} {0.068} {} {1.385} {1.636} {} {2} {(411.26, 562.35) (411.72, 562.35)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_4_} {} {0.000} {0.000} {0.068} {3.438} {1.385} {1.636} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.225} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.225} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.203} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.206} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.344} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 132
PATH 133
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_8_} {CLK}
  ENDPT {wptr_full/wptr_reg_8_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.070}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.404}
    {=} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.282} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.282} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.709} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.712} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.851} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.877} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.045} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.045} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.122} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.122} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.178} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.178} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.264} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.264} {} {} {} 
    INST {wptr_full/g3686__6417} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.057} {0.000} {0.124} {} {1.065} {1.321} {} {1} {(450.48, 570.10) (450.02, 570.26)} 
    NET {} {} {} {} {} {wptr_full/n_62} {} {0.000} {0.000} {0.124} {0.852} {1.065} {1.321} {} {} {} 
    INST {wptr_full/FE_OCPC209_n_62} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.102} {0.000} {0.050} {} {1.167} {1.423} {} {3} {(450.33, 571.78) (450.63, 572.38)} 
    NET {} {} {} {} {} {wptr_full/FE_OCPN144_n_62} {} {0.000} {0.000} {0.050} {3.817} {1.167} {1.423} {} {} {} 
    INST {wptr_full/g65} {A} {v} {Y} {^} {} {INVX1_LVT} {0.039} {0.000} {0.034} {} {1.206} {1.462} {} {1} {(445.16, 571.78) (445.16, 572.38)} 
    NET {} {} {} {} {} {wptr_full/n_123} {} {0.000} {0.000} {0.034} {0.885} {1.206} {1.462} {} {} {} 
    INST {wptr_full/g62} {A4} {^} {Y} {v} {} {OAI22X2_LVT} {0.095} {0.000} {0.038} {} {1.301} {1.557} {} {4} {(444.25, 571.62) (443.49, 571.32)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_8_} {} {0.000} {0.000} {0.038} {4.097} {1.301} {1.557} {} {} {} 
    INST {wptr_full/g3663__8246} {A3} {v} {Y} {^} {} {XOR3X2_LVT} {0.103} {0.000} {0.067} {} {1.404} {1.660} {} {3} {(442.42, 567.67) (441.97, 569.04)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_8_} {} {0.000} {0.000} {0.067} {3.983} {1.404} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.231} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.231} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.196} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.200} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.338} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.620} {0.364} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 133
PATH 134
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE2}
  ENDPT {fifomem/genblk1_5__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.629}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.427}
    {=} {Slack Time} {0.258}
  END_SLK_CLC
  SLK 0.258
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.284} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.284} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.711} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.715} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.853} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {0.865} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.255} {0.000} {0.095} {} {0.862} {1.120} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.095} {6.191} {0.862} {1.120} {} {} {} 
    INST {fifomem/FE_OFC175_raddr_8} {A} {^} {Y} {v} {} {INVX1_LVT} {0.029} {0.000} {0.053} {} {0.891} {1.149} {} {2} {(416.43, 586.67) (416.43, 586.06)} 
    NET {} {} {} {} {} {fifomem/n_0} {} {0.000} {0.000} {0.053} {1.482} {0.891} {1.149} {} {} {} 
    INST {fifomem/g292__9315} {A1} {v} {Y} {v} {} {AND2X2_RVT} {0.163} {0.004} {0.090} {} {1.054} {1.312} {} {2} {(417.65, 588.34) (417.95, 589.10)} 
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.090} {6.854} {1.054} {1.313} {} {} {} 
    INST {fifomem/g284__8246} {A1} {v} {Y} {^} {} {NAND2X2_RVT} {0.211} {0.000} {0.091} {} {1.265} {1.524} {} {1} {(430.26, 600.20) (430.87, 599.44)} 
    NET {} {} {} {} {} {fifomem/n_41} {} {0.001} {0.000} {0.091} {7.960} {1.266} {1.525} {} {} {} 
    INST {fifomem/FE_OFC73_n_41} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.141} {0.004} {0.082} {} {1.408} {1.666} {} {1} {(445.46, 653.55) (445.77, 652.94)} 
    NET {} {} {} {} {} {fifomem/FE_OFN73_n_41} {} {0.019} {0.001} {0.129} {12.052} {1.427} {1.686} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.233} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.233} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.194} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.198} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.336} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {85.461} {0.629} {0.370} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 134
PATH 135
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_6_} {CLK}
  ENDPT {rptr_empty/rptr_reg_6_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.123}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.633}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.370}
    {=} {Slack Time} {0.263}
  END_SLK_CLC
  SLK 0.263
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.288} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.288} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.716} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.719} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.857} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {0.869} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.039} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.039} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.086} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.086} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.206} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.206} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.282} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.282} {} {} {} 
    INST {rptr_empty/g76} {A3} {v} {Y} {^} {} {NAND3X2_LVT} {0.139} {0.000} {0.044} {} {1.158} {1.421} {} {2} {(409.59, 571.78) (410.66, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/n_156} {} {0.000} {0.000} {0.044} {3.317} {1.158} {1.421} {} {} {} 
    INST {rptr_empty/FE_OCPC210_n_156} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.065} {0.000} {0.042} {} {1.223} {1.486} {} {1} {(407.16, 568.43) (407.46, 569.04)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN145_n_156} {} {0.000} {0.000} {0.042} {3.698} {1.223} {1.486} {} {} {} 
    INST {rptr_empty/FE_RC_18_0} {S1} {^} {Y} {^} {} {MUX41X1_LVT} {0.147} {0.000} {0.079} {} {1.370} {1.633} {} {2} {(412.78, 569.04) (415.52, 568.89)} 
    NET {} {} {} {} {} {rptr_empty/n_200} {} {0.000} {0.000} {0.079} {3.099} {1.370} {1.633} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.238} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.238} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.190} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.193} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.331} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.606} {0.343} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 135
PATH 136
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_10_} {CLK}
  ENDPT {rptr_empty/rbin_reg_10_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.117}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.373}
    {=} {Slack Time} {0.267}
  END_SLK_CLC
  SLK 0.267
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.292} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.292} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.719} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.723} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.861} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.871} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {1.038} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {1.038} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.080} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.080} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.194} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.194} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.270} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.270} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.330} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.330} {} {} {} 
    INST {rptr_empty/g3643} {A} {^} {Y} {v} {} {INVX1_LVT} {0.033} {0.000} {0.051} {} {1.096} {1.363} {} {2} {(408.68, 585.15) (408.68, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_57} {} {0.000} {0.000} {0.051} {1.852} {1.096} {1.363} {} {} {} 
    INST {rptr_empty/g3629__1617} {A1} {v} {Y} {v} {} {AND3X1_LVT} {0.115} {0.000} {0.071} {} {1.211} {1.478} {} {3} {(415.22, 585.15) (415.67, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_68} {} {0.000} {0.000} {0.071} {4.852} {1.211} {1.478} {} {} {} 
    INST {rptr_empty/g3688__5115} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.162} {0.000} {0.066} {} {1.373} {1.640} {} {2} {(422.51, 585.15) (423.73, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_10_} {} {0.000} {0.000} {0.066} {3.518} {1.373} {1.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.241} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.241} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.186} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.189} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.327} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 136
PATH 137
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_7_} {CLK}
  ENDPT {rptr_empty/rptr_reg_7_} {SE} {SDFFARX1_RVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.276}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.480}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.207}
    {=} {Slack Time} {0.273}
  END_SLK_CLC
  SLK 0.273
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.299} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.299} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.726} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.729} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.868} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.877} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.771} {1.045} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.771} {1.045} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.086} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.087} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.200} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.200} {} {} {} 
    INST {rptr_empty/g3650__1666} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.035} {} {1.003} {1.277} {} {1} {(408.07, 580.14) (408.53, 579.38)} 
    NET {} {} {} {} {} {rptr_empty/n_49} {} {0.000} {0.000} {0.035} {0.850} {1.003} {1.277} {} {} {} 
    INST {rptr_empty/g3634__8246} {A2} {v} {Y} {v} {} {AND4X1_LVT} {0.101} {0.000} {0.056} {} {1.104} {1.378} {} {1} {(409.59, 576.64) (410.20, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/n_64} {} {0.000} {0.000} {0.056} {0.839} {1.104} {1.378} {} {} {} 
    INST {rptr_empty/g77} {A3} {v} {Y} {v} {} {AO21X2_LVT} {0.103} {0.000} {0.069} {} {1.207} {1.480} {} {4} {(409.90, 579.38) (410.20, 579.98)} 
    NET {} {} {} {} {} {rptr_empty/n_158} {} {0.000} {0.000} {0.069} {7.050} {1.207} {1.480} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.248} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.248} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.179} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.183} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.321} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 137
PATH 138
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_5_} {CLK}
  ENDPT {wptr_full/wptr_reg_5_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.077}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.653}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.362}
    {=} {Slack Time} {0.290}
  END_SLK_CLC
  SLK 0.290
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.316} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.316} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.743} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.746} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.885} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.911} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.101} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.101} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.155} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.155} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.235} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.235} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.328} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.328} {} {} {} 
    INST {wptr_full/fopt} {A} {^} {Y} {v} {} {INVX4_LVT} {0.019} {0.000} {0.030} {} {1.057} {1.347} {} {4} {(453.52, 573.30) (453.52, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_105} {} {0.000} {0.000} {0.030} {3.451} {1.057} {1.347} {} {} {} 
    INST {wptr_full/FE_RC_16_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.070} {0.002} {0.040} {} {1.127} {1.417} {} {1} {(450.78, 564.94) (451.24, 565.70)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_1} {} {0.000} {0.000} {0.040} {2.059} {1.127} {1.417} {} {} {} 
    INST {wptr_full/g3677__3868} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.143} {0.000} {0.058} {} {1.270} {1.560} {} {2} {(446.68, 559.92) (445.46, 559.31)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_5_} {} {0.000} {0.000} {0.058} {3.092} {1.270} {1.560} {} {} {} 
    INST {wptr_full/FE_RC_7_0} {S0} {^} {Y} {v} {} {MUX41X1_LVT} {0.092} {0.000} {0.087} {} {1.362} {1.653} {} {2} {(442.12, 554.30) (441.66, 555.51)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_5_} {} {0.000} {0.000} {0.087} {2.769} {1.362} {1.653} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.265} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.265} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.162} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.166} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.304} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 138
PATH 139
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_7_} {CLK}
  ENDPT {wptr_full/wptr_reg_7_} {SE} {SDFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.202}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.528}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.234}
    {=} {Slack Time} {0.294}
  END_SLK_CLC
  SLK 0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.319} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.319} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.746} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.750} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.888} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.914} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {^} {} {DFFARX2_LVT} {0.175} {0.000} {0.057} {} {0.794} {1.088} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.478} {0.794} {1.088} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.088} {0.000} {0.049} {} {0.883} {1.177} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.049} {29.167} {0.884} {1.178} {} {} {} 
    INST {wptr_full/FE_RC_12_0} {A1} {^} {Y} {v} {} {NAND3X0_LVT} {0.050} {0.000} {0.068} {} {0.934} {1.228} {} {1} {(453.37, 583.33) (453.06, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_52} {} {0.000} {0.000} {0.068} {0.937} {0.934} {1.228} {} {} {} 
    INST {wptr_full/g3693__8428} {A2} {v} {Y} {v} {} {OR2X2_LVT} {0.091} {0.000} {0.045} {} {1.026} {1.319} {} {2} {(452.91, 581.81) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.045} {4.259} {1.026} {1.319} {} {} {} 
    INST {wptr_full/fopt} {A} {v} {Y} {^} {} {INVX4_LVT} {0.033} {0.000} {0.030} {} {1.059} {1.353} {} {4} {(453.52, 573.30) (453.52, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_105} {} {0.000} {0.000} {0.030} {3.521} {1.059} {1.353} {} {} {} 
    INST {wptr_full/g3682__2883} {A2} {^} {Y} {v} {} {NAND2X0_LVT} {0.039} {0.000} {0.055} {} {1.098} {1.391} {} {1} {(453.22, 568.43) (453.22, 567.98)} 
    NET {} {} {} {} {} {wptr_full/n_65} {} {0.000} {0.000} {0.055} {0.931} {1.098} {1.391} {} {} {} 
    INST {wptr_full/g3672__5115} {A1} {v} {Y} {v} {} {AO21X2_LVT} {0.137} {0.000} {0.066} {} {1.234} {1.528} {} {5} {(451.09, 566.76) (451.54, 566.61)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_7_} {} {0.000} {0.000} {0.066} {6.338} {1.234} {1.528} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.268} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.268} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.159} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.162} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.300} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.326} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 139
PATH 140
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_3_} {CLK}
  ENDPT {rptr_empty/rptr_reg_3_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.114}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.344}
    {=} {Slack Time} {0.296}
  END_SLK_CLC
  SLK 0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.321} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.321} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.749} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.752} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.890} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.900} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.171} {0.000} {0.078} {} {0.775} {1.071} {} {3} {(406.55, 564.02) (403.21, 563.87)} 
    NET {} {} {} {} {} {rptr_empty/n_20} {} {0.000} {0.000} {0.078} {3.811} {0.775} {1.071} {} {} {} 
    INST {rptr_empty/FE_OFC115_n_20} {A} {v} {Y} {^} {} {INVX2_LVT} {0.079} {0.000} {0.073} {} {0.853} {1.149} {} {6} {(402.45, 571.78) (402.45, 572.38)} 
    NET {} {} {} {} {} {raddr_4_} {} {0.000} {0.000} {0.073} {8.564} {0.854} {1.149} {} {} {} 
    INST {rptr_empty/FE_OFC116_n_20} {A} {^} {Y} {v} {} {INVX1_LVT} {0.041} {0.000} {0.055} {} {0.894} {1.190} {} {4} {(403.06, 575.12) (403.06, 575.73)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN11_raddr_4} {} {0.000} {0.000} {0.055} {2.699} {0.894} {1.190} {} {} {} 
    INST {rptr_empty/g3639__5115} {A1} {v} {Y} {v} {} {OA222X1_LVT} {0.152} {0.000} {0.063} {} {1.047} {1.343} {} {1} {(403.97, 576.64) (402.60, 577.10)} 
    NET {} {} {} {} {} {rptr_empty/n_60} {} {0.000} {0.000} {0.063} {1.164} {1.047} {1.343} {} {} {} 
    INST {rptr_empty/g3625__6783} {A5} {v} {Y} {v} {} {OA221X1_LVT} {0.128} {0.000} {0.093} {} {1.175} {1.471} {} {3} {(405.79, 573.14) (406.25, 573.75)} 
    NET {} {} {} {} {} {rptr_empty/n_71} {} {0.000} {0.000} {0.093} {4.752} {1.175} {1.471} {} {} {} 
    INST {rptr_empty/g3622} {A} {v} {Y} {^} {} {INVX2_LVT} {0.056} {0.000} {0.055} {} {1.231} {1.527} {} {3} {(408.83, 563.26) (408.83, 562.66)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_4_} {} {0.000} {0.000} {0.055} {2.618} {1.231} {1.527} {} {} {} 
    INST {rptr_empty/g3610__2398} {A1} {^} {Y} {^} {} {MUX21X2_LVT} {0.113} {0.000} {0.058} {} {1.344} {1.640} {} {2} {(412.94, 561.90) (414.30, 562.35)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_3_} {} {0.000} {0.000} {0.058} {3.366} {1.344} {1.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.271} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.271} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.157} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.160} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.298} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.308} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 140
PATH 141
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_6_} {CLK}
  ENDPT {wptr_full/wptr_reg_6_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.079}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.650}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.351}
    {=} {Slack Time} {0.299}
  END_SLK_CLC
  SLK 0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.325} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.325} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.752} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.755} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.894} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.920} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.110} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.110} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.164} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.164} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.244} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.244} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.337} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.337} {} {} {} 
    INST {wptr_full/fopt} {A} {^} {Y} {v} {} {INVX4_LVT} {0.019} {0.000} {0.030} {} {1.057} {1.356} {} {4} {(453.52, 573.30) (453.52, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_105} {} {0.000} {0.000} {0.030} {3.451} {1.057} {1.356} {} {} {} 
    INST {wptr_full/g3682__2883} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.057} {0.000} {0.061} {} {1.114} {1.413} {} {1} {(453.22, 568.43) (453.22, 567.98)} 
    NET {} {} {} {} {} {wptr_full/n_65} {} {0.000} {0.000} {0.061} {0.936} {1.114} {1.413} {} {} {} 
    INST {wptr_full/g3672__5115} {A1} {^} {Y} {^} {} {AO21X2_LVT} {0.132} {0.000} {0.078} {} {1.246} {1.545} {} {5} {(451.09, 566.76) (451.54, 566.61)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_7_} {} {0.000} {0.000} {0.078} {6.420} {1.246} {1.545} {} {} {} 
    INST {wptr_full/FE_RC_34_0} {S0} {^} {Y} {v} {} {MUX41X1_LVT} {0.105} {0.000} {0.091} {} {1.351} {1.650} {} {2} {(441.97, 557.64) (441.51, 558.86)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_6_} {} {0.000} {0.000} {0.091} {3.308} {1.351} {1.650} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.274} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.274} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.153} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.157} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.295} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.320} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 141
PATH 142
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_2_} {CLK}
  ENDPT {rptr_empty/rptr_reg_2_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.110}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.643}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.337}
    {=} {Slack Time} {0.307}
  END_SLK_CLC
  SLK 0.307
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.332} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.332} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.759} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.763} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.901} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {0.913} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.082} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.082} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.130} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.130} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.250} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.250} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.326} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.326} {} {} {} 
    INST {rptr_empty/g3633__5122} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.082} {0.000} {0.053} {} {1.101} {1.407} {} {1} {(408.53, 568.13) (409.14, 569.04)} 
    NET {} {} {} {} {} {rptr_empty/n_65} {} {0.000} {0.000} {0.053} {0.847} {1.101} {1.407} {} {} {} 
    INST {rptr_empty/g3630__2802} {A1} {v} {Y} {v} {} {OR2X1_LVT} {0.104} {0.000} {0.054} {} {1.204} {1.511} {} {3} {(411.26, 568.28) (411.87, 568.89)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_2_} {} {0.000} {0.000} {0.054} {4.152} {1.204} {1.511} {} {} {} 
    INST {rptr_empty/g3608__6417} {A2} {v} {Y} {^} {} {XOR2X2_LVT} {0.132} {0.000} {0.051} {} {1.337} {1.643} {} {2} {(414.00, 566.61) (415.67, 566.00)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_2_} {} {0.000} {0.000} {0.051} {3.187} {1.337} {1.643} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.281} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.281} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.146} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.287} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.297} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 142
PATH 143
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_9_} {CLK}
  ENDPT {wptr_full/wptr_reg_9_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.069}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.351}
    {=} {Slack Time} {0.310}
  END_SLK_CLC
  SLK 0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.336} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.336} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.763} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.766} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.905} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.931} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.099} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.099} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.176} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.176} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.232} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.232} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.318} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.318} {} {} {} 
    INST {wptr_full/g3687__5477} {A1} {^} {Y} {^} {} {AND2X1_LVT} {0.063} {0.000} {0.036} {} {1.071} {1.381} {} {1} {(450.02, 578.31) (450.48, 579.07)} 
    NET {} {} {} {} {} {wptr_full/n_61} {} {0.000} {0.000} {0.036} {0.973} {1.071} {1.381} {} {} {} 
    INST {wptr_full/g3680__9315} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.121} {} {1.126} {1.436} {} {1} {(450.18, 576.79) (449.72, 576.94)} 
    NET {} {} {} {} {} {wptr_full/n_68} {} {0.000} {0.000} {0.121} {1.049} {1.126} {1.436} {} {} {} 
    INST {wptr_full/g3665__7098} {A3} {v} {Y} {v} {} {AO22X1_LVT} {0.118} {0.000} {0.060} {} {1.244} {1.554} {} {3} {(446.22, 576.03) (445.77, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_10_} {} {0.000} {0.000} {0.060} {3.532} {1.244} {1.554} {} {} {} 
    INST {wptr_full/g3657__3680} {A3} {v} {Y} {^} {} {XOR3X2_LVT} {0.107} {0.000} {0.062} {} {1.351} {1.662} {} {2} {(440.75, 577.40) (440.30, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_9_} {} {0.000} {0.000} {0.062} {3.090} {1.351} {1.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.285} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.285} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.142} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.146} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.284} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.310} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 143
PATH 144
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_2_} {CLK}
  ENDPT {wptr_full/wptr_reg_2_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.072}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.658}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.347}
    {=} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.336} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.336} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.764} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.767} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.905} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.931} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.151} {0.000} {0.057} {} {0.771} {1.082} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.434} {0.771} {1.082} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.093} {0.000} {0.045} {} {0.865} {1.176} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.045} {28.646} {0.866} {1.177} {} {} {} 
    INST {wptr_full/g14} {A3} {v} {Y} {v} {} {AND3X1_LVT} {0.106} {0.000} {0.050} {} {0.972} {1.283} {} {2} {(450.48, 585.15) (449.72, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_249} {} {0.000} {0.000} {0.050} {2.174} {0.972} {1.283} {} {} {} 
    INST {wptr_full/g13} {A2} {v} {Y} {v} {} {AND2X1_LVT} {0.079} {0.000} {0.061} {} {1.051} {1.362} {} {1} {(448.81, 585.15) (448.20, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_250} {} {0.000} {0.000} {0.061} {1.358} {1.051} {1.362} {} {} {} 
    INST {wptr_full/g3670__6131} {B0} {v} {C1} {v} {} {HADDX2_LVT} {0.100} {0.000} {0.050} {} {1.150} {1.461} {} {7} {(447.14, 583.18) (446.22, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_73} {} {0.000} {0.000} {0.050} {4.596} {1.150} {1.461} {} {} {} 
    INST {wptr_full/g3649__6783} {A1} {v} {Y} {v} {} {XOR3X2_LVT} {0.197} {0.000} {0.078} {} {1.347} {1.658} {} {2} {(442.12, 583.18) (440.30, 582.72)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_2_} {} {0.000} {0.000} {0.078} {4.822} {1.347} {1.658} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.286} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.286} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.141} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.145} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.283} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.620} {0.309} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 144
PATH 145
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_3_} {CLK}
  ENDPT {wptr_full/wptr_reg_3_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.070}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.344}
    {=} {Slack Time} {0.316}
  END_SLK_CLC
  SLK 0.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.341} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.341} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.768} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.772} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.910} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.936} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.127} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.127} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.180} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.180} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.260} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.260} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.353} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.353} {} {} {} 
    INST {wptr_full/g3681__9945} {A2} {^} {Y} {^} {} {OR2X1_LVT} {0.071} {0.000} {0.046} {} {1.108} {1.424} {} {1} {(452.30, 575.12) (452.61, 575.58)} 
    NET {} {} {} {} {} {wptr_full/n_66} {} {0.000} {0.000} {0.046} {1.859} {1.108} {1.424} {} {} {} 
    INST {wptr_full/g3676__7482} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.134} {0.000} {0.067} {} {1.242} {1.558} {} {3} {(453.06, 576.49) (451.85, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_4_} {} {0.000} {0.000} {0.067} {5.720} {1.242} {1.558} {} {} {} 
    INST {wptr_full/g3648__5526} {A3} {^} {Y} {v} {} {XOR3X2_LVT} {0.102} {0.000} {0.074} {} {1.344} {1.659} {} {2} {(441.06, 574.36) (440.60, 575.73)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_3_} {} {0.000} {0.000} {0.074} {3.857} {1.344} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.290} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.290} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.137} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.140} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.279} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.304} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 145
PATH 146
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_1_} {CLK}
  ENDPT {rptr_empty/rptr_reg_1_} {D} {DFFARX1_RVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.098}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.658}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.342}
    {=} {Slack Time} {0.316}
  END_SLK_CLC
  SLK 0.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.342} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.342} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.769} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.773} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.911} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {0.923} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.092} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.092} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.140} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.140} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.260} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.260} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.335} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.335} {} {} {} 
    INST {rptr_empty/g3633__5122} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.082} {0.000} {0.053} {} {1.101} {1.417} {} {1} {(408.53, 568.13) (409.14, 569.04)} 
    NET {} {} {} {} {} {rptr_empty/n_65} {} {0.000} {0.000} {0.053} {0.847} {1.101} {1.417} {} {} {} 
    INST {rptr_empty/g3630__2802} {A1} {v} {Y} {v} {} {OR2X1_LVT} {0.104} {0.000} {0.054} {} {1.204} {1.521} {} {3} {(411.26, 568.28) (411.87, 568.89)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_2_} {} {0.000} {0.000} {0.054} {4.152} {1.204} {1.521} {} {} {} 
    INST {rptr_empty/g3609__5477} {S0} {v} {Y} {v} {} {MUX21X1_LVT} {0.137} {0.000} {0.065} {} {1.342} {1.658} {} {2} {(417.19, 571.78) (418.26, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_1_} {} {0.000} {0.000} {0.065} {2.251} {1.342} {1.658} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.291} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.291} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.136} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.140} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.278} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.290} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 146
PATH 147
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_1_} {CLK}
  ENDPT {wptr_full/wptr_reg_1_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.071}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.339}
    {=} {Slack Time} {0.321}
  END_SLK_CLC
  SLK 0.321
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.347} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.347} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.774} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.777} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.915} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.941} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {^} {} {DFFARX2_LVT} {0.175} {0.000} {0.057} {} {0.794} {1.116} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.478} {0.794} {1.116} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.088} {0.000} {0.049} {} {0.883} {1.204} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.049} {29.167} {0.884} {1.205} {} {} {} 
    INST {wptr_full/g14} {A3} {^} {Y} {^} {} {AND3X1_LVT} {0.092} {0.002} {0.053} {} {0.976} {1.297} {} {2} {(450.48, 585.15) (449.72, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_249} {} {0.000} {0.000} {0.053} {2.211} {0.976} {1.297} {} {} {} 
    INST {wptr_full/g13} {A2} {^} {Y} {^} {} {AND2X1_LVT} {0.067} {0.000} {0.057} {} {1.043} {1.364} {} {1} {(448.81, 585.15) (448.20, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_250} {} {0.000} {0.000} {0.057} {1.400} {1.043} {1.364} {} {} {} 
    INST {wptr_full/g3670__6131} {B0} {^} {SO} {v} {} {HADDX2_LVT} {0.148} {0.000} {0.062} {} {1.191} {1.512} {} {7} {(447.14, 583.18) (445.92, 583.63)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_2_} {} {0.000} {0.000} {0.062} {4.420} {1.191} {1.512} {} {} {} 
    INST {wptr_full/FE_RC_26_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.051} {0.000} {0.045} {} {1.242} {1.563} {} {1} {(445.16, 583.33) (445.16, 582.72)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_10_0} {} {0.000} {0.000} {0.045} {1.638} {1.242} {1.563} {} {} {} 
    INST {wptr_full/FE_RC_25_0} {A3} {^} {Y} {^} {} {AO22X1_LVT} {0.098} {0.001} {0.070} {} {1.339} {1.660} {} {2} {(441.06, 589.10) (440.60, 589.10)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_1_} {} {0.000} {0.000} {0.070} {3.591} {1.339} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.296} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.296} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.131} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.135} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.273} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.027} {0.000} {0.103} {103.191} {0.621} {0.300} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 147
PATH 148
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_4_} {CLK}
  ENDPT {wptr_full/wptr_reg_4_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.619}
    {-} {Setup} {0.068}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.338}
    {=} {Slack Time} {0.324}
  END_SLK_CLC
  SLK 0.324
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.349} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.349} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.776} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.780} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.918} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.944} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.135} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.135} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.189} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.189} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.268} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.268} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.361} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.361} {} {} {} 
    INST {wptr_full/g3681__9945} {A2} {^} {Y} {^} {} {OR2X1_LVT} {0.071} {0.000} {0.046} {} {1.108} {1.432} {} {1} {(452.30, 575.12) (452.61, 575.58)} 
    NET {} {} {} {} {} {wptr_full/n_66} {} {0.000} {0.000} {0.046} {1.859} {1.108} {1.432} {} {} {} 
    INST {wptr_full/g3676__7482} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.134} {0.000} {0.067} {} {1.242} {1.566} {} {3} {(453.06, 576.49) (451.85, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_4_} {} {0.000} {0.000} {0.067} {5.720} {1.242} {1.566} {} {} {} 
    INST {wptr_full/g3658__1617} {A3} {^} {Y} {v} {} {XOR3X2_LVT} {0.095} {0.000} {0.069} {} {1.338} {1.662} {} {3} {(445.77, 560.98) (445.31, 562.35)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_4_} {} {0.000} {0.000} {0.069} {2.807} {1.338} {1.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.298} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.298} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.129} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.132} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.270} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.619} {0.295} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 148
PATH 149
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE2}
  ENDPT {fifomem/genblk1_3__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {0.096}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.667}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.337}
    {=} {Slack Time} {0.331}
  END_SLK_CLC
  SLK 0.331
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.356} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.356} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.783} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.787} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.925} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {0.937} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.240} {0.000} {0.077} {} {0.847} {1.178} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.077} {6.091} {0.847} {1.178} {} {} {} 
    INST {fifomem/g297__2346} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.210} {0.023} {0.236} {} {1.057} {1.388} {} {2} {(418.10, 584.85) (417.95, 584.70)} 
    NET {} {} {} {} {} {fifomem/n_3} {} {0.000} {0.000} {0.236} {6.244} {1.057} {1.388} {} {} {} 
    INST {fifomem/g285__7098} {A2} {^} {Y} {^} {} {OR2X4_RVT} {0.254} {0.000} {0.115} {} {1.311} {1.642} {} {1} {(420.84, 551.71) (421.14, 552.17)} 
    NET {} {} {} {} {} {fifomem/n_39} {} {0.026} {0.000} {0.173} {13.921} {1.337} {1.667} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.305} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.305} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.122} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.125} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.263} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.155} {85.461} {0.613} {0.283} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 149
PATH 150
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {0.094}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.649}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.313}
    {=} {Slack Time} {0.336}
  END_SLK_CLC
  SLK 0.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.361} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.361} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.788} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.792} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.930} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.955} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.214} {0.000} {0.041} {} {0.833} {1.169} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.041} {0.865} {0.833} {1.169} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.081} {0.000} {0.066} {} {0.915} {1.250} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.066} {8.114} {0.915} {1.250} {} {} {} 
    INST {fifomem/g283} {A} {^} {Y} {v} {} {INVX1_LVT} {0.032} {0.000} {0.045} {} {0.947} {1.282} {} {2} {(446.98, 565.09) (446.98, 565.70)} 
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.045} {1.808} {0.947} {1.282} {} {} {} 
    INST {fifomem/g275__1617} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.098} {0.000} {0.065} {} {1.045} {1.381} {} {2} {(448.81, 566.76) (449.26, 566.00)} 
    NET {} {} {} {} {} {fifomem/n_17} {} {0.000} {0.000} {0.065} {5.363} {1.045} {1.381} {} {} {} 
    INST {fifomem/g267__2398} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.095} {0.004} {0.091} {} {1.140} {1.476} {} {1} {(449.42, 594.88) (449.26, 594.73)} 
    NET {} {} {} {} {} {fifomem/n_33} {} {0.000} {0.000} {0.091} {1.835} {1.140} {1.476} {} {} {} 
    INST {fifomem/FE_OFC72_n_33} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.144} {0.015} {0.100} {} {1.284} {1.620} {} {1} {(455.95, 600.05) (456.26, 599.44)} 
    NET {} {} {} {} {} {fifomem/FE_OFN72_n_33} {} {0.029} {0.004} {0.171} {21.896} {1.313} {1.649} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.310} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.310} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.117} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.120} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.259} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.297} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 150
PATH 151
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {0.097}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.319}
    {=} {Slack Time} {0.340}
  END_SLK_CLC
  SLK 0.340
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.365} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.365} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.793} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.796} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.934} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.204} {0.000} {0.037} {} {0.823} {1.163} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.037} {0.857} {0.823} {1.163} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.080} {0.000} {0.052} {} {0.903} {1.243} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.052} {7.983} {0.903} {1.243} {} {} {} 
    INST {fifomem/g276__2802} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.116} {0.008} {0.129} {} {1.019} {1.359} {} {2} {(445.31, 564.78) (445.46, 564.63)} 
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.129} {3.020} {1.019} {1.359} {} {} {} 
    INST {fifomem/g270__4319} {A2} {^} {Y} {^} {} {OR2X1_LVT} {0.117} {0.003} {0.083} {} {1.136} {1.476} {} {1} {(443.79, 551.71) (443.49, 552.17)} 
    NET {} {} {} {} {} {fifomem/n_30} {} {0.000} {0.000} {0.083} {5.405} {1.136} {1.476} {} {} {} 
    INST {fifomem/FE_OFC70_n_30} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.155} {0.000} {0.115} {} {1.291} {1.631} {} {1} {(421.90, 524.96) (421.60, 525.57)} 
    NET {} {} {} {} {} {fifomem/FE_OFN70_n_30} {} {0.029} {0.000} {0.201} {19.987} {1.319} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.315} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.315} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.112} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.116} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.254} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 151
PATH 152
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_5_} {CLK}
  ENDPT {wdata_reg_5_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Recovery} {-0.195}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.936}
    {=} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.368} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.368} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.779} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.779} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.008} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {1.010} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.211} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.067} {0.000} {0.214} {118.328} {0.936} {1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.317} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.317} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.096} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.096} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.212} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 152
PATH 153
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_7_} {CLK}
  ENDPT {wdata_reg_7_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Recovery} {-0.195}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.936}
    {=} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.368} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.368} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.779} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.779} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.008} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {1.010} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.211} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.067} {0.000} {0.214} {118.328} {0.936} {1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.317} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.317} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.096} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.096} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.212} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 153
PATH 154
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_4_} {CLK}
  ENDPT {wdata_reg_4_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Recovery} {-0.195}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.936}
    {=} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.368} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.368} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.779} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.779} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.008} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {1.010} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.211} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.067} {0.000} {0.214} {118.328} {0.936} {1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.317} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.317} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.096} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.096} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.212} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 154
PATH 155
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_6_} {CLK}
  ENDPT {wdata_reg_6_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Recovery} {-0.195}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.936}
    {=} {Slack Time} {0.342}
  END_SLK_CLC
  SLK 0.342
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.368} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.368} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.779} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.436} {0.779} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.008} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {1.010} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.211} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.067} {0.000} {0.214} {118.328} {0.936} {1.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.317} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.317} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.096} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.096} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.212} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 155
PATH 156
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_9_} {CLK}
  ENDPT {rptr_empty/rbin_reg_9_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.071}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.686}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.341}
    {=} {Slack Time} {0.345}
  END_SLK_CLC
  SLK 0.345
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.370} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.370} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.798} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.801} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.939} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.949} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.772} {1.117} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.772} {1.117} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.158} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.158} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.272} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.272} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.348} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.348} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.408} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.408} {} {} {} 
    INST {rptr_empty/g3643} {A} {^} {Y} {v} {} {INVX1_LVT} {0.033} {0.000} {0.051} {} {1.096} {1.442} {} {2} {(408.68, 585.15) (408.68, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_57} {} {0.000} {0.000} {0.051} {1.852} {1.096} {1.442} {} {} {} 
    INST {rptr_empty/g3635__7098} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.086} {0.000} {0.046} {} {1.182} {1.528} {} {2} {(413.39, 585.00) (413.85, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/n_67} {} {0.000} {0.000} {0.046} {2.960} {1.182} {1.528} {} {} {} 
    INST {rptr_empty/g3690__11} {B0} {v} {SO} {^} {} {HADDX1_LVT} {0.159} {0.000} {0.076} {} {1.341} {1.686} {} {3} {(419.78, 585.30) (420.84, 585.76)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_9_} {} {0.000} {0.000} {0.076} {4.740} {1.341} {1.686} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.320} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.320} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.108} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.111} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.249} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {0.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 156
PATH 157
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_3_} {CLK}
  ENDPT {wdata_reg_3_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Recovery} {-0.194}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.277}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.931}
    {=} {Slack Time} {0.346}
  END_SLK_CLC
  SLK 0.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.372} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.372} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.783} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.437} {0.783} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.013} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.667} {1.014} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.215} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.062} {0.000} {0.212} {118.328} {0.931} {1.277} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.321} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.321} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.091} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.092} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.208} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.217} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 157
PATH 158
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wptr_reg_0_} {CLK}
  ENDPT {wptr_full/wptr_reg_0_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.071}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.312}
    {=} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.373} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.373} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.801} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.804} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.942} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.968} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {^} {} {DFFARX2_LVT} {0.175} {0.000} {0.057} {} {0.794} {1.143} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.478} {0.794} {1.143} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.088} {0.000} {0.049} {} {0.883} {1.231} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.049} {29.167} {0.884} {1.232} {} {} {} 
    INST {wptr_full/g3699__1705} {A3} {^} {Y} {^} {} {AND3X1_LVT} {0.081} {0.000} {0.060} {} {0.965} {1.313} {} {1} {(451.39, 588.50) (450.63, 589.10)} 
    NET {} {} {} {} {} {wptr_full/n_48} {} {0.000} {0.000} {0.060} {1.249} {0.965} {1.313} {} {} {} 
    INST {wptr_full/g3717__9315} {A1} {^} {Y} {v} {} {XOR2X1_LVT} {0.167} {0.000} {0.078} {} {1.132} {1.481} {} {4} {(448.50, 588.65) (447.14, 589.10)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_1_} {} {0.000} {0.000} {0.078} {3.983} {1.132} {1.481} {} {} {} 
    INST {wptr_full/g3674} {A} {v} {Y} {^} {} {INVX1_LVT} {0.057} {0.000} {0.053} {} {1.190} {1.538} {} {2} {(443.79, 588.50) (443.79, 589.10)} 
    NET {} {} {} {} {} {wptr_full/n_70} {} {0.000} {0.000} {0.053} {1.658} {1.190} {1.538} {} {} {} 
    INST {wptr_full/g3661__5122} {A2} {^} {Y} {^} {} {MUX21X1_LVT} {0.122} {0.000} {0.073} {} {1.312} {1.660} {} {2} {(443.49, 591.54) (443.18, 592.45)} 
    NET {} {} {} {} {} {wptr_full/wgraynext_0_} {} {0.000} {0.000} {0.073} {3.486} {1.312} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.323} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.323} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.104} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.108} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.246} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.027} {0.000} {0.103} {103.191} {0.621} {0.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 158
PATH 159
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {0.091}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.312}
    {=} {Slack Time} {0.349}
  END_SLK_CLC
  SLK 0.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.375} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.375} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.802} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.805} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.944} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.969} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.204} {0.000} {0.037} {} {0.823} {1.173} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.037} {0.857} {0.823} {1.173} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.080} {0.000} {0.052} {} {0.903} {1.252} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.052} {7.983} {0.903} {1.253} {} {} {} 
    INST {fifomem/g280__5122} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.215} {0.042} {0.234} {} {1.119} {1.468} {} {2} {(447.90, 564.78) (448.05, 564.63)} 
    NET {} {} {} {} {} {fifomem/n_12} {} {0.000} {0.000} {0.234} {6.175} {1.119} {1.468} {} {} {} 
    INST {fifomem/g278} {A} {^} {Y} {v} {} {INVX1_LVT} {0.005} {0.000} {0.087} {} {1.124} {1.474} {} {1} {(443.94, 595.18) (443.94, 595.79)} 
    NET {} {} {} {} {} {fifomem/n_13} {} {0.000} {0.000} {0.087} {0.775} {1.124} {1.474} {} {} {} 
    INST {fifomem/g269__6260} {A1} {v} {Y} {^} {} {NAND2X2_LVT} {0.168} {0.014} {0.075} {} {1.292} {1.642} {} {1} {(442.42, 595.03) (441.82, 595.79)} 
    NET {} {} {} {} {} {fifomem/n_35} {} {0.020} {0.003} {0.133} {10.192} {1.312} {1.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.324} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.324} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.103} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.107} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.245} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {0.294} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 159
PATH 160
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_8_} {CLK}
  ENDPT {wptr_full/wbin_reg_8_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.620}
    {-} {Setup} {0.063}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.666}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.303}
    {=} {Slack Time} {0.364}
  END_SLK_CLC
  SLK 0.364
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.389} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.389} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.816} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.820} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.958} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {0.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.153} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.153} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.229} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.229} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.285} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.285} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.372} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.372} {} {} {} 
    INST {wptr_full/g3686__6417} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.057} {0.000} {0.124} {} {1.065} {1.428} {} {1} {(450.48, 570.10) (450.02, 570.26)} 
    NET {} {} {} {} {} {wptr_full/n_62} {} {0.000} {0.000} {0.124} {0.852} {1.065} {1.428} {} {} {} 
    INST {wptr_full/FE_OCPC209_n_62} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.102} {0.000} {0.050} {} {1.167} {1.531} {} {3} {(450.33, 571.78) (450.63, 572.38)} 
    NET {} {} {} {} {} {wptr_full/FE_OCPN144_n_62} {} {0.000} {0.000} {0.050} {3.817} {1.167} {1.531} {} {} {} 
    INST {wptr_full/g62} {A2} {v} {Y} {^} {} {OAI22X2_LVT} {0.135} {0.000} {0.043} {} {1.303} {1.666} {} {4} {(444.40, 571.02) (443.49, 571.32)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_8_} {} {0.000} {0.000} {0.043} {4.141} {1.303} {1.666} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.338} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.338} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.089} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.092} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.231} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {103.191} {0.620} {0.256} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 160
PATH 161
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_6_} {CLK}
  ENDPT {wptr_full/wbin_reg_6_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.061}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.667}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.301}
    {=} {Slack Time} {0.366}
  END_SLK_CLC
  SLK 0.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.391} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.391} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.818} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.822} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.960} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {0.986} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.151} {0.000} {0.057} {} {0.771} {1.137} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.434} {0.771} {1.137} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.093} {0.000} {0.045} {} {0.865} {1.230} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.045} {28.646} {0.866} {1.232} {} {} {} 
    INST {wptr_full/g14} {A3} {v} {Y} {v} {} {AND3X1_LVT} {0.106} {0.000} {0.050} {} {0.972} {1.337} {} {2} {(450.48, 585.15) (449.72, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_249} {} {0.000} {0.000} {0.050} {2.174} {0.972} {1.337} {} {} {} 
    INST {wptr_full/g3683__2346} {A3} {v} {Y} {v} {} {AND4X2_LVT} {0.196} {0.000} {0.060} {} {1.168} {1.533} {} {3} {(450.94, 574.82) (449.57, 575.73)} 
    NET {} {} {} {} {} {wptr_full/n_67} {} {0.000} {0.000} {0.060} {10.016} {1.168} {1.533} {} {} {} 
    INST {wptr_full/g3721__2883} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.133} {0.000} {0.036} {} {1.301} {1.667} {} {1} {(447.44, 555.06) (448.66, 555.66)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_6_} {} {0.000} {0.000} {0.036} {0.881} {1.301} {1.667} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.340} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.340} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.087} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.229} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {103.191} {0.618} {0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 161
PATH 162
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_9_} {CLK}
  ENDPT {wptr_full/wbin_reg_9_} {D} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_6_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.069}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.659}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.293}
    {=} {Slack Time} {0.366}
  END_SLK_CLC
  SLK 0.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.391} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.391} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.819} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.822} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.960} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {0.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_6_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.809} {1.175} {} {1} {(450.63, 557.34) (453.98, 557.18)} 
    NET {} {} {} {} {} {wptr_full/n_29} {} {0.000} {0.000} {0.079} {3.524} {0.809} {1.175} {} {} {} 
    INST {wptr_full/FE_OFC123_n_29} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.863} {1.229} {} {15} {(451.39, 553.23) (451.39, 552.62)} 
    NET {} {} {} {} {} {FE_OFN37_waddr_6} {} {0.001} {0.000} {0.068} {17.570} {0.863} {1.229} {} {} {} 
    INST {wptr_full/g3703__6131} {A2} {v} {Y} {v} {} {AND2X1_LVT} {0.090} {0.000} {0.038} {} {0.954} {1.320} {} {2} {(448.96, 568.43) (449.57, 569.04)} 
    NET {} {} {} {} {} {wptr_full/n_47} {} {0.000} {0.000} {0.038} {1.685} {0.954} {1.320} {} {} {} 
    INST {wptr_full/g3697__1617} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.042} {} {1.029} {1.395} {} {3} {(449.57, 573.45) (449.11, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_54} {} {0.000} {0.000} {0.042} {2.392} {1.029} {1.395} {} {} {} 
    INST {wptr_full/g3684__1666} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.118} {0.000} {0.071} {} {1.147} {1.513} {} {3} {(448.05, 573.60) (447.44, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_64} {} {0.000} {0.000} {0.071} {4.810} {1.147} {1.513} {} {} {} 
    INST {wptr_full/g3723__2346} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.146} {0.002} {0.042} {} {1.293} {1.659} {} {1} {(446.83, 569.95) (448.05, 569.34)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_9_} {} {0.000} {0.000} {0.042} {1.414} {1.293} {1.659} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.341} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.341} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.086} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.090} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.228} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {103.191} {0.618} {0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 162
PATH 163
  VIEW  func_max_scenario
  CHECK_TYPE {Recovery Check}
  REF {wdata_reg_0_} {CLK}
  ENDPT {wdata_reg_0_} {RSTB} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wrst_n} {} {^} {leading} {@} {@(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.555}
    {-} {Recovery} {-0.184}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.258}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.888}
    {=} {Slack Time} {0.370}
  END_SLK_CLC
  SLK 0.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wrst_n} {^} {} {} {wrst_n} {} {} {} {0.025} {2505.912} {0.025} {0.395} {} {1} {(880.10, 36.00) } 
    NET {} {} {} {} {} {wrst_n} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.395} {} {} {} 
    INST {io_b_wrst_n} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.411} {0.000} {0.182} {} {0.436} {0.806} {} {1} {(880.10, 36.00) (876.64, 299.58)} 
    NET {} {} {} {} {} {io_b_wrst_n_net} {} {0.000} {0.000} {0.182} {3.792} {0.437} {0.807} {} {} {} 
    INST {FE_PHC215_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.230} {0.000} {0.081} {} {0.666} {1.036} {} {1} {(876.84, 309.12) (877.75, 308.51)} 
    NET {} {} {} {} {} {FE_PHN215_io_b_wrst_n_net} {} {0.001} {0.000} {0.081} {11.390} {0.668} {1.038} {} {} {} 
    INST {FE_PHC220_io_b_wrst_n_net} {A} {^} {Y} {^} {} {NBUFFX32_HVT} {0.201} {0.000} {0.150} {} {0.869} {1.239} {} {50} {(784.27, 309.12) (785.18, 308.51)} 
    NET {} {} {} {} {} {FE_PHN220_io_b_wrst_n_net} {} {0.020} {0.000} {0.177} {118.328} {0.888} {1.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.345} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.345} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.068} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.068} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.184} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {30.490} {0.555} {0.185} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 163
PATH 164
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_8_} {CLK}
  ENDPT {rptr_empty/rbin_reg_8_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.070}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.313}
    {=} {Slack Time} {0.374}
  END_SLK_CLC
  SLK 0.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.400} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.400} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.827} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.830} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.968} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {0.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.168} {0.000} {0.057} {} {0.772} {1.146} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.057} {1.609} {0.772} {1.146} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {^} {Y} {v} {} {INVX2_LVT} {0.042} {0.000} {0.051} {} {0.813} {1.187} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.051} {6.284} {0.813} {1.187} {} {} {} 
    INST {rptr_empty/g3667__1705} {A2} {v} {Y} {v} {} {AND2X2_LVT} {0.114} {0.000} {0.063} {} {0.927} {1.301} {} {8} {(402.75, 573.30) (403.21, 572.69)} 
    NET {} {} {} {} {} {rptr_empty/n_39} {} {0.000} {0.000} {0.063} {7.664} {0.927} {1.301} {} {} {} 
    INST {rptr_empty/FE_RC_1_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.076} {0.000} {0.030} {} {1.003} {1.377} {} {1} {(407.46, 581.66) (407.92, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_0_0} {} {0.000} {0.000} {0.030} {0.849} {1.003} {1.377} {} {} {} 
    INST {rptr_empty/FE_RC_14_0} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.060} {0.000} {0.079} {} {1.063} {1.438} {} {2} {(408.83, 583.33) (408.53, 583.78)} 
    NET {} {} {} {} {} {rptr_empty/n_56} {} {0.000} {0.000} {0.079} {1.967} {1.063} {1.438} {} {} {} 
    INST {rptr_empty/g3636__6131} {A2} {^} {Y} {^} {} {OR3X1_LVT} {0.107} {0.000} {0.054} {} {1.170} {1.544} {} {1} {(407.01, 583.48) (407.46, 582.72)} 
    NET {} {} {} {} {} {rptr_empty/n_63} {} {0.000} {0.000} {0.054} {2.281} {1.170} {1.544} {} {} {} 
    INST {rptr_empty/g3619__4319} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.143} {0.000} {0.071} {} {1.313} {1.687} {} {5} {(409.29, 586.52) (410.50, 586.06)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_8_} {} {0.000} {0.000} {0.071} {6.974} {1.313} {1.687} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.349} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.349} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.078} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.082} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.220} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.232} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 164
PATH 165
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {0.092}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.649}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.275}
    {=} {Slack Time} {0.375}
  END_SLK_CLC
  SLK 0.375
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.400} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.400} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.827} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.831} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.969} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {0.995} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.214} {0.000} {0.041} {} {0.833} {1.208} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.041} {0.865} {0.833} {1.208} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.081} {0.000} {0.066} {} {0.915} {1.290} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.066} {8.114} {0.915} {1.290} {} {} {} 
    INST {fifomem/g283} {A} {^} {Y} {v} {} {INVX1_LVT} {0.032} {0.000} {0.045} {} {0.947} {1.322} {} {2} {(446.98, 565.09) (446.98, 565.70)} 
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.045} {1.808} {0.947} {1.322} {} {} {} 
    INST {fifomem/g279__1705} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.163} {0.028} {0.178} {} {1.110} {1.484} {} {2} {(447.14, 568.13) (446.98, 567.98)} 
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.178} {4.497} {1.110} {1.485} {} {} {} 
    INST {fifomem/g274__3680} {A2} {^} {Y} {^} {} {OR2X2_LVT} {0.143} {0.009} {0.095} {} {1.252} {1.627} {} {1} {(447.29, 596.70) (447.59, 596.25)} 
    NET {} {} {} {} {} {fifomem/n_28} {} {0.022} {0.002} {0.149} {11.273} {1.275} {1.649} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.350} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.350} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.078} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.081} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.219} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 165
PATH 166
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE2}
  ENDPT {fifomem/genblk1_6__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {0.099}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.665}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.278}
    {=} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.412} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.412} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.839} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.843} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.981} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {0.993} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.240} {0.000} {0.077} {} {0.847} {1.234} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.077} {6.091} {0.847} {1.234} {} {} {} 
    INST {fifomem/g293__9945} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.160} {0.005} {0.185} {} {1.007} {1.394} {} {2} {(414.00, 583.63) (413.85, 583.78)} 
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.185} {4.683} {1.007} {1.394} {} {} {} 
    INST {fifomem/g288__5115} {A2} {^} {Y} {^} {} {OR2X4_RVT} {0.241} {0.000} {0.124} {} {1.248} {1.635} {} {1} {(414.46, 548.37) (414.15, 548.82)} 
    NET {} {} {} {} {} {fifomem/n_42} {} {0.029} {0.000} {0.207} {17.778} {1.278} {1.665} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.361} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.361} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.066} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.069} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.207} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {0.226} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 166
PATH 167
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_5_} {CLK}
  ENDPT {wptr_full/wbin_reg_5_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.068}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.661}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.270}
    {=} {Slack Time} {0.391}
  END_SLK_CLC
  SLK 0.391
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.417} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.417} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.844} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.847} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.985} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.202} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.202} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.256} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.256} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.336} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.336} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.428} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.428} {} {} {} 
    INST {wptr_full/fopt} {A} {^} {Y} {v} {} {INVX4_LVT} {0.019} {0.000} {0.030} {} {1.057} {1.448} {} {4} {(453.52, 573.30) (453.52, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_105} {} {0.000} {0.000} {0.030} {3.451} {1.057} {1.448} {} {} {} 
    INST {wptr_full/FE_RC_16_0} {A1} {v} {Y} {v} {} {AND2X1_LVT} {0.070} {0.002} {0.040} {} {1.127} {1.518} {} {1} {(450.78, 564.94) (451.24, 565.70)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_1} {} {0.000} {0.000} {0.040} {2.059} {1.127} {1.518} {} {} {} 
    INST {wptr_full/g3677__3868} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.143} {0.000} {0.058} {} {1.270} {1.661} {} {2} {(446.68, 559.92) (445.46, 559.31)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_5_} {} {0.000} {0.000} {0.058} {3.092} {1.270} {1.661} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.366} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.366} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.061} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.065} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.203} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {103.191} {0.618} {0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 167
PATH 168
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_3_} {CLK}
  ENDPT {wptr_full/wbin_reg_3_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.060}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.670}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.277}
    {=} {Slack Time} {0.393}
  END_SLK_CLC
  SLK 0.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.418} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.418} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.846} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.849} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.987} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.151} {0.000} {0.057} {} {0.771} {1.164} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.434} {0.771} {1.164} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.093} {0.000} {0.045} {} {0.865} {1.258} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.045} {28.646} {0.866} {1.259} {} {} {} 
    INST {wptr_full/g14} {A3} {v} {Y} {v} {} {AND3X1_LVT} {0.106} {0.000} {0.050} {} {0.972} {1.365} {} {2} {(450.48, 585.15) (449.72, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_249} {} {0.000} {0.000} {0.050} {2.174} {0.972} {1.365} {} {} {} 
    INST {wptr_full/g13} {A2} {v} {Y} {v} {} {AND2X1_LVT} {0.079} {0.000} {0.061} {} {1.051} {1.444} {} {1} {(448.81, 585.15) (448.20, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_250} {} {0.000} {0.000} {0.061} {1.358} {1.051} {1.444} {} {} {} 
    INST {wptr_full/g3670__6131} {B0} {v} {C1} {v} {} {HADDX2_LVT} {0.100} {0.000} {0.050} {} {1.150} {1.543} {} {7} {(447.14, 583.18) (446.22, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_73} {} {0.000} {0.000} {0.050} {4.596} {1.150} {1.543} {} {} {} 
    INST {wptr_full/g3719__9945} {A0} {v} {SO} {^} {} {HADDX1_LVT} {0.127} {0.000} {0.034} {} {1.277} {1.670} {} {1} {(444.40, 581.81) (445.62, 582.42)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_3_} {} {0.000} {0.000} {0.034} {0.708} {1.277} {1.670} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.368} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.368} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.059} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.063} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.201} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 168
PATH 169
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {0.095}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.658}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.261}
    {=} {Slack Time} {0.397}
  END_SLK_CLC
  SLK 0.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.423} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.423} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.850} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.853} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.992} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {1.017} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.214} {0.000} {0.041} {} {0.833} {1.231} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.041} {0.865} {0.833} {1.231} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.081} {0.000} {0.066} {} {0.915} {1.312} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.066} {8.114} {0.915} {1.312} {} {} {} 
    INST {fifomem/g283} {A} {^} {Y} {v} {} {INVX1_LVT} {0.032} {0.000} {0.045} {} {0.947} {1.344} {} {2} {(446.98, 565.09) (446.98, 565.70)} 
    NET {} {} {} {} {} {fifomem/n_9} {} {0.000} {0.000} {0.045} {1.808} {0.947} {1.344} {} {} {} 
    INST {fifomem/g279__1705} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.163} {0.028} {0.178} {} {1.110} {1.507} {} {2} {(447.14, 568.13) (446.98, 567.98)} 
    NET {} {} {} {} {} {fifomem/n_14} {} {0.000} {0.000} {0.178} {4.497} {1.110} {1.507} {} {} {} 
    INST {fifomem/g277} {A} {^} {Y} {v} {} {INVX1_LVT} {0.013} {0.000} {0.072} {} {1.123} {1.520} {} {1} {(445.92, 596.70) (445.92, 596.10)} 
    NET {} {} {} {} {} {fifomem/n_15} {} {0.000} {0.000} {0.072} {0.854} {1.123} {1.520} {} {} {} 
    INST {fifomem/g273__6783} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.113} {0.007} {0.107} {} {1.236} {1.633} {} {1} {(444.55, 597.01) (444.40, 597.16)} 
    NET {} {} {} {} {} {fifomem/n_32} {} {0.025} {0.002} {0.176} {2.351} {1.261} {1.658} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.372} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.372} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.055} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.059} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.197} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 169
PATH 170
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_5_} {CLK}
  ENDPT {rptr_empty/rbin_reg_5_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.289}
    {=} {Slack Time} {0.401}
  END_SLK_CLC
  SLK 0.401
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.426} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.426} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.854} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.857} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.995} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.007} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.177} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.177} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.224} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.224} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.344} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.344} {} {} {} 
    INST {rptr_empty/FE_DBTC0_n_199} {A} {v} {Y} {^} {} {INVX0_LVT} {0.061} {0.000} {0.053} {} {1.005} {1.406} {} {2} {(405.49, 571.78) (405.34, 572.08)} 
    NET {} {} {} {} {} {rptr_empty/FE_DBTN0_n_199} {} {0.000} {0.000} {0.053} {1.663} {1.005} {1.406} {} {} {} 
    INST {rptr_empty/g3640__7482} {A1} {^} {Y} {^} {} {AO221X1_LVT} {0.110} {0.000} {0.050} {} {1.115} {1.516} {} {1} {(402.60, 570.10) (403.82, 569.34)} 
    NET {} {} {} {} {} {rptr_empty/n_59} {} {0.000} {0.000} {0.050} {0.999} {1.115} {1.516} {} {} {} 
    INST {rptr_empty/g3626__3680} {A5} {^} {Y} {v} {} {AOI221X1_LVT} {0.121} {0.000} {0.051} {} {1.235} {1.637} {} {3} {(407.31, 569.95) (408.07, 569.34)} 
    NET {} {} {} {} {} {rptr_empty/n_70} {} {0.000} {0.000} {0.051} {3.261} {1.235} {1.637} {} {} {} 
    INST {rptr_empty/FE_OFC169_n_70} {A} {v} {Y} {^} {} {INVX1_LVT} {0.053} {0.000} {0.049} {} {1.289} {1.690} {} {3} {(409.59, 559.92) (409.59, 559.31)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_5_} {} {0.000} {0.000} {0.049} {2.509} {1.289} {1.690} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.376} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.376} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.052} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.055} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.193} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 170
PATH 171
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE2}
  ENDPT {fifomem/genblk1_2__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {0.095}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.668}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.262}
    {=} {Slack Time} {0.405}
  END_SLK_CLC
  SLK 0.405
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.431} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.431} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.858} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.861} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.999} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {1.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.240} {0.000} {0.077} {} {0.847} {1.252} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.077} {6.091} {0.847} {1.252} {} {} {} 
    INST {fifomem/g293__9945} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.160} {0.005} {0.185} {} {1.007} {1.412} {} {2} {(414.00, 583.63) (413.85, 583.78)} 
    NET {} {} {} {} {} {fifomem/n_7} {} {0.000} {0.000} {0.185} {4.683} {1.007} {1.412} {} {} {} 
    INST {fifomem/g287__1881} {A2} {^} {Y} {^} {} {OR2X4_RVT} {0.231} {0.000} {0.109} {} {1.238} {1.643} {} {1} {(413.54, 549.89) (413.24, 549.43)} 
    NET {} {} {} {} {} {fifomem/n_38} {} {0.025} {0.000} {0.166} {13.861} {1.262} {1.668} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.380} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.380} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.047} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.051} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.189} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 171
PATH 172
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rptr_reg_0_} {CLK}
  ENDPT {rptr_empty/rptr_reg_0_} {D} {DFFARX1_RVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rempty_reg} {QN} {DFFASX2_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.103}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.654}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.247}
    {=} {Slack Time} {0.406}
  END_SLK_CLC
  SLK 0.406
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.432} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.432} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.859} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.862} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.000} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rempty_reg} {CLK} {^} {QN} {^} {} {DFFASX2_LVT} {0.222} {0.000} {0.097} {} {0.829} {1.235} {} {5} {(420.08, 577.70) (416.58, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/n_26} {} {0.000} {0.000} {0.097} {5.642} {0.829} {1.235} {} {} {} 
    INST {rptr_empty/FE_OCPC214_n_26} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.066} {0.000} {0.038} {} {0.895} {1.301} {} {2} {(411.87, 578.46) (412.18, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN214_n_26} {} {0.000} {0.000} {0.038} {1.590} {0.895} {1.301} {} {} {} 
    INST {rptr_empty/g3661__5526} {A2} {^} {Y} {^} {} {AND2X1_LVT} {0.072} {0.000} {0.060} {} {0.967} {1.373} {} {2} {(411.57, 581.81) (412.18, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/n_43} {} {0.000} {0.000} {0.060} {2.312} {0.967} {1.373} {} {} {} 
    INST {rptr_empty/g3682__7098} {A0} {^} {SO} {v} {} {HADDX1_LVT} {0.132} {0.000} {0.055} {} {1.099} {1.505} {} {2} {(413.54, 579.98) (414.76, 579.38)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_0_} {} {0.000} {0.000} {0.055} {2.426} {1.099} {1.505} {} {} {} 
    INST {rptr_empty/g3611__5107} {S0} {v} {Y} {v} {} {MUX21X1_LVT} {0.148} {0.003} {0.073} {} {1.247} {1.654} {} {2} {(416.58, 575.12) (417.65, 575.73)} 
    NET {} {} {} {} {} {rptr_empty/rgraynext_0_} {} {0.000} {0.000} {0.073} {3.090} {1.247} {1.654} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.381} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.381} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.046} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.050} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.188} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 172
PATH 173
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_7_} {CLK}
  ENDPT {wptr_full/wbin_reg_7_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.072}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.656}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.246}
    {=} {Slack Time} {0.410}
  END_SLK_CLC
  SLK 0.410
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.436} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.436} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.863} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.866} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.004} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.031} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.221} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.221} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.275} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.275} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.355} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.355} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.447} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.447} {} {} {} 
    INST {wptr_full/fopt} {A} {^} {Y} {v} {} {INVX4_LVT} {0.019} {0.000} {0.030} {} {1.057} {1.467} {} {4} {(453.52, 573.30) (453.52, 572.69)} 
    NET {} {} {} {} {} {wptr_full/n_105} {} {0.000} {0.000} {0.030} {3.451} {1.057} {1.467} {} {} {} 
    INST {wptr_full/g3682__2883} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.057} {0.000} {0.061} {} {1.114} {1.524} {} {1} {(453.22, 568.43) (453.22, 567.98)} 
    NET {} {} {} {} {} {wptr_full/n_65} {} {0.000} {0.000} {0.061} {0.936} {1.114} {1.524} {} {} {} 
    INST {wptr_full/g3672__5115} {A1} {^} {Y} {^} {} {AO21X2_LVT} {0.132} {0.000} {0.078} {} {1.246} {1.656} {} {5} {(451.09, 566.76) (451.54, 566.61)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_7_} {} {0.000} {0.000} {0.078} {6.420} {1.246} {1.656} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.385} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.385} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.042} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.046} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.184} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {103.191} {0.618} {0.208} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 173
PATH 174
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_7_} {CLK}
  ENDPT {wdata_reg_7_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[7]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.089}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.581}
    {=} {Slack Time} {0.413}
  END_SLK_CLC
  SLK 0.413
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[7]} {^} {} {} {wdata_in[7]} {} {} {} {0.025} {2505.912} {0.125} {0.539} {} {1} {(1164.10, 880.10) } 
    NET {} {} {} {} {} {wdata_in[7]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.539} {} {} {} 
    INST {io_r_wdata_in_7_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.437} {0.000} {0.211} {} {0.562} {0.975} {} {1} {(1164.10, 880.10) (900.52, 876.64)} 
    NET {} {} {} {} {} {io_r_wdata_in_7__net} {} {0.019} {0.000} {0.213} {42.193} {0.581} {0.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.388} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.388} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.025} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.025} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.141} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.150} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 174
PATH 175
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_6_} {CLK}
  ENDPT {rptr_empty/rbin_reg_6_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.064}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.276}
    {=} {Slack Time} {0.414}
  END_SLK_CLC
  SLK 0.414
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.439} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.439} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.866} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.870} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.008} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.189} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.189} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.237} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.237} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.357} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.357} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.433} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.433} {} {} {} 
    INST {rptr_empty/g76} {A3} {v} {Y} {^} {} {NAND3X2_LVT} {0.139} {0.000} {0.044} {} {1.158} {1.571} {} {2} {(409.59, 571.78) (410.66, 572.38)} 
    NET {} {} {} {} {} {rptr_empty/n_156} {} {0.000} {0.000} {0.044} {3.317} {1.158} {1.571} {} {} {} 
    INST {rptr_empty/g3621__5526} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.118} {0.000} {0.050} {} {1.276} {1.689} {} {3} {(411.26, 566.46) (412.48, 566.00)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_6_} {} {0.000} {0.000} {0.050} {2.885} {1.276} {1.689} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.388} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.388} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.039} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.043} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.181} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 175
PATH 176
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_4_} {CLK}
  ENDPT {wptr_full/wbin_reg_4_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.618}
    {-} {Setup} {0.070}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.658}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.242}
    {=} {Slack Time} {0.416}
  END_SLK_CLC
  SLK 0.416
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.441} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.441} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.868} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.872} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.010} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.191} {0.000} {0.079} {} {0.811} {1.227} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.079} {3.507} {0.811} {1.227} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {^} {Y} {v} {} {INVX4_LVT} {0.054} {0.000} {0.068} {} {0.865} {1.280} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.068} {17.669} {0.865} {1.281} {} {} {} 
    INST {wptr_full/g3702__7098} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.080} {0.000} {0.069} {} {0.945} {1.360} {} {1} {(454.43, 583.33) (454.43, 583.78)} 
    NET {} {} {} {} {} {wptr_full/n_46} {} {0.000} {0.000} {0.069} {1.028} {0.945} {1.360} {} {} {} 
    INST {wptr_full/g3693__8428} {A1} {^} {Y} {^} {} {OR2X2_LVT} {0.093} {0.000} {0.049} {} {1.037} {1.453} {} {2} {(453.22, 581.66) (452.61, 582.26)} 
    NET {} {} {} {} {} {wptr_full/n_56} {} {0.000} {0.000} {0.049} {4.338} {1.037} {1.453} {} {} {} 
    INST {wptr_full/g3681__9945} {A2} {^} {Y} {^} {} {OR2X1_LVT} {0.071} {0.000} {0.046} {} {1.108} {1.524} {} {1} {(452.30, 575.12) (452.61, 575.58)} 
    NET {} {} {} {} {} {wptr_full/n_66} {} {0.000} {0.000} {0.046} {1.859} {1.108} {1.524} {} {} {} 
    INST {wptr_full/g3676__7482} {A1} {^} {Y} {^} {} {XNOR2X2_LVT} {0.134} {0.000} {0.067} {} {1.242} {1.658} {} {3} {(453.06, 576.49) (451.85, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_4_} {} {0.000} {0.000} {0.067} {5.720} {1.242} {1.658} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.390} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.390} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.037} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.040} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.179} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {103.191} {0.618} {0.202} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 176
PATH 177
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_10_} {CLK}
  ENDPT {wptr_full/wbin_reg_10_} {D} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.063}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.668}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.244}
    {=} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.449} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.449} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.876} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.880} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.018} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.213} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.213} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.289} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.000} {0.000} {0.073} {17.872} {0.866} {1.289} {} {} {} 
    INST {wptr_full/FE_RC_32_0} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.081} {} {0.922} {1.345} {} {1} {(450.78, 583.48) (451.24, 583.63)} 
    NET {} {} {} {} {} {wptr_full/FE_RN_12_0} {} {0.000} {0.000} {0.081} {0.821} {0.922} {1.345} {} {} {} 
    INST {wptr_full/FE_RC_33_0} {A} {v} {Y} {^} {} {INVX1_LVT} {0.086} {0.003} {0.078} {} {1.008} {1.431} {} {4} {(450.02, 583.33) (450.02, 582.72)} 
    NET {} {} {} {} {} {wptr_full/n_50} {} {0.000} {0.000} {0.078} {4.436} {1.008} {1.431} {} {} {} 
    INST {wptr_full/g3687__5477} {A1} {^} {Y} {^} {} {AND2X1_LVT} {0.063} {0.000} {0.036} {} {1.071} {1.494} {} {1} {(450.02, 578.31) (450.48, 579.07)} 
    NET {} {} {} {} {} {wptr_full/n_61} {} {0.000} {0.000} {0.036} {0.973} {1.071} {1.494} {} {} {} 
    INST {wptr_full/g3680__9315} {A1} {^} {Y} {v} {} {NAND4X0_LVT} {0.056} {0.000} {0.121} {} {1.126} {1.550} {} {1} {(450.18, 576.79) (449.72, 576.94)} 
    NET {} {} {} {} {} {wptr_full/n_68} {} {0.000} {0.000} {0.121} {1.049} {1.126} {1.550} {} {} {} 
    INST {wptr_full/g3665__7098} {A3} {v} {Y} {v} {} {AO22X1_LVT} {0.118} {0.000} {0.060} {} {1.244} {1.668} {} {3} {(446.22, 576.03) (445.77, 576.03)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_10_} {} {0.000} {0.000} {0.060} {3.532} {1.244} {1.668} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.398} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.398} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.029} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.171} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 177
PATH 178
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_6_} {CLK}
  ENDPT {wdata_reg_6_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[6]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.089}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.571}
    {=} {Slack Time} {0.424}
  END_SLK_CLC
  SLK 0.424
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[6]} {^} {} {} {wdata_in[6]} {} {} {} {0.025} {2505.912} {0.125} {0.549} {} {1} {(1164.10, 800.08) } 
    NET {} {} {} {} {} {wdata_in[6]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.549} {} {} {} 
    INST {io_r_wdata_in_6_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.433} {0.000} {0.205} {} {0.558} {0.982} {} {1} {(1164.10, 800.08) (900.52, 796.63)} 
    NET {} {} {} {} {} {io_r_wdata_in_6__net} {} {0.013} {0.000} {0.206} {35.261} {0.571} {0.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.398} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.398} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.014} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.014} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.131} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.140} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 178
PATH 179
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_5_} {CLK}
  ENDPT {wdata_reg_5_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[5]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.563}
    {=} {Slack Time} {0.432}
  END_SLK_CLC
  SLK 0.432
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[5]} {^} {} {} {wdata_in[5]} {} {} {} {0.025} {2505.912} {0.125} {0.558} {} {1} {(1164.10, 720.07) } 
    NET {} {} {} {} {} {wdata_in[5]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.558} {} {} {} 
    INST {io_r_wdata_in_5_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.429} {0.000} {0.201} {} {0.554} {0.987} {} {1} {(1164.10, 720.07) (900.52, 716.62)} 
    NET {} {} {} {} {} {io_r_wdata_in_5__net} {} {0.009} {0.000} {0.201} {29.219} {0.563} {0.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.407} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.407} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.005} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.005} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.122} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.131} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 179
PATH 180
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE2}
  ENDPT {fifomem/genblk1_1__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.670}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.235}
    {=} {Slack Time} {0.435}
  END_SLK_CLC
  SLK 0.435
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.460} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.460} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.888} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.891} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.029} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {1.042} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.255} {0.000} {0.095} {} {0.862} {1.297} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.095} {6.191} {0.862} {1.297} {} {} {} 
    INST {fifomem/FE_OFC175_raddr_8} {A} {^} {Y} {v} {} {INVX1_LVT} {0.029} {0.000} {0.053} {} {0.891} {1.326} {} {2} {(416.43, 586.67) (416.43, 586.06)} 
    NET {} {} {} {} {} {fifomem/n_0} {} {0.000} {0.000} {0.053} {1.482} {0.891} {1.326} {} {} {} 
    INST {fifomem/g292__9315} {A1} {v} {Y} {v} {} {AND2X2_RVT} {0.163} {0.004} {0.090} {} {1.054} {1.489} {} {2} {(417.65, 588.34) (417.95, 589.10)} 
    NET {} {} {} {} {} {fifomem/n_8} {} {0.000} {0.000} {0.090} {6.854} {1.054} {1.489} {} {} {} 
    INST {fifomem/g289__7482} {A1} {v} {Y} {^} {} {NAND2X2_LVT} {0.162} {0.007} {0.076} {} {1.217} {1.652} {} {1} {(424.34, 550.04) (424.94, 549.28)} 
    NET {} {} {} {} {} {fifomem/n_37} {} {0.018} {0.001} {0.135} {10.429} {1.235} {1.670} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.410} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.410} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.018} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {0.021} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.159} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.155} {85.461} {0.613} {0.178} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 180
PATH 181
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_1_} {CLK}
  ENDPT {wdata_reg_1_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[1]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.558}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.553}
    {=} {Slack Time} {0.437}
  END_SLK_CLC
  SLK 0.437
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[1]} {^} {} {} {wdata_in[1]} {} {} {} {0.025} {2505.912} {0.125} {0.563} {} {1} {(1164.10, 400.01) } 
    NET {} {} {} {} {} {wdata_in[1]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.563} {} {} {} 
    INST {io_r_wdata_in_1_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.423} {0.000} {0.195} {} {0.549} {0.986} {} {1} {(1164.10, 400.01) (900.52, 396.56)} 
    NET {} {} {} {} {} {io_r_wdata_in_1__net} {} {0.005} {0.000} {0.195} {21.317} {0.553} {0.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.412} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.412} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {0.000} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.117} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.065} {30.490} {0.558} {0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 181
PATH 182
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_0_} {CLK}
  ENDPT {wdata_reg_0_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[0]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.555}
    {-} {Setup} {0.087}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.988}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.549}
    {=} {Slack Time} {0.438}
  END_SLK_CLC
  SLK 0.438
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[0]} {^} {} {} {wdata_in[0]} {} {} {} {0.025} {2505.912} {0.125} {0.564} {} {1} {(1164.10, 320.00) } 
    NET {} {} {} {} {} {wdata_in[0]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.564} {} {} {} 
    INST {io_r_wdata_in_0_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.421} {0.000} {0.192} {} {0.546} {0.984} {} {1} {(1164.10, 320.00) (900.52, 316.55)} 
    NET {} {} {} {} {} {io_r_wdata_in_0__net} {} {0.003} {0.000} {0.192} {17.309} {0.549} {0.988} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.413} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.413} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {-0.000} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {-0.000} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.116} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.064} {30.490} {0.555} {0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 182
PATH 183
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_4_} {CLK}
  ENDPT {wdata_reg_4_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[4]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.556}
    {=} {Slack Time} {0.440}
  END_SLK_CLC
  SLK 0.440
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[4]} {^} {} {} {wdata_in[4]} {} {} {} {0.025} {2505.912} {0.125} {0.566} {} {1} {(1164.10, 640.06) } 
    NET {} {} {} {} {} {wdata_in[4]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.566} {} {} {} 
    INST {io_r_wdata_in_4_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.425} {0.000} {0.196} {} {0.550} {0.990} {} {1} {(1164.10, 640.06) (900.52, 636.60)} 
    NET {} {} {} {} {} {io_r_wdata_in_4__net} {} {0.006} {0.000} {0.196} {23.213} {0.556} {0.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.415} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.415} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {-0.003} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {-0.002} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.114} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.123} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 183
PATH 184
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_3_} {CLK}
  ENDPT {wdata_reg_3_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[3]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.563}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.553}
    {=} {Slack Time} {0.442}
  END_SLK_CLC
  SLK 0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[3]} {^} {} {} {wdata_in[3]} {} {} {} {0.025} {2505.912} {0.125} {0.567} {} {1} {(1164.10, 560.04) } 
    NET {} {} {} {} {} {wdata_in[3]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.567} {} {} {} 
    INST {io_r_wdata_in_3_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.423} {0.000} {0.195} {} {0.549} {0.991} {} {1} {(1164.10, 560.04) (900.52, 556.59)} 
    NET {} {} {} {} {} {io_r_wdata_in_3__net} {} {0.005} {0.000} {0.195} {21.356} {0.553} {0.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.417} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.417} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {-0.004} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {-0.004} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.112} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.065} {30.490} {0.563} {0.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 184
PATH 185
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wdata_reg_2_} {CLK}
  ENDPT {wdata_reg_2_} {D} {DFFARX1_LVT} {^} {leading} {wclk2x} {wclk2x(C)(P)(func_max_scenario)*}
  BEGINPT {} {wdata_in[2]} {} {^} {leading} {wclk2x} {wclk2x(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.561}
    {-} {Setup} {0.087}
    {+} {Phase Shift} {0.590}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {0.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.549}
    {=} {Slack Time} {0.445}
  END_SLK_CLC
  SLK 0.445
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {+} {Drive Adjustment} {0.025}
    {+} {Network Insertion Delay} {0.100}
    {=} {Beginpoint Arrival Time} {0.125}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {wdata_in[2]} {^} {} {} {wdata_in[2]} {} {} {} {0.025} {2505.912} {0.125} {0.570} {} {1} {(1164.10, 480.03) } 
    NET {} {} {} {} {} {wdata_in[2]} {} {0.000} {0.000} {0.025} {2505.912} {0.125} {0.570} {} {} {} 
    INST {io_r_wdata_in_2_} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.421} {0.000} {0.192} {} {0.546} {0.991} {} {1} {(1164.10, 480.03) (900.52, 476.58)} 
    NET {} {} {} {} {} {io_r_wdata_in_2__net} {} {0.003} {0.000} {0.192} {17.182} {0.549} {0.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk2x} {^} {} {} {wclk2x} {} {} {} {0.025} {2505.912} {0.025} {-0.419} {} {1} {(693.40, 36.00) } 
    NET {} {} {} {} {} {wclk2x} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.419} {} {} {} 
    INST {io_b_wclk2x} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.412} {0.000} {0.184} {} {0.438} {-0.007} {} {1} {(693.40, 36.00) (689.95, 299.58)} 
    NET {} {} {} {} {} {io_b_wclk2x_net} {} {0.000} {0.000} {0.184} {4.672} {0.438} {-0.007} {} {} {} 
    INST {CTS_ccl_a_buf_00003} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.117} {0.000} {0.064} {} {0.554} {0.110} {} {8} {(690.49, 322.50) (691.40, 321.89)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.065} {30.490} {0.561} {0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 185
PATH 186
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_2_} {CLK}
  ENDPT {wptr_full/wbin_reg_2_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.066}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.665}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.216}
    {=} {Slack Time} {0.448}
  END_SLK_CLC
  SLK 0.448
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.474} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.474} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.901} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.904} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.043} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.151} {0.000} {0.057} {} {0.771} {1.220} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.434} {0.771} {1.220} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.093} {0.000} {0.045} {} {0.865} {1.313} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.045} {28.646} {0.866} {1.314} {} {} {} 
    INST {wptr_full/g14} {A3} {v} {Y} {v} {} {AND3X1_LVT} {0.106} {0.000} {0.050} {} {0.972} {1.420} {} {2} {(450.48, 585.15) (449.72, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_249} {} {0.000} {0.000} {0.050} {2.174} {0.972} {1.420} {} {} {} 
    INST {wptr_full/g13} {A2} {v} {Y} {v} {} {AND2X1_LVT} {0.079} {0.000} {0.061} {} {1.051} {1.499} {} {1} {(448.81, 585.15) (448.20, 585.76)} 
    NET {} {} {} {} {} {wptr_full/n_250} {} {0.000} {0.000} {0.061} {1.358} {1.051} {1.499} {} {} {} 
    INST {wptr_full/g3670__6131} {B0} {v} {SO} {^} {} {HADDX2_LVT} {0.166} {0.000} {0.052} {} {1.216} {1.665} {} {7} {(447.14, 583.18) (445.92, 583.63)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_2_} {} {0.000} {0.000} {0.052} {4.457} {1.216} {1.665} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.423} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.423} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.004} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {0.008} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.146} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.172} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 186
PATH 187
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_4_} {CLK}
  ENDPT {rptr_empty/rbin_reg_4_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.066}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.688}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.231}
    {=} {Slack Time} {0.457}
  END_SLK_CLC
  SLK 0.457
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.482} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.482} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.910} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.913} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.051} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.171} {0.000} {0.078} {} {0.775} {1.232} {} {3} {(406.55, 564.02) (403.21, 563.87)} 
    NET {} {} {} {} {} {rptr_empty/n_20} {} {0.000} {0.000} {0.078} {3.811} {0.775} {1.232} {} {} {} 
    INST {rptr_empty/FE_OFC115_n_20} {A} {v} {Y} {^} {} {INVX2_LVT} {0.079} {0.000} {0.073} {} {0.853} {1.310} {} {6} {(402.45, 571.78) (402.45, 572.38)} 
    NET {} {} {} {} {} {raddr_4_} {} {0.000} {0.000} {0.073} {8.564} {0.854} {1.310} {} {} {} 
    INST {rptr_empty/FE_OFC116_n_20} {A} {^} {Y} {v} {} {INVX1_LVT} {0.041} {0.000} {0.055} {} {0.894} {1.351} {} {4} {(403.06, 575.12) (403.06, 575.73)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN11_raddr_4} {} {0.000} {0.000} {0.055} {2.699} {0.894} {1.351} {} {} {} 
    INST {rptr_empty/g3639__5115} {A1} {v} {Y} {v} {} {OA222X1_LVT} {0.152} {0.000} {0.063} {} {1.047} {1.504} {} {1} {(403.97, 576.64) (402.60, 577.10)} 
    NET {} {} {} {} {} {rptr_empty/n_60} {} {0.000} {0.000} {0.063} {1.164} {1.047} {1.504} {} {} {} 
    INST {rptr_empty/g3625__6783} {A5} {v} {Y} {v} {} {OA221X1_LVT} {0.128} {0.000} {0.093} {} {1.175} {1.632} {} {3} {(405.79, 573.14) (406.25, 573.75)} 
    NET {} {} {} {} {} {rptr_empty/n_71} {} {0.000} {0.000} {0.093} {4.752} {1.175} {1.632} {} {} {} 
    INST {rptr_empty/g3622} {A} {v} {Y} {^} {} {INVX2_LVT} {0.056} {0.000} {0.055} {} {1.231} {1.688} {} {3} {(408.83, 563.26) (408.83, 562.66)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_4_} {} {0.000} {0.000} {0.055} {2.618} {1.231} {1.688} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.432} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.432} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.004} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.001} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.137} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 187
PATH 188
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_7_} {CLK}
  ENDPT {rptr_empty/rbin_reg_7_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.072}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.684}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.219}
    {=} {Slack Time} {0.465}
  END_SLK_CLC
  SLK 0.465
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.491} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.491} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.918} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.922} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.060} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.241} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.241} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.289} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.289} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.409} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.409} {} {} {} 
    INST {rptr_empty/g3644__9315} {A2} {v} {Y} {v} {} {AND2X1_LVT} {0.083} {0.000} {0.032} {} {1.026} {1.491} {} {1} {(406.25, 576.64) (406.86, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/n_55} {} {0.000} {0.000} {0.032} {0.960} {1.026} {1.491} {} {} {} 
    INST {rptr_empty/g3638__1881} {A1} {v} {Y} {^} {} {NAND3X0_LVT} {0.047} {0.000} {0.106} {} {1.073} {1.538} {} {1} {(408.22, 578.46) (408.53, 578.01)} 
    NET {} {} {} {} {} {rptr_empty/n_61} {} {0.000} {0.000} {0.106} {0.927} {1.073} {1.538} {} {} {} 
    INST {rptr_empty/g77} {A1} {^} {Y} {^} {} {AO21X2_LVT} {0.146} {0.000} {0.083} {} {1.219} {1.684} {} {4} {(409.74, 580.14) (410.20, 579.98)} 
    NET {} {} {} {} {} {rptr_empty/n_158} {} {0.000} {0.000} {0.083} {7.115} {1.219} {1.684} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.440} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.440} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.013} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.009} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.129} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.607} {0.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 188
PATH 189
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE2}
  ENDPT {fifomem/genblk1_7__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.628}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.222}
    {=} {Slack Time} {0.467}
  END_SLK_CLC
  SLK 0.467
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.493} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.493} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.920} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.923} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.061} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {1.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.240} {0.000} {0.077} {} {0.847} {1.314} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.077} {6.091} {0.847} {1.314} {} {} {} 
    INST {fifomem/g297__2346} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.210} {0.023} {0.236} {} {1.057} {1.524} {} {2} {(418.10, 584.85) (417.95, 584.70)} 
    NET {} {} {} {} {} {fifomem/n_3} {} {0.000} {0.000} {0.236} {6.244} {1.057} {1.524} {} {} {} 
    INST {fifomem/g295} {A} {^} {Y} {v} {} {INVX1_LVT} {0.006} {0.000} {0.088} {} {1.063} {1.531} {} {1} {(421.75, 595.18) (421.75, 595.79)} 
    NET {} {} {} {} {} {fifomem/n_4} {} {0.000} {0.000} {0.088} {0.818} {1.063} {1.531} {} {} {} 
    INST {fifomem/g286__6131} {A1} {v} {Y} {^} {} {NAND2X4_LVT} {0.145} {0.000} {0.055} {} {1.209} {1.676} {} {1} {(422.06, 596.86) (422.51, 596.10)} 
    NET {} {} {} {} {} {fifomem/n_43} {} {0.013} {0.000} {0.093} {11.599} {1.222} {1.689} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.442} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.442} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.015} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.011} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.127} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.034} {0.000} {0.142} {85.461} {0.628} {0.161} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 189
PATH 190
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_3_} {CLK}
  ENDPT {rptr_empty/rbin_reg_3_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.065}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.210}
    {=} {Slack Time} {0.479}
  END_SLK_CLC
  SLK 0.479
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.504} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.504} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.931} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.935} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.073} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.254} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.254} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.302} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.302} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.422} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.422} {} {} {} 
    INST {rptr_empty/g3642__6161} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.103} {0.000} {0.056} {} {1.046} {1.524} {} {1} {(405.64, 568.13) (405.03, 569.04)} 
    NET {} {} {} {} {} {rptr_empty/n_58} {} {0.000} {0.000} {0.056} {1.354} {1.046} {1.524} {} {} {} 
    INST {rptr_empty/g3686__1881} {B0} {v} {SO} {^} {} {HADDX2_LVT} {0.164} {0.000} {0.053} {} {1.210} {1.689} {} {3} {(405.03, 565.24) (406.25, 564.78)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_3_} {} {0.000} {0.000} {0.053} {4.655} {1.210} {1.689} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.453} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.453} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.026} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.022} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.116} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 190
PATH 191
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {CSB1} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_8_} {Q} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {0.093}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.662}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.175}
    {=} {Slack Time} {0.487}
  END_SLK_CLC
  SLK 0.487
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.512} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.512} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.939} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.943} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.081} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.025} {0.000} {0.103} {111.675} {0.620} {1.106} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_8_} {CLK} {^} {Q} {v} {} {DFFARX1_LVT} {0.204} {0.000} {0.037} {} {0.823} {1.310} {} {1} {(441.51, 564.02) (444.55, 562.66)} 
    NET {} {} {} {} {} {wptr_full/FE_OFN40_waddr_8} {} {0.000} {0.000} {0.037} {0.857} {0.823} {1.310} {} {} {} 
    INST {wptr_full/FE_OFC40_waddr_8} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.080} {0.000} {0.052} {} {0.903} {1.390} {} {8} {(443.79, 565.09) (443.49, 565.70)} 
    NET {} {} {} {} {} {waddr_8_} {} {0.000} {0.000} {0.052} {7.983} {0.903} {1.390} {} {} {} 
    INST {fifomem/g276__2802} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.116} {0.008} {0.129} {} {1.019} {1.506} {} {2} {(445.31, 564.78) (445.46, 564.63)} 
    NET {} {} {} {} {} {fifomem/n_16} {} {0.000} {0.000} {0.129} {3.020} {1.019} {1.506} {} {} {} 
    INST {fifomem/g271__8428} {A2} {^} {Y} {^} {} {OR2X2_LVT} {0.134} {0.000} {0.099} {} {1.153} {1.640} {} {1} {(445.46, 549.89) (445.16, 549.43)} 
    NET {} {} {} {} {} {fifomem/n_34} {} {0.022} {0.000} {0.154} {13.222} {1.175} {1.662} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.461} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.461} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.034} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.031} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.108} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {0.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 191
PATH 192
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.026}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.752}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.264}
    {=} {Slack Time} {0.488}
  END_SLK_CLC
  SLK 0.488
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.514} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.514} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.941} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.944} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.083} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.109} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.058} {} {0.771} {1.259} {} {1} {(448.81, 594.12) (445.46, 593.97)} 
    NET {} {} {} {} {} {wptr_full/n_23} {} {0.000} {0.000} {0.058} {1.725} {0.771} {1.259} {} {} {} 
    INST {wptr_full/FE_OFC109_n_23} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.003} {0.074} {} {0.848} {1.336} {} {7} {(446.38, 591.84) (446.38, 592.45)} 
    NET {} {} {} {} {} {waddr_0_} {} {0.000} {0.000} {0.074} {9.740} {0.848} {1.336} {} {} {} 
    INST {fifomem/FE_OFC111_n_23} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.149} {0.023} {0.106} {} {0.997} {1.485} {} {3} {(458.99, 588.50) (459.30, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN85_n_23} {} {0.002} {0.000} {0.106} {24.530} {0.999} {1.488} {} {} {} 
    INST {fifomem/FE_OFC22_waddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.203} {0.038} {0.132} {} {1.202} {1.690} {} {3} {(519.64, 586.67) (519.18, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN22_waddr_0} {} {0.062} {0.014} {0.259} {49.541} {1.264} {1.752} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.463} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.463} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.036} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.106} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {0.127} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 192
PATH 193
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_2_} {CLK}
  ENDPT {rptr_empty/rbin_reg_2_} {D} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.061}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.204}
    {=} {Slack Time} {0.489}
  END_SLK_CLC
  SLK 0.489
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.514} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.514} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.941} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.945} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.083} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.095} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.264} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.264} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.312} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.312} {} {} {} 
    INST {rptr_empty/g3655__3742_dup} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.120} {0.000} {0.064} {} {0.943} {1.432} {} {5} {(405.03, 576.94) (405.64, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_RN_1} {} {0.000} {0.000} {0.064} {3.978} {0.943} {1.432} {} {} {} 
    INST {rptr_empty/FE_OCPC211_FE_RN_1} {A} {v} {Y} {v} {} {NBUFFX2_LVT} {0.076} {0.000} {0.035} {} {1.019} {1.508} {} {3} {(407.46, 576.64) (407.77, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN146_FE_RN_1} {} {0.000} {0.000} {0.035} {2.711} {1.019} {1.508} {} {} {} 
    INST {rptr_empty/g3633__5122} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.082} {0.000} {0.053} {} {1.101} {1.589} {} {1} {(408.53, 568.13) (409.14, 569.04)} 
    NET {} {} {} {} {} {rptr_empty/n_65} {} {0.000} {0.000} {0.053} {0.847} {1.101} {1.589} {} {} {} 
    INST {rptr_empty/g3630__2802} {A1} {v} {Y} {v} {} {OR2X1_LVT} {0.104} {0.000} {0.054} {} {1.204} {1.693} {} {3} {(411.26, 568.28) (411.87, 568.89)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_2_} {} {0.000} {0.000} {0.054} {4.152} {1.204} {1.693} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.463} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.463} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.036} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.032} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.106} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 193
PATH 194
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.028}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.277}
    {=} {Slack Time} {0.494}
  END_SLK_CLC
  SLK 0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.520} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.520} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.947} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.950} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.089} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.115} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.058} {} {0.771} {1.265} {} {1} {(448.81, 594.12) (445.46, 593.97)} 
    NET {} {} {} {} {} {wptr_full/n_23} {} {0.000} {0.000} {0.058} {1.725} {0.771} {1.265} {} {} {} 
    INST {wptr_full/FE_OFC109_n_23} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.003} {0.074} {} {0.847} {1.342} {} {7} {(446.38, 591.84) (446.38, 592.45)} 
    NET {} {} {} {} {} {waddr_0_} {} {0.000} {0.000} {0.074} {9.740} {0.848} {1.342} {} {} {} 
    INST {fifomem/FE_OFC111_n_23} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.149} {0.023} {0.106} {} {0.997} {1.491} {} {3} {(458.99, 588.50) (459.30, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN85_n_23} {} {0.005} {0.000} {0.107} {24.530} {1.002} {1.496} {} {} {} 
    INST {fifomem/FE_OFC112_n_23} {A} {^} {Y} {^} {} {NBUFFX2_RVT} {0.225} {0.051} {0.139} {} {1.227} {1.721} {} {1} {(522.22, 750.53) (522.53, 749.92)} 
    NET {} {} {} {} {} {fifomem/FE_OFN86_n_23} {} {0.050} {0.019} {0.242} {12.505} {1.277} {1.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.469} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.469} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.042} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.100} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.139} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 194
PATH 195
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE2}
  ENDPT {fifomem/genblk1_0__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {0.095}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.682}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.187}
    {=} {Slack Time} {0.494}
  END_SLK_CLC
  SLK 0.494
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.520} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.520} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.947} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {0.951} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.089} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {1.101} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.255} {0.000} {0.095} {} {0.862} {1.356} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.095} {6.191} {0.862} {1.356} {} {} {} 
    INST {fifomem/FE_OFC175_raddr_8} {A} {^} {Y} {v} {} {INVX1_LVT} {0.029} {0.000} {0.053} {} {0.891} {1.385} {} {2} {(416.43, 586.67) (416.43, 586.06)} 
    NET {} {} {} {} {} {fifomem/n_0} {} {0.000} {0.000} {0.053} {1.482} {0.891} {1.385} {} {} {} 
    INST {fifomem/g296__2883} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.070} {0.000} {0.078} {} {0.961} {1.455} {} {1} {(416.28, 588.19) (416.13, 588.04)} 
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.078} {1.130} {0.961} {1.455} {} {} {} 
    INST {fifomem/FE_OFC149_n_5} {A} {^} {Y} {v} {} {INVX1_LVT} {0.045} {0.000} {0.060} {} {1.006} {1.500} {} {2} {(418.10, 590.02) (418.10, 589.41)} 
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.060} {3.110} {1.006} {1.500} {} {} {} 
    INST {fifomem/FE_OFC150_n_5} {A} {v} {Y} {^} {} {INVX1_LVT} {0.044} {0.000} {0.040} {} {1.050} {1.544} {} {1} {(426.46, 598.53) (426.46, 599.14)} 
    NET {} {} {} {} {} {fifomem/FE_OFN108_n_5} {} {0.000} {0.000} {0.040} {1.031} {1.050} {1.544} {} {} {} 
    INST {fifomem/g291__6161} {A2} {^} {Y} {^} {} {OR2X1_LVT} {0.115} {0.013} {0.094} {} {1.164} {1.659} {} {1} {(428.29, 600.05) (428.59, 599.59)} 
    NET {} {} {} {} {} {fifomem/n_36} {} {0.023} {0.003} {0.155} {6.358} {1.187} {1.682} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.469} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.469} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.042} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.038} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.100} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {0.133} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 195
PATH 196
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.024}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.245}
    {=} {Slack Time} {0.505}
  END_SLK_CLC
  SLK 0.505
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.530} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.530} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.957} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.961} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.099} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.058} {} {0.771} {1.276} {} {1} {(448.81, 594.12) (445.46, 593.97)} 
    NET {} {} {} {} {} {wptr_full/n_23} {} {0.000} {0.000} {0.058} {1.725} {0.771} {1.276} {} {} {} 
    INST {wptr_full/FE_OFC109_n_23} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.003} {0.074} {} {0.848} {1.352} {} {7} {(446.38, 591.84) (446.38, 592.45)} 
    NET {} {} {} {} {} {waddr_0_} {} {0.000} {0.000} {0.074} {9.740} {0.848} {1.352} {} {} {} 
    INST {fifomem/FE_OFC111_n_23} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.149} {0.023} {0.106} {} {0.997} {1.502} {} {3} {(458.99, 588.50) (459.30, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN85_n_23} {} {0.002} {0.000} {0.106} {24.530} {0.999} {1.504} {} {} {} 
    INST {fifomem/FE_OFC22_waddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.203} {0.038} {0.132} {} {1.202} {1.707} {} {3} {(519.64, 586.67) (519.18, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN22_waddr_0} {} {0.043} {0.014} {0.275} {49.541} {1.245} {1.750} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.479} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.479} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.052} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.049} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.089} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {0.111} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 196
PATH 197
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.024}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.269}
    {=} {Slack Time} {0.512}
  END_SLK_CLC
  SLK 0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.537} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.537} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.964} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.968} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.106} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.132} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.058} {} {0.771} {1.283} {} {1} {(448.81, 594.12) (445.46, 593.97)} 
    NET {} {} {} {} {} {wptr_full/n_23} {} {0.000} {0.000} {0.058} {1.725} {0.771} {1.283} {} {} {} 
    INST {wptr_full/FE_OFC109_n_23} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.003} {0.074} {} {0.848} {1.359} {} {7} {(446.38, 591.84) (446.38, 592.45)} 
    NET {} {} {} {} {} {waddr_0_} {} {0.000} {0.000} {0.074} {9.740} {0.848} {1.359} {} {} {} 
    INST {fifomem/FE_OFC111_n_23} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.149} {0.023} {0.106} {} {0.997} {1.508} {} {3} {(458.99, 588.50) (459.30, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN85_n_23} {} {0.002} {0.000} {0.106} {24.530} {0.999} {1.511} {} {} {} 
    INST {fifomem/FE_OFC22_waddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.203} {0.038} {0.132} {} {1.202} {1.713} {} {3} {(519.64, 586.67) (519.18, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN22_waddr_0} {} {0.067} {0.015} {0.254} {49.541} {1.269} {1.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.486} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.486} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.059} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.056} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.083} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {0.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 197
PATH 198
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_1_} {CLK}
  ENDPT {wptr_full/wbin_reg_1_} {D} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {^} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.076}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.654}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.132}
    {=} {Slack Time} {0.522}
  END_SLK_CLC
  SLK 0.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.547} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.547} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {0.974} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.978} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.116} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.142} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {^} {} {DFFARX2_LVT} {0.175} {0.000} {0.057} {} {0.794} {1.316} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.478} {0.794} {1.316} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {^} {Y} {^} {} {NBUFFX16_LVT} {0.088} {0.000} {0.049} {} {0.883} {1.405} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.049} {29.167} {0.884} {1.406} {} {} {} 
    INST {wptr_full/g3699__1705} {A3} {^} {Y} {^} {} {AND3X1_LVT} {0.081} {0.000} {0.060} {} {0.965} {1.487} {} {1} {(451.39, 588.50) (450.63, 589.10)} 
    NET {} {} {} {} {} {wptr_full/n_48} {} {0.000} {0.000} {0.060} {1.249} {0.965} {1.487} {} {} {} 
    INST {wptr_full/g3717__9315} {A1} {^} {Y} {v} {} {XOR2X1_LVT} {0.167} {0.000} {0.078} {} {1.132} {1.654} {} {4} {(448.50, 588.65) (447.14, 589.10)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_1_} {} {0.000} {0.000} {0.078} {3.983} {1.132} {1.654} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.496} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.496} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.069} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.066} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.072} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.099} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 198
PATH 199
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {wptr_full/wbin_reg_0_} {CLK}
  ENDPT {wptr_full/wbin_reg_0_} {D} {DFFARX1_LVT} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wfull_reg} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.621}
    {-} {Setup} {0.071}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.660}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.120}
    {=} {Slack Time} {0.540}
  END_SLK_CLC
  SLK 0.540
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.566} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.566} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.993} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {0.996} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.134} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.160} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wfull_reg} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.151} {0.000} {0.057} {} {0.771} {1.311} {} {1} {(436.34, 570.71) (439.84, 569.34)} 
    NET {} {} {} {} {} {wptr_full/n_33} {} {0.000} {0.000} {0.057} {2.434} {0.771} {1.311} {} {} {} 
    INST {wptr_full/FE_OCPC199_n_33} {A} {v} {Y} {v} {} {NBUFFX16_LVT} {0.093} {0.000} {0.045} {} {0.865} {1.405} {} {9} {(439.54, 571.78) (440.14, 572.38)} 
    NET {} {} {} {} {} {io_t_wfull_net} {} {0.001} {0.000} {0.045} {28.646} {0.866} {1.406} {} {} {} 
    INST {wptr_full/g3704__1881} {A2} {v} {Y} {^} {} {NAND2X0_LVT} {0.076} {0.000} {0.137} {} {0.942} {1.482} {} {1} {(451.24, 590.02) (451.24, 590.47)} 
    NET {} {} {} {} {} {wptr_full/n_45} {} {0.000} {0.000} {0.137} {1.497} {0.942} {1.482} {} {} {} 
    INST {wptr_full/g3694__5526} {A1} {^} {Y} {^} {} {XNOR2X1_LVT} {0.177} {0.000} {0.072} {} {1.120} {1.660} {} {2} {(449.26, 589.86) (448.05, 589.41)} 
    NET {} {} {} {} {} {wptr_full/wbinnext_0_} {} {0.000} {0.000} {0.072} {2.672} {1.120} {1.660} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.515} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.515} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.088} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.084} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {0.054} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {103.191} {0.621} {0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 199
PATH 200
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE2}
  ENDPT {fifomem/genblk1_4__U} {CSB2} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_8_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.689}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.145}
    {=} {Slack Time} {0.544}
  END_SLK_CLC
  SLK 0.544
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.570} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.570} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {0.997} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.000} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.138} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.607} {1.151} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.255} {0.000} {0.095} {} {0.862} {1.406} {} {6} {(417.95, 581.05) (414.91, 582.42)} 
    NET {} {} {} {} {} {raddr_8_} {} {0.000} {0.000} {0.095} {6.191} {0.862} {1.406} {} {} {} 
    INST {fifomem/FE_OFC175_raddr_8} {A} {^} {Y} {v} {} {INVX1_LVT} {0.029} {0.000} {0.053} {} {0.891} {1.435} {} {2} {(416.43, 586.67) (416.43, 586.06)} 
    NET {} {} {} {} {} {fifomem/n_0} {} {0.000} {0.000} {0.053} {1.482} {0.891} {1.435} {} {} {} 
    INST {fifomem/g296__2883} {A1} {v} {Y} {^} {} {NAND2X0_LVT} {0.070} {0.000} {0.078} {} {0.961} {1.505} {} {1} {(416.28, 588.19) (416.13, 588.04)} 
    NET {} {} {} {} {} {fifomem/n_5} {} {0.000} {0.000} {0.078} {1.130} {0.961} {1.505} {} {} {} 
    INST {fifomem/FE_OFC149_n_5} {A} {^} {Y} {v} {} {INVX1_LVT} {0.045} {0.000} {0.060} {} {1.006} {1.550} {} {2} {(418.10, 590.02) (418.10, 589.41)} 
    NET {} {} {} {} {} {fifomem/n_6} {} {0.000} {0.000} {0.060} {3.110} {1.006} {1.550} {} {} {} 
    INST {fifomem/g290__4733} {A1} {v} {Y} {^} {} {NAND2X2_LVT} {0.128} {0.002} {0.052} {} {1.133} {1.678} {} {1} {(423.73, 598.38) (424.34, 599.14)} 
    NET {} {} {} {} {} {fifomem/n_40} {} {0.012} {0.000} {0.081} {6.047} {1.145} {1.689} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.519} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.519} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.092} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.088} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {0.050} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 200
PATH 201
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_0_} {CLK}
  ENDPT {rptr_empty/rbin_reg_0_} {D} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rempty_reg} {QN} {DFFASX2_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.061}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.695}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.099}
    {=} {Slack Time} {0.596}
  END_SLK_CLC
  SLK 0.596
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.621} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.621} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.049} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.052} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.190} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.202} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rempty_reg} {CLK} {^} {QN} {^} {} {DFFASX2_LVT} {0.222} {0.000} {0.097} {} {0.829} {1.425} {} {5} {(420.08, 577.70) (416.58, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/n_26} {} {0.000} {0.000} {0.097} {5.642} {0.829} {1.425} {} {} {} 
    INST {rptr_empty/FE_OCPC214_n_26} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.066} {0.000} {0.038} {} {0.895} {1.491} {} {2} {(411.87, 578.46) (412.18, 579.07)} 
    NET {} {} {} {} {} {rptr_empty/FE_OCPN214_n_26} {} {0.000} {0.000} {0.038} {1.590} {0.895} {1.491} {} {} {} 
    INST {rptr_empty/g3661__5526} {A2} {^} {Y} {^} {} {AND2X1_LVT} {0.072} {0.000} {0.060} {} {0.967} {1.563} {} {2} {(411.57, 581.81) (412.18, 582.42)} 
    NET {} {} {} {} {} {rptr_empty/n_43} {} {0.000} {0.000} {0.060} {2.312} {0.967} {1.563} {} {} {} 
    INST {rptr_empty/g3682__7098} {A0} {^} {SO} {v} {} {HADDX1_LVT} {0.132} {0.000} {0.055} {} {1.099} {1.695} {} {2} {(413.54, 579.98) (414.76, 579.38)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_0_} {} {0.000} {0.000} {0.055} {2.426} {1.099} {1.695} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.571} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.571} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.143} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.140} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.002} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {0.010} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 201
PATH 202
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.028}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.167}
    {=} {Slack Time} {0.605}
  END_SLK_CLC
  SLK 0.605
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.630} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.630} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.057} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.061} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.199} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.377} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.377} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.453} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.453} {} {} {} 
    INST {fifomem/FE_OFC30_waddr_4} {A} {^} {Y} {v} {} {INVX4_RVT} {0.099} {0.013} {0.090} {} {0.947} {1.552} {} {2} {(470.09, 579.98) (470.09, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN30_waddr_4} {} {0.003} {0.000} {0.090} {20.610} {0.950} {1.555} {} {} {} 
    INST {fifomem/FE_OFC32_waddr_4} {A} {v} {Y} {^} {} {INVX4_RVT} {0.165} {0.051} {0.116} {} {1.116} {1.720} {} {2} {(522.83, 656.90) (522.83, 656.29)} 
    NET {} {} {} {} {} {fifomem/FE_OFN32_waddr_4} {} {0.051} {0.023} {0.242} {21.498} {1.167} {1.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.579} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.579} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.152} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.010} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 202
PATH 203
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.028}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.165}
    {=} {Slack Time} {0.605}
  END_SLK_CLC
  SLK 0.605
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.630} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.630} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.057} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.061} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.199} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.223} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.377} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.377} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.454} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.454} {} {} {} 
    INST {fifomem/FE_OFC30_waddr_4} {A} {^} {Y} {v} {} {INVX4_RVT} {0.099} {0.013} {0.090} {} {0.947} {1.552} {} {2} {(470.09, 579.98) (470.09, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN30_waddr_4} {} {0.003} {0.000} {0.090} {20.610} {0.950} {1.555} {} {} {} 
    INST {fifomem/FE_OFC32_waddr_4} {A} {v} {Y} {^} {} {INVX4_RVT} {0.165} {0.051} {0.116} {} {1.116} {1.721} {} {2} {(522.83, 656.90) (522.83, 656.29)} 
    NET {} {} {} {} {} {fifomem/FE_OFN32_waddr_4} {} {0.049} {0.023} {0.243} {21.498} {1.165} {1.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.580} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.580} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.152} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.011} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.027} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 203
PATH 204
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_1_} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.051}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.794}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.189}
    {=} {Slack Time} {0.605}
  END_SLK_CLC
  SLK 0.605
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.630} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.630} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.058} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.061} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.199} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.226} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.154} {0.000} {0.060} {} {0.775} {1.380} {} {1} {(442.58, 590.78) (446.07, 589.41)} 
    NET {} {} {} {} {} {wptr_full/n_24} {} {0.000} {0.000} {0.060} {2.883} {0.775} {1.380} {} {} {} 
    INST {wptr_full/FE_OFC153_n_24} {A} {v} {Y} {^} {} {INVX4_LVT} {0.073} {0.002} {0.070} {} {0.848} {1.453} {} {8} {(445.77, 588.50) (445.77, 589.10)} 
    NET {} {} {} {} {} {waddr_1_} {} {0.001} {0.000} {0.070} {18.655} {0.849} {1.454} {} {} {} 
    INST {fifomem/FE_OFC24_waddr_1} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.175} {0.035} {0.104} {} {1.024} {1.629} {} {2} {(520.70, 583.33) (521.01, 582.72)} 
    NET {} {} {} {} {} {fifomem/FE_OFN24_waddr_1} {} {0.003} {0.000} {0.104} {17.491} {1.027} {1.632} {} {} {} 
    INST {fifomem/FE_PDC224_FE_OFN24_waddr_1} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.133} {0.028} {0.088} {} {1.160} {1.765} {} {1} {(522.22, 757.22) (522.53, 756.61)} 
    NET {} {} {} {} {} {fifomem/FE_PDN224_FE_OFN24_waddr_1} {} {0.029} {0.009} {0.144} {11.129} {1.189} {1.794} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.580} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.580} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.153} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.149} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.011} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 204
PATH 205
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {rptr_empty/rbin_reg_1_} {CLK}
  ENDPT {rptr_empty/rbin_reg_1_} {D} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.067}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.687}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.072}
    {=} {Slack Time} {0.615}
  END_SLK_CLC
  SLK 0.615
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.640} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.640} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.067} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.071} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.209} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.221} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {^} {} {DFFARX1_LVT} {0.169} {0.000} {0.059} {} {0.776} {1.391} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.059} {1.735} {0.776} {1.391} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {^} {Y} {v} {} {INVX2_LVT} {0.048} {0.000} {0.057} {} {0.823} {1.438} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.057} {7.846} {0.823} {1.438} {} {} {} 
    INST {rptr_empty/g3656__5107} {A2} {v} {Y} {v} {} {AND3X1_LVT} {0.097} {0.000} {0.055} {} {0.920} {1.535} {} {1} {(411.42, 576.94) (412.02, 576.03)} 
    NET {} {} {} {} {} {rptr_empty/n_46} {} {0.000} {0.000} {0.055} {1.229} {0.920} {1.535} {} {} {} 
    INST {rptr_empty/g3684__11} {B0} {v} {SO} {^} {} {HADDX1_LVT} {0.152} {0.000} {0.060} {} {1.072} {1.687} {} {4} {(412.63, 575.27) (413.70, 575.73)} 
    NET {} {} {} {} {} {rptr_empty/rbinnext_1_} {} {0.000} {0.000} {0.060} {3.252} {1.072} {1.687} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.589} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.589} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.162} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.159} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.021} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {-0.011} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 205
PATH 206
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE2}
  ENDPT {fifomem/genblk1_5__U} {A2[2]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.629}
    {-} {Setup} {-0.058}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.837}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.213}
    {=} {Slack Time} {0.624}
  END_SLK_CLC
  SLK 0.624
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.650} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.650} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.077} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.080} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.219} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.228} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.751} {1.375} {} {1} {(415.22, 570.71) (411.87, 570.56)} 
    NET {} {} {} {} {} {rptr_empty/n_18} {} {0.000} {0.000} {0.057} {1.714} {0.751} {1.375} {} {} {} 
    INST {rptr_empty/FE_OCPC201_n_18} {A} {v} {Y} {^} {} {INVX2_LVT} {0.059} {0.000} {0.055} {} {0.810} {1.435} {} {5} {(411.42, 571.78) (411.42, 572.38)} 
    NET {} {} {} {} {} {raddr_2_} {} {0.000} {0.000} {0.055} {6.135} {0.811} {1.435} {} {} {} 
    INST {fifomem/FE_OFC6_raddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.135} {0.000} {0.107} {} {0.945} {1.569} {} {5} {(400.62, 566.61) (400.17, 566.00)} 
    NET {} {} {} {} {} {fifomem/FE_OFN6_raddr_2} {} {0.001} {0.000} {0.107} {39.500} {0.946} {1.570} {} {} {} 
    INST {fifomem/FE_OFC8_raddr_2} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.159} {0.025} {0.103} {} {1.105} {1.729} {} {2} {(457.17, 581.81) (457.47, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN8_raddr_2} {} {0.005} {0.000} {0.104} {22.601} {1.110} {1.734} {} {} {} 
    INST {fifomem/FE_OFC186_FE_OFN8_raddr_2} {A} {^} {Y} {^} {} {NBUFFX2_LVT} {0.090} {0.007} {0.056} {} {1.199} {1.824} {} {1} {(453.98, 815.89) (454.28, 816.50)} 
    NET {} {} {} {} {} {fifomem/FE_OFN129_FE_OFN8_raddr_2} {} {0.013} {0.001} {0.093} {5.236} {1.213} {1.837} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.599} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.599} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.172} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.168} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.030} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {85.461} {0.629} {0.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 206
PATH 207
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.029}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.142}
    {=} {Slack Time} {0.630}
  END_SLK_CLC
  SLK 0.630
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.655} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.655} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.082} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.086} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.224} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.057} {} {0.768} {1.398} {} {1} {(446.98, 557.64) (450.33, 557.79)} 
    NET {} {} {} {} {} {wptr_full/n_28} {} {0.000} {0.000} {0.057} {1.677} {0.768} {1.398} {} {} {} 
    INST {wptr_full/FE_OFC91_n_28} {A} {v} {Y} {^} {} {INVX2_LVT} {0.075} {0.000} {0.075} {} {0.843} {1.473} {} {6} {(449.42, 559.92) (449.42, 559.31)} 
    NET {} {} {} {} {} {waddr_5_} {} {0.000} {0.000} {0.075} {10.203} {0.843} {1.473} {} {} {} 
    INST {fifomem/FE_OFC33_waddr_5} {A} {^} {Y} {v} {} {INVX4_RVT} {0.092} {0.010} {0.084} {} {0.935} {1.565} {} {2} {(453.82, 569.95) (453.82, 569.34)} 
    NET {} {} {} {} {} {fifomem/FE_OFN33_waddr_5} {} {0.002} {0.000} {0.084} {18.458} {0.937} {1.567} {} {} {} 
    INST {fifomem/FE_OFC36_waddr_5} {A} {v} {Y} {^} {} {INVX4_RVT} {0.159} {0.036} {0.133} {} {1.096} {1.726} {} {2} {(520.70, 581.81) (520.70, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN36_waddr_5} {} {0.046} {0.011} {0.240} {26.520} {1.142} {1.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.604} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.604} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.177} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.174} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.035} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {0.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 207
PATH 208
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.029}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.140}
    {=} {Slack Time} {0.630}
  END_SLK_CLC
  SLK 0.630
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.655} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.655} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.082} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.086} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.224} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.057} {} {0.768} {1.398} {} {1} {(446.98, 557.64) (450.33, 557.79)} 
    NET {} {} {} {} {} {wptr_full/n_28} {} {0.000} {0.000} {0.057} {1.677} {0.768} {1.398} {} {} {} 
    INST {wptr_full/FE_OFC91_n_28} {A} {v} {Y} {^} {} {INVX2_LVT} {0.075} {0.000} {0.075} {} {0.843} {1.473} {} {6} {(449.42, 559.92) (449.42, 559.31)} 
    NET {} {} {} {} {} {waddr_5_} {} {0.000} {0.000} {0.075} {10.203} {0.843} {1.473} {} {} {} 
    INST {fifomem/FE_OFC33_waddr_5} {A} {^} {Y} {v} {} {INVX4_RVT} {0.092} {0.010} {0.084} {} {0.935} {1.565} {} {2} {(453.82, 569.95) (453.82, 569.34)} 
    NET {} {} {} {} {} {fifomem/FE_OFN33_waddr_5} {} {0.002} {0.000} {0.084} {18.458} {0.937} {1.567} {} {} {} 
    INST {fifomem/FE_OFC36_waddr_5} {A} {v} {Y} {^} {} {INVX4_RVT} {0.159} {0.036} {0.133} {} {1.096} {1.726} {} {2} {(520.70, 581.81) (520.70, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN36_waddr_5} {} {0.044} {0.011} {0.242} {26.520} {1.140} {1.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.604} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.604} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.177} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.174} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.035} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {0.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 208
PATH 209
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.024}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.116}
    {=} {Slack Time} {0.651}
  END_SLK_CLC
  SLK 0.651
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.676} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.676} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.103} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.107} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.245} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.440} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.440} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.516} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.001} {0.000} {0.073} {17.872} {0.866} {1.517} {} {} {} 
    INST {fifomem/FE_OFC102_n_26} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.189} {0.055} {0.122} {} {1.055} {1.705} {} {2} {(513.86, 588.50) (514.17, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN81_n_26} {} {0.061} {0.027} {0.266} {28.481} {1.116} {1.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.625} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.625} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.198} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.195} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.056} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {-0.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 209
PATH 210
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.024}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.114}
    {=} {Slack Time} {0.651}
  END_SLK_CLC
  SLK 0.651
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.676} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.676} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.103} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.107} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.245} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.440} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.440} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.516} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.001} {0.000} {0.073} {17.872} {0.866} {1.517} {} {} {} 
    INST {fifomem/FE_OFC102_n_26} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.189} {0.055} {0.122} {} {1.055} {1.706} {} {2} {(513.86, 588.50) (514.17, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN81_n_26} {} {0.060} {0.027} {0.268} {28.481} {1.114} {1.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.626} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.626} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.198} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.195} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.057} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {-0.019} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 210
PATH 211
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.043}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.769}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.117}
    {=} {Slack Time} {0.652}
  END_SLK_CLC
  SLK 0.652
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.677} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.677} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.104} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.108} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.246} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.270} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.424} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.424} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.501} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.501} {} {} {} 
    INST {fifomem/FE_OFC30_waddr_4} {A} {^} {Y} {v} {} {INVX4_RVT} {0.099} {0.013} {0.090} {} {0.947} {1.599} {} {2} {(470.09, 579.98) (470.09, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN30_waddr_4} {} {0.002} {0.000} {0.090} {20.610} {0.949} {1.601} {} {} {} 
    INST {fifomem/FE_OFC31_waddr_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.117} {0.029} {0.099} {} {1.066} {1.718} {} {3} {(521.31, 578.46) (521.31, 579.07)} 
    NET {} {} {} {} {} {fifomem/FE_OFN31_waddr_4} {} {0.052} {0.013} {0.182} {50.607} {1.117} {1.769} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.627} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.627} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.199} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.196} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.058} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 211
PATH 212
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.027}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.753}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.099}
    {=} {Slack Time} {0.654}
  END_SLK_CLC
  SLK 0.654
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.679} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.679} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.106} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.110} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.248} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.163} {0.000} {0.069} {} {0.784} {1.438} {} {1} {(448.20, 587.43) (444.86, 587.28)} 
    NET {} {} {} {} {} {wptr_full/n_25} {} {0.000} {0.000} {0.069} {2.874} {0.784} {1.438} {} {} {} 
    INST {wptr_full/FE_OFC176_n_25} {A} {v} {Y} {^} {} {INVX4_LVT} {0.067} {0.001} {0.062} {} {0.851} {1.505} {} {7} {(444.70, 585.15) (444.70, 585.76)} 
    NET {} {} {} {} {} {FE_OFN25_waddr_2} {} {0.001} {0.000} {0.062} {14.235} {0.852} {1.506} {} {} {} 
    INST {fifomem/FE_OFC26_waddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.182} {0.035} {0.138} {} {1.035} {1.688} {} {3} {(505.05, 579.98) (504.59, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN26_waddr_2} {} {0.064} {0.013} {0.255} {52.324} {1.099} {1.753} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.628} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.628} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.201} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.198} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.060} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 212
PATH 213
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE2}
  ENDPT {fifomem/genblk1_0__U} {A2[0]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.821}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.166}
    {=} {Slack Time} {0.655}
  END_SLK_CLC
  SLK 0.655
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.680} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.680} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.107} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.111} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.249} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.753} {1.408} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.057} {1.703} {0.753} {1.408} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {v} {Y} {^} {} {INVX2_LVT} {0.066} {0.000} {0.064} {} {0.820} {1.474} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.064} {8.008} {0.820} {1.475} {} {} {} 
    INST {fifomem/FE_OFC1_raddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.148} {0.012} {0.109} {} {0.968} {1.623} {} {4} {(404.12, 586.67) (404.58, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN1_raddr_0} {} {0.004} {0.000} {0.110} {39.510} {0.972} {1.627} {} {} {} 
    INST {fifomem/FE_OFC2_raddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.164} {0.022} {0.086} {} {1.137} {1.791} {} {2} {(456.10, 588.50) (455.65, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN2_raddr_0} {} {0.030} {0.006} {0.145} {26.762} {1.166} {1.821} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.629} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.629} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.202} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.199} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.061} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 213
PATH 214
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE2}
  ENDPT {fifomem/genblk1_5__U} {A2[0]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.629}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.168}
    {=} {Slack Time} {0.655}
  END_SLK_CLC
  SLK 0.655
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.681} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.681} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.108} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.111} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.249} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.262} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.753} {1.409} {} {1} {(417.19, 577.40) (413.85, 577.25)} 
    NET {} {} {} {} {} {rptr_empty/n_16} {} {0.000} {0.000} {0.057} {1.703} {0.753} {1.409} {} {} {} 
    INST {rptr_empty/FE_OFC139_n_16} {A} {v} {Y} {^} {} {INVX2_LVT} {0.066} {0.000} {0.064} {} {0.820} {1.475} {} {7} {(414.00, 578.46) (414.00, 579.07)} 
    NET {} {} {} {} {} {raddr_0_} {} {0.000} {0.000} {0.064} {8.008} {0.820} {1.475} {} {} {} 
    INST {fifomem/FE_OFC1_raddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.148} {0.012} {0.109} {} {0.968} {1.623} {} {4} {(404.12, 586.67) (404.58, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN1_raddr_0} {} {0.004} {0.000} {0.110} {39.510} {0.972} {1.628} {} {} {} 
    INST {fifomem/FE_OFC2_raddr_0} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.164} {0.022} {0.086} {} {1.137} {1.792} {} {2} {(456.10, 588.50) (455.65, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN2_raddr_0} {} {0.031} {0.006} {0.144} {26.762} {1.168} {1.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.630} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.630} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.203} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.199} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.061} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {85.461} {0.629} {-0.026} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 214
PATH 215
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE2}
  ENDPT {fifomem/genblk1_5__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.629}
    {-} {Setup} {-0.041}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.819}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.163}
    {=} {Slack Time} {0.657}
  END_SLK_CLC
  SLK 0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.682} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.682} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.109} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.113} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.251} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.260} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.510} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.510} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.622} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.000} {0.000} {0.075} {14.943} {0.965} {1.622} {} {} {} 
    INST {fifomem/FE_OFC18_raddr_6} {A} {^} {Y} {v} {} {INVX2_LVT} {0.057} {0.000} {0.069} {} {1.022} {1.679} {} {1} {(413.24, 590.02) (413.24, 589.41)} 
    NET {} {} {} {} {} {fifomem/FE_OFN18_raddr_6} {} {0.001} {0.000} {0.069} {9.574} {1.024} {1.680} {} {} {} 
    INST {fifomem/FE_OFC19_raddr_6} {A} {v} {Y} {^} {} {INVX4_RVT} {0.113} {0.013} {0.103} {} {1.137} {1.793} {} {4} {(413.09, 670.27) (413.09, 669.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN19_raddr_6} {} {0.026} {0.002} {0.161} {20.431} {1.163} {1.819} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.631} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.631} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.204} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.200} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.062} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {85.461} {0.629} {-0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 215
PATH 216
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE2}
  ENDPT {fifomem/genblk1_0__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.041}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.161}
    {=} {Slack Time} {0.657}
  END_SLK_CLC
  SLK 0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.682} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.682} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.109} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.113} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.251} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.260} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.510} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.510} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.622} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.000} {0.000} {0.075} {14.943} {0.965} {1.622} {} {} {} 
    INST {fifomem/FE_OFC18_raddr_6} {A} {^} {Y} {v} {} {INVX2_LVT} {0.057} {0.000} {0.069} {} {1.022} {1.679} {} {1} {(413.24, 590.02) (413.24, 589.41)} 
    NET {} {} {} {} {} {fifomem/FE_OFN18_raddr_6} {} {0.001} {0.000} {0.069} {9.574} {1.024} {1.680} {} {} {} 
    INST {fifomem/FE_OFC19_raddr_6} {A} {v} {Y} {^} {} {INVX4_RVT} {0.113} {0.013} {0.103} {} {1.137} {1.793} {} {4} {(413.09, 670.27) (413.09, 669.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN19_raddr_6} {} {0.024} {0.002} {0.161} {20.431} {1.161} {1.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.631} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.631} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.204} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.200} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.062} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 216
PATH 217
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE2}
  ENDPT {fifomem/genblk1_7__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.628}
    {-} {Setup} {-0.041}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.819}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.162}
    {=} {Slack Time} {0.657}
  END_SLK_CLC
  SLK 0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.682} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.682} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.109} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.113} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.251} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.510} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.510} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.622} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.000} {0.000} {0.075} {14.943} {0.965} {1.622} {} {} {} 
    INST {fifomem/FE_OFC18_raddr_6} {A} {^} {Y} {v} {} {INVX2_LVT} {0.057} {0.000} {0.069} {} {1.022} {1.679} {} {1} {(413.24, 590.02) (413.24, 589.41)} 
    NET {} {} {} {} {} {fifomem/FE_OFN18_raddr_6} {} {0.001} {0.000} {0.069} {9.574} {1.024} {1.680} {} {} {} 
    INST {fifomem/FE_OFC19_raddr_6} {A} {v} {Y} {^} {} {INVX4_RVT} {0.113} {0.013} {0.103} {} {1.137} {1.794} {} {4} {(413.09, 670.27) (413.09, 669.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN19_raddr_6} {} {0.025} {0.002} {0.161} {20.431} {1.162} {1.819} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.631} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.631} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.204} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.201} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.063} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.034} {0.000} {0.142} {85.461} {0.628} {-0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 217
PATH 218
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE2}
  ENDPT {fifomem/genblk1_4__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.041}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.161}
    {=} {Slack Time} {0.657}
  END_SLK_CLC
  SLK 0.657
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.683} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.683} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.110} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.114} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.252} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.261} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.511} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.511} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.622} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.000} {0.000} {0.075} {14.943} {0.965} {1.623} {} {} {} 
    INST {fifomem/FE_OFC18_raddr_6} {A} {^} {Y} {v} {} {INVX2_LVT} {0.057} {0.000} {0.069} {} {1.022} {1.680} {} {1} {(413.24, 590.02) (413.24, 589.41)} 
    NET {} {} {} {} {} {fifomem/FE_OFN18_raddr_6} {} {0.001} {0.000} {0.069} {9.574} {1.024} {1.681} {} {} {} 
    INST {fifomem/FE_OFC19_raddr_6} {A} {v} {Y} {^} {} {INVX4_RVT} {0.113} {0.013} {0.103} {} {1.137} {1.794} {} {4} {(413.09, 670.27) (413.09, 669.66)} 
    NET {} {} {} {} {} {fifomem/FE_OFN19_raddr_6} {} {0.024} {0.002} {0.161} {20.431} {1.161} {1.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.632} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.632} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.205} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.201} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.063} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 218
PATH 219
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_1_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_1_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_1_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.118}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.639}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.981}
    {=} {Slack Time} {0.658}
  END_SLK_CLC
  SLK 0.658
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.683} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.683} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.110} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.114} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.252} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {94.591} {0.607} {1.265} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_1_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.374} {0.000} {0.067} {} {0.981} {1.639} {} {1} {(429.05, 590.78) (426.01, 589.41)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_1_} {} {0.000} {0.000} {0.067} {1.339} {0.981} {1.639} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.632} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.632} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.205} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.202} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.064} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {-0.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 219
PATH 220
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE2}
  ENDPT {fifomem/genblk1_6__U} {A2[2]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.032}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.795}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.137}
    {=} {Slack Time} {0.659}
  END_SLK_CLC
  SLK 0.659
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.684} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.684} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.111} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.115} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.253} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.262} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.751} {1.410} {} {1} {(415.22, 570.71) (411.87, 570.56)} 
    NET {} {} {} {} {} {rptr_empty/n_18} {} {0.000} {0.000} {0.057} {1.714} {0.751} {1.410} {} {} {} 
    INST {rptr_empty/FE_OCPC201_n_18} {A} {v} {Y} {^} {} {INVX2_LVT} {0.059} {0.000} {0.055} {} {0.810} {1.469} {} {5} {(411.42, 571.78) (411.42, 572.38)} 
    NET {} {} {} {} {} {raddr_2_} {} {0.000} {0.000} {0.055} {6.135} {0.811} {1.469} {} {} {} 
    INST {fifomem/FE_OFC6_raddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.135} {0.000} {0.107} {} {0.945} {1.604} {} {5} {(400.62, 566.61) (400.17, 566.00)} 
    NET {} {} {} {} {} {fifomem/FE_OFN6_raddr_2} {} {0.000} {0.000} {0.107} {39.500} {0.945} {1.604} {} {} {} 
    INST {fifomem/FE_OFC7_raddr_2} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.000} {0.115} {} {1.110} {1.769} {} {3} {(381.17, 583.33) (380.86, 582.72)} 
    NET {} {} {} {} {} {fifomem/FE_OFN7_raddr_2} {} {0.026} {0.000} {0.205} {19.786} {1.137} {1.795} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.633} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.633} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.206} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.202} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.064} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {-0.045} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 220
PATH 221
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.027}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.753}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.091}
    {=} {Slack Time} {0.662}
  END_SLK_CLC
  SLK 0.662
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.687} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.687} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.115} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.118} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.256} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.283} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.451} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.451} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.527} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.001} {0.000} {0.073} {17.872} {0.866} {1.528} {} {} {} 
    INST {fifomem/FE_OFC28_waddr_3} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.170} {0.022} {0.132} {} {1.037} {1.699} {} {3} {(513.26, 579.98) (512.80, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN28_waddr_3} {} {0.055} {0.007} {0.253} {49.333} {1.091} {1.753} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.637} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.637} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.210} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.206} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.068} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 221
PATH 222
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_7_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_7_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_7_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.116}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.641}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.977}
    {=} {Slack Time} {0.663}
  END_SLK_CLC
  SLK 0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.689} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.689} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.116} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.119} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.258} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {94.591} {0.607} {1.270} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_7_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.370} {0.000} {0.064} {} {0.977} {1.641} {} {1} {(438.78, 577.40) (435.74, 576.03)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_7_} {} {0.000} {0.000} {0.064} {1.087} {0.977} {1.641} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.638} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.638} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.211} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.207} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.069} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {-0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 222
PATH 223
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_9_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_9_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_9_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.116}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.641}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.978}
    {=} {Slack Time} {0.663}
  END_SLK_CLC
  SLK 0.663
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.689} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.689} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.116} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.119} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.258} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {94.591} {0.607} {1.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_9_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.370} {0.000} {0.064} {} {0.978} {1.641} {} {1} {(438.32, 591.08) (441.36, 592.45)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_9_} {} {0.000} {0.000} {0.064} {1.083} {0.978} {1.641} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.638} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.638} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.211} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.207} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.069} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {-0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 223
PATH 224
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_4_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_4_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_4_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Setup} {0.116}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.639}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.974}
    {=} {Slack Time} {0.664}
  END_SLK_CLC
  SLK 0.664
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.690} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.690} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.117} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.121} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.259} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.269} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_4_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.370} {0.000} {0.063} {} {0.974} {1.639} {} {1} {(426.01, 554.30) (422.97, 555.66)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_4_} {} {0.000} {0.000} {0.063} {1.053} {0.974} {1.639} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.639} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.639} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.212} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.208} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.070} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {-0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 224
PATH 225
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_3_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_3_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_3_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Setup} {0.116}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.974}
    {=} {Slack Time} {0.666}
  END_SLK_CLC
  SLK 0.666
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.691} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.691} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.118} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.122} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.260} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {94.591} {0.605} {1.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_3_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.369} {0.000} {0.062} {} {0.974} {1.640} {} {1} {(426.92, 564.02) (423.88, 562.66)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_3_} {} {0.000} {0.000} {0.062} {0.978} {0.974} {1.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.640} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.640} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.213} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.210} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.071} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {-0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 225
PATH 226
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_8_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_8_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_8_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.606}
    {-} {Setup} {0.115}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.975}
    {=} {Slack Time} {0.666}
  END_SLK_CLC
  SLK 0.666
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.691} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.691} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.119} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.122} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.260} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {94.591} {0.606} {1.272} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_8_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.369} {0.000} {0.062} {} {0.975} {1.640} {} {1} {(427.07, 570.71) (424.03, 569.34)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_8_} {} {0.000} {0.000} {0.062} {0.963} {0.975} {1.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.641} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.641} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.213} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.210} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.072} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.087} {85.461} {0.606} {-0.060} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 226
PATH 227
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_6_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_6_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_6_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Setup} {0.115}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.639}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.973}
    {=} {Slack Time} {0.666}
  END_SLK_CLC
  SLK 0.666
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.692} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.692} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.119} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.122} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.260} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.271} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.368} {0.000} {0.062} {} {0.973} {1.639} {} {1} {(426.62, 560.68) (423.58, 559.31)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_6_} {} {0.000} {0.000} {0.062} {0.958} {0.973} {1.639} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.641} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.641} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.214} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.210} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.072} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.605} {-0.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 227
PATH 228
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.040}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.099}
    {=} {Slack Time} {0.667}
  END_SLK_CLC
  SLK 0.667
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.692} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.692} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.119} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.123} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.261} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.285} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.439} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.439} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.515} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.515} {} {} {} 
    INST {fifomem/FE_OFC30_waddr_4} {A} {^} {Y} {v} {} {INVX4_RVT} {0.099} {0.013} {0.090} {} {0.948} {1.614} {} {2} {(470.09, 579.98) (470.09, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN30_waddr_4} {} {0.002} {0.000} {0.090} {20.610} {0.949} {1.616} {} {} {} 
    INST {fifomem/FE_OFC31_waddr_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.117} {0.029} {0.099} {} {1.066} {1.733} {} {3} {(521.31, 578.46) (521.31, 579.07)} 
    NET {} {} {} {} {} {fifomem/FE_OFN31_waddr_4} {} {0.033} {0.011} {0.195} {50.607} {1.099} {1.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.641} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.641} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.214} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.211} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.073} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {-0.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 228
PATH 229
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_5_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_5_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_5_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.604}
    {-} {Setup} {0.114}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.640}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.971}
    {=} {Slack Time} {0.669}
  END_SLK_CLC
  SLK 0.669
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.695} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.695} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.122} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.125} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.264} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.274} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_5_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.366} {0.000} {0.060} {} {0.971} {1.640} {} {1} {(427.38, 553.99) (424.34, 552.62)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_5_} {} {0.000} {0.000} {0.060} {0.807} {0.971} {1.640} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.644} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.644} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.213} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.075} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {85.461} {0.604} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 229
PATH 230
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.025}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.750}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.081}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.695} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.695} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.122} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.126} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.264} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.290} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.163} {0.000} {0.069} {} {0.784} {1.453} {} {1} {(448.20, 587.43) (444.86, 587.28)} 
    NET {} {} {} {} {} {wptr_full/n_25} {} {0.000} {0.000} {0.069} {2.874} {0.784} {1.453} {} {} {} 
    INST {wptr_full/FE_OFC176_n_25} {A} {v} {Y} {^} {} {INVX4_LVT} {0.067} {0.001} {0.062} {} {0.851} {1.521} {} {7} {(444.70, 585.15) (444.70, 585.76)} 
    NET {} {} {} {} {} {FE_OFN25_waddr_2} {} {0.001} {0.000} {0.062} {14.235} {0.852} {1.522} {} {} {} 
    INST {fifomem/FE_OFC26_waddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.182} {0.035} {0.138} {} {1.035} {1.704} {} {3} {(505.05, 579.98) (504.59, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN26_waddr_2} {} {0.046} {0.013} {0.270} {52.324} {1.081} {1.750} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.644} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.644} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.075} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 230
PATH 231
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_6_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.036}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.762}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.092}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.695} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.695} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.122} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.126} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.264} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.288} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_6_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.075} {} {0.787} {1.456} {} {1} {(450.63, 557.34) (453.98, 557.18)} 
    NET {} {} {} {} {} {wptr_full/n_29} {} {0.000} {0.000} {0.075} {3.458} {0.787} {1.456} {} {} {} 
    INST {wptr_full/FE_OFC123_n_29} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.072} {} {0.863} {1.533} {} {15} {(451.39, 553.23) (451.39, 552.62)} 
    NET {} {} {} {} {} {FE_OFN37_waddr_6} {} {0.000} {0.000} {0.072} {17.788} {0.863} {1.533} {} {} {} 
    INST {fifomem/FE_OFC38_waddr_6} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.187} {0.030} {0.130} {} {1.051} {1.720} {} {2} {(451.09, 551.71) (451.39, 552.32)} 
    NET {} {} {} {} {} {fifomem/FE_OFN38_waddr_6} {} {0.041} {0.009} {0.215} {23.486} {1.092} {1.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.644} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.644} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.075} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 231
PATH 232
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_2_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_2_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_2_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.605}
    {-} {Setup} {0.114}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.641}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.971}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.695} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.695} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.123} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.126} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.264} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {94.591} {0.605} {1.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_2_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.366} {0.000} {0.060} {} {0.971} {1.641} {} {1} {(425.70, 564.33) (422.66, 565.70)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_2_} {} {0.000} {0.000} {0.060} {0.787} {0.971} {1.641} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.076} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.087} {85.461} {0.605} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 232
PATH 233
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_6_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.036}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.762}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.092}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.695} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.695} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.122} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.126} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.264} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.288} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_6_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.075} {} {0.787} {1.457} {} {1} {(450.63, 557.34) (453.98, 557.18)} 
    NET {} {} {} {} {} {wptr_full/n_29} {} {0.000} {0.000} {0.075} {3.458} {0.787} {1.457} {} {} {} 
    INST {wptr_full/FE_OFC123_n_29} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.072} {} {0.863} {1.533} {} {15} {(451.39, 553.23) (451.39, 552.62)} 
    NET {} {} {} {} {} {FE_OFN37_waddr_6} {} {0.000} {0.000} {0.072} {17.788} {0.863} {1.533} {} {} {} 
    INST {fifomem/FE_OFC38_waddr_6} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.187} {0.030} {0.130} {} {1.051} {1.720} {} {2} {(451.09, 551.71) (451.39, 552.32)} 
    NET {} {} {} {} {} {fifomem/FE_OFN38_waddr_6} {} {0.041} {0.009} {0.215} {23.486} {1.092} {1.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.217} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.076} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 233
PATH 234
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE2}
  ENDPT {fifomem/genblk1_6__U} {A2[3]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.807}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.137}
    {=} {Slack Time} {0.670}
  END_SLK_CLC
  SLK 0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.696} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.696} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.123} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.126} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.264} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.274} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.146} {0.000} {0.056} {} {0.750} {1.420} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.056} {1.577} {0.750} {1.420} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {v} {Y} {^} {} {INVX2_LVT} {0.060} {0.000} {0.056} {} {0.809} {1.480} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.056} {6.411} {0.809} {1.480} {} {} {} 
    INST {fifomem/FE_OFC128_n_19} {A} {^} {Y} {^} {} {NBUFFX2_RVT} {0.152} {0.020} {0.107} {} {0.962} {1.632} {} {1} {(400.47, 576.64) (400.17, 576.03)} 
    NET {} {} {} {} {} {fifomem/FE_OFN95_n_19} {} {0.000} {0.000} {0.107} {9.170} {0.962} {1.632} {} {} {} 
    INST {fifomem/FE_OFC10_raddr_3} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.154} {0.000} {0.097} {} {1.116} {1.786} {} {3} {(331.46, 598.53) (331.16, 599.14)} 
    NET {} {} {} {} {} {fifomem/FE_OFN10_raddr_3} {} {0.021} {0.000} {0.153} {15.691} {1.137} {1.807} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.218} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.076} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {-0.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 234
PATH 235
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_0_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_0_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_0_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.114}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.643}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.973}
    {=} {Slack Time} {0.671}
  END_SLK_CLC
  SLK 0.671
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.696} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.696} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.123} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.127} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.265} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {94.591} {0.607} {1.278} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_0_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.365} {0.000} {0.059} {} {0.973} {1.643} {} {1} {(427.38, 594.12) (424.34, 592.75)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_0_} {} {0.000} {0.000} {0.059} {0.750} {0.973} {1.643} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.218} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.214} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.076} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {-0.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 235
PATH 236
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE2}
  ENDPT {fifomem/genblk1_4__U} {A2[2]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.031}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.809}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.138}
    {=} {Slack Time} {0.671}
  END_SLK_CLC
  SLK 0.671
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.696} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.696} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.123} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.127} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.265} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.751} {1.422} {} {1} {(415.22, 570.71) (411.87, 570.56)} 
    NET {} {} {} {} {} {rptr_empty/n_18} {} {0.000} {0.000} {0.057} {1.714} {0.751} {1.422} {} {} {} 
    INST {rptr_empty/FE_OCPC201_n_18} {A} {v} {Y} {^} {} {INVX2_LVT} {0.059} {0.000} {0.055} {} {0.810} {1.481} {} {5} {(411.42, 571.78) (411.42, 572.38)} 
    NET {} {} {} {} {} {raddr_2_} {} {0.000} {0.000} {0.055} {6.135} {0.811} {1.481} {} {} {} 
    INST {fifomem/FE_OFC6_raddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.135} {0.000} {0.107} {} {0.945} {1.616} {} {5} {(400.62, 566.61) (400.17, 566.00)} 
    NET {} {} {} {} {} {fifomem/FE_OFN6_raddr_2} {} {0.000} {0.000} {0.107} {39.500} {0.945} {1.616} {} {} {} 
    INST {fifomem/FE_OFC7_raddr_2} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.000} {0.115} {} {1.110} {1.781} {} {3} {(381.17, 583.33) (380.86, 582.72)} 
    NET {} {} {} {} {} {fifomem/FE_OFN7_raddr_2} {} {0.028} {0.000} {0.204} {19.786} {1.138} {1.809} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.218} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.077} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 236
PATH 237
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {sync_w2r/rq2_wptr_reg_10_} {CLK}
  ENDPT {sync_w2r/rq2_wptr_reg_10_} {D} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {sync_w2r/rq1_wptr_reg_10_} {Q} {DFFARX1_RVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.607}
    {-} {Setup} {0.114}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.643}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {0.972}
    {=} {Slack Time} {0.671}
  END_SLK_CLC
  SLK 0.671
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.696} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.696} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.123} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.127} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.265} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {94.591} {0.607} {1.278} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {sync_w2r/rq1_wptr_reg_10_} {CLK} {^} {Q} {^} {} {DFFARX1_RVT} {0.365} {0.000} {0.059} {} {0.972} {1.643} {} {1} {(442.12, 581.05) (439.08, 582.42)} 
    NET {} {} {} {} {} {sync_w2r/rq1_wptr_10_} {} {0.000} {0.000} {0.059} {0.745} {0.972} {1.643} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.645} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.645} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.218} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.077} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.087} {85.461} {0.607} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 237
PATH 238
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE2}
  ENDPT {fifomem/genblk1_7__U} {A2[2]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.628}
    {-} {Setup} {-0.031}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.810}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.138}
    {=} {Slack Time} {0.671}
  END_SLK_CLC
  SLK 0.671
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.697} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.697} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.124} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.127} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.266} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.275} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.751} {1.422} {} {1} {(415.22, 570.71) (411.87, 570.56)} 
    NET {} {} {} {} {} {rptr_empty/n_18} {} {0.000} {0.000} {0.057} {1.714} {0.751} {1.422} {} {} {} 
    INST {rptr_empty/FE_OCPC201_n_18} {A} {v} {Y} {^} {} {INVX2_LVT} {0.059} {0.000} {0.055} {} {0.810} {1.482} {} {5} {(411.42, 571.78) (411.42, 572.38)} 
    NET {} {} {} {} {} {raddr_2_} {} {0.000} {0.000} {0.055} {6.135} {0.811} {1.482} {} {} {} 
    INST {fifomem/FE_OFC6_raddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.135} {0.000} {0.107} {} {0.945} {1.616} {} {5} {(400.62, 566.61) (400.17, 566.00)} 
    NET {} {} {} {} {} {fifomem/FE_OFN6_raddr_2} {} {0.000} {0.000} {0.107} {39.500} {0.945} {1.617} {} {} {} 
    INST {fifomem/FE_OFC7_raddr_2} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.000} {0.115} {} {1.110} {1.782} {} {3} {(381.17, 583.33) (380.86, 582.72)} 
    NET {} {} {} {} {} {fifomem/FE_OFN7_raddr_2} {} {0.028} {0.000} {0.203} {19.786} {1.138} {1.810} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.646} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.646} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.219} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.215} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.077} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.034} {0.000} {0.142} {85.461} {0.628} {-0.043} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 238
PATH 239
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.042}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.124}
    {=} {Slack Time} {0.674}
  END_SLK_CLC
  SLK 0.674
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.700} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.700} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.127} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.130} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.268} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.292} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.447} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.447} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.523} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.523} {} {} {} 
    INST {fifomem/FE_OFC30_waddr_4} {A} {^} {Y} {v} {} {INVX4_RVT} {0.099} {0.013} {0.090} {} {0.947} {1.622} {} {2} {(470.09, 579.98) (470.09, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN30_waddr_4} {} {0.002} {0.000} {0.090} {20.610} {0.949} {1.623} {} {} {} 
    INST {fifomem/FE_OFC31_waddr_4} {A} {v} {Y} {^} {} {INVX8_LVT} {0.117} {0.029} {0.099} {} {1.066} {1.740} {} {3} {(521.31, 578.46) (521.31, 579.07)} 
    NET {} {} {} {} {} {fifomem/FE_OFN31_waddr_4} {} {0.059} {0.013} {0.175} {50.607} {1.124} {1.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.649} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.649} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.222} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.218} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.080} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {-0.028} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 239
PATH 240
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.025}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.751}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.075}
    {=} {Slack Time} {0.676}
  END_SLK_CLC
  SLK 0.676
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.702} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.702} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.129} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.132} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.271} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.297} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.466} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.466} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.542} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.001} {0.000} {0.073} {17.872} {0.866} {1.543} {} {} {} 
    INST {fifomem/FE_OFC28_waddr_3} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.170} {0.022} {0.132} {} {1.037} {1.713} {} {3} {(513.26, 579.98) (512.80, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN28_waddr_3} {} {0.038} {0.007} {0.267} {49.333} {1.075} {1.751} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.651} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.651} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.224} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.220} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.082} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {-0.061} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 240
PATH 241
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[2]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.026}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.105}
    {=} {Slack Time} {0.677}
  END_SLK_CLC
  SLK 0.677
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.702} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.702} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.129} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.133} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.271} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.297} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.163} {0.000} {0.069} {} {0.784} {1.460} {} {1} {(448.20, 587.43) (444.86, 587.28)} 
    NET {} {} {} {} {} {wptr_full/n_25} {} {0.000} {0.000} {0.069} {2.874} {0.784} {1.460} {} {} {} 
    INST {wptr_full/FE_OFC176_n_25} {A} {v} {Y} {^} {} {INVX4_LVT} {0.067} {0.001} {0.062} {} {0.851} {1.528} {} {7} {(444.70, 585.15) (444.70, 585.76)} 
    NET {} {} {} {} {} {FE_OFN25_waddr_2} {} {0.001} {0.000} {0.062} {14.235} {0.852} {1.529} {} {} {} 
    INST {fifomem/FE_OFC26_waddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.182} {0.035} {0.138} {} {1.035} {1.711} {} {3} {(505.05, 579.98) (504.59, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN26_waddr_2} {} {0.071} {0.013} {0.249} {52.324} {1.105} {1.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.651} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.651} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.224} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.221} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.082} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {-0.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 241
PATH 242
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE2}
  ENDPT {fifomem/genblk1_2__U} {A2[5]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.033}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.796}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.119}
    {=} {Slack Time} {0.677}
  END_SLK_CLC
  SLK 0.677
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.703} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.703} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.130} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.133} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.271} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.281} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.159} {0.000} {0.068} {} {0.763} {1.440} {} {2} {(410.96, 564.33) (407.62, 564.48)} 
    NET {} {} {} {} {} {rptr_empty/n_21} {} {0.000} {0.000} {0.068} {2.811} {0.763} {1.440} {} {} {} 
    INST {rptr_empty/FE_OFC135_n_21} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.000} {0.072} {} {0.839} {1.516} {} {8} {(408.83, 566.61) (408.83, 566.00)} 
    NET {} {} {} {} {} {raddr_5_} {} {0.000} {0.000} {0.072} {8.985} {0.839} {1.516} {} {} {} 
    INST {fifomem/FE_OFC14_raddr_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.118} {0.010} {0.080} {} {0.957} {1.635} {} {4} {(417.19, 568.43) (417.65, 569.04)} 
    NET {} {} {} {} {} {fifomem/FE_OFN14_raddr_5} {} {0.000} {0.000} {0.080} {35.213} {0.958} {1.635} {} {} {} 
    INST {fifomem/FE_OFC16_raddr_5} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.132} {0.000} {0.109} {} {1.089} {1.766} {} {2} {(429.50, 545.02) (429.81, 545.63)} 
    NET {} {} {} {} {} {fifomem/FE_OFN16_raddr_5} {} {0.030} {0.000} {0.200} {25.123} {1.119} {1.796} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.652} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.652} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.225} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.221} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.083} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 242
PATH 243
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE2}
  ENDPT {fifomem/genblk1_0__U} {A2[2]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_2_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.038}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.138}
    {=} {Slack Time} {0.677}
  END_SLK_CLC
  SLK 0.677
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.703} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.703} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.130} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.133} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.272} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.281} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_2_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.147} {0.000} {0.057} {} {0.751} {1.428} {} {1} {(415.22, 570.71) (411.87, 570.56)} 
    NET {} {} {} {} {} {rptr_empty/n_18} {} {0.000} {0.000} {0.057} {1.714} {0.751} {1.428} {} {} {} 
    INST {rptr_empty/FE_OCPC201_n_18} {A} {v} {Y} {^} {} {INVX2_LVT} {0.059} {0.000} {0.055} {} {0.810} {1.488} {} {5} {(411.42, 571.78) (411.42, 572.38)} 
    NET {} {} {} {} {} {raddr_2_} {} {0.000} {0.000} {0.055} {6.135} {0.811} {1.488} {} {} {} 
    INST {fifomem/FE_OFC6_raddr_2} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.135} {0.000} {0.107} {} {0.945} {1.622} {} {5} {(400.62, 566.61) (400.17, 566.00)} 
    NET {} {} {} {} {} {fifomem/FE_OFN6_raddr_2} {} {0.001} {0.000} {0.107} {39.500} {0.946} {1.623} {} {} {} 
    INST {fifomem/FE_OFC8_raddr_2} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.159} {0.025} {0.103} {} {1.105} {1.782} {} {2} {(457.17, 581.81) (457.47, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN8_raddr_2} {} {0.033} {0.007} {0.173} {22.601} {1.138} {1.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.652} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.652} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.225} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.221} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.083} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 243
PATH 244
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE2}
  ENDPT {fifomem/genblk1_3__U} {A2[5]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.033}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.797}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.119}
    {=} {Slack Time} {0.678}
  END_SLK_CLC
  SLK 0.678
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.703} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.703} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.130} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.134} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.272} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.159} {0.000} {0.068} {} {0.763} {1.441} {} {2} {(410.96, 564.33) (407.62, 564.48)} 
    NET {} {} {} {} {} {rptr_empty/n_21} {} {0.000} {0.000} {0.068} {2.811} {0.763} {1.441} {} {} {} 
    INST {rptr_empty/FE_OFC135_n_21} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.000} {0.072} {} {0.839} {1.517} {} {8} {(408.83, 566.61) (408.83, 566.00)} 
    NET {} {} {} {} {} {raddr_5_} {} {0.000} {0.000} {0.072} {8.985} {0.839} {1.517} {} {} {} 
    INST {fifomem/FE_OFC14_raddr_5} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.118} {0.010} {0.080} {} {0.957} {1.635} {} {4} {(417.19, 568.43) (417.65, 569.04)} 
    NET {} {} {} {} {} {fifomem/FE_OFN14_raddr_5} {} {0.000} {0.000} {0.080} {35.213} {0.958} {1.635} {} {} {} 
    INST {fifomem/FE_OFC16_raddr_5} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.132} {0.000} {0.109} {} {1.089} {1.767} {} {2} {(429.50, 545.02) (429.81, 545.63)} 
    NET {} {} {} {} {} {fifomem/FE_OFN16_raddr_5} {} {0.030} {0.000} {0.200} {25.123} {1.119} {1.797} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.652} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.652} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.225} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.222} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.084} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.155} {85.461} {0.613} {-0.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 244
PATH 245
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE2}
  ENDPT {fifomem/genblk1_4__U} {A2[3]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.043}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.820}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.138}
    {=} {Slack Time} {0.682}
  END_SLK_CLC
  SLK 0.682
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.708} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.708} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.135} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.138} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.276} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.286} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.146} {0.000} {0.056} {} {0.750} {1.432} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.056} {1.577} {0.750} {1.432} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {v} {Y} {^} {} {INVX2_LVT} {0.060} {0.000} {0.056} {} {0.809} {1.491} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.056} {6.411} {0.809} {1.492} {} {} {} 
    INST {fifomem/FE_OFC128_n_19} {A} {^} {Y} {^} {} {NBUFFX2_RVT} {0.152} {0.020} {0.107} {} {0.962} {1.644} {} {1} {(400.47, 576.64) (400.17, 576.03)} 
    NET {} {} {} {} {} {fifomem/FE_OFN95_n_19} {} {0.000} {0.000} {0.107} {9.170} {0.962} {1.644} {} {} {} 
    INST {fifomem/FE_OFC10_raddr_3} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.154} {0.000} {0.097} {} {1.116} {1.798} {} {3} {(331.46, 598.53) (331.16, 599.14)} 
    NET {} {} {} {} {} {fifomem/FE_OFN10_raddr_3} {} {0.022} {0.000} {0.153} {15.691} {1.138} {1.820} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.657} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.657} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.230} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.226} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.088} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 245
PATH 246
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE2}
  ENDPT {fifomem/genblk1_7__U} {A2[3]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.628}
    {-} {Setup} {-0.042}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.821}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.138}
    {=} {Slack Time} {0.683}
  END_SLK_CLC
  SLK 0.683
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.708} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.708} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.135} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.139} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.277} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.287} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.146} {0.000} {0.056} {} {0.750} {1.432} {} {1} {(407.46, 560.98) (404.12, 561.14)} 
    NET {} {} {} {} {} {rptr_empty/n_19} {} {0.000} {0.000} {0.056} {1.577} {0.750} {1.432} {} {} {} 
    INST {rptr_empty/FE_OCPC195_n_19} {A} {v} {Y} {^} {} {INVX2_LVT} {0.060} {0.000} {0.056} {} {0.809} {1.492} {} {4} {(403.21, 561.74) (403.21, 562.35)} 
    NET {} {} {} {} {} {raddr_3_} {} {0.000} {0.000} {0.056} {6.411} {0.809} {1.492} {} {} {} 
    INST {fifomem/FE_OFC128_n_19} {A} {^} {Y} {^} {} {NBUFFX2_RVT} {0.152} {0.020} {0.107} {} {0.962} {1.645} {} {1} {(400.47, 576.64) (400.17, 576.03)} 
    NET {} {} {} {} {} {fifomem/FE_OFN95_n_19} {} {0.000} {0.000} {0.107} {9.170} {0.962} {1.645} {} {} {} 
    INST {fifomem/FE_OFC10_raddr_3} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.154} {0.000} {0.097} {} {1.116} {1.799} {} {3} {(331.46, 598.53) (331.16, 599.14)} 
    NET {} {} {} {} {} {fifomem/FE_OFN10_raddr_3} {} {0.022} {0.000} {0.153} {15.691} {1.138} {1.821} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.657} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.657} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.230} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.227} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.089} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.034} {0.000} {0.142} {85.461} {0.628} {-0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 246
PATH 247
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[3]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_3_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.026}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.098}
    {=} {Slack Time} {0.684}
  END_SLK_CLC
  SLK 0.684
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.710} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.710} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.137} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.140} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.278} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.620} {1.305} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_3_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.074} {} {0.789} {1.473} {} {1} {(447.14, 581.05) (450.48, 581.20)} 
    NET {} {} {} {} {} {wptr_full/n_26} {} {0.000} {0.000} {0.074} {3.440} {0.789} {1.473} {} {} {} 
    INST {wptr_full/FE_OFC170_n_26} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.073} {} {0.865} {1.550} {} {9} {(447.29, 579.98) (447.29, 579.38)} 
    NET {} {} {} {} {} {FE_OFN27_waddr_3} {} {0.001} {0.000} {0.073} {17.872} {0.866} {1.550} {} {} {} 
    INST {fifomem/FE_OFC28_waddr_3} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.170} {0.022} {0.132} {} {1.037} {1.721} {} {3} {(513.26, 579.98) (512.80, 579.38)} 
    NET {} {} {} {} {} {fifomem/FE_OFN28_waddr_3} {} {0.062} {0.007} {0.246} {49.333} {1.098} {1.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.659} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.659} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.232} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.228} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.090} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {-0.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 247
PATH 248
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.046}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.083}
    {=} {Slack Time} {0.690}
  END_SLK_CLC
  SLK 0.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.715} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.715} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.142} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.146} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.284} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.308} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.057} {} {0.768} {1.458} {} {1} {(446.98, 557.64) (450.33, 557.79)} 
    NET {} {} {} {} {} {wptr_full/n_28} {} {0.000} {0.000} {0.057} {1.677} {0.768} {1.458} {} {} {} 
    INST {wptr_full/FE_OFC91_n_28} {A} {v} {Y} {^} {} {INVX2_LVT} {0.075} {0.000} {0.075} {} {0.843} {1.532} {} {6} {(449.42, 559.92) (449.42, 559.31)} 
    NET {} {} {} {} {} {waddr_5_} {} {0.000} {0.000} {0.075} {10.203} {0.843} {1.533} {} {} {} 
    INST {fifomem/FE_OFC33_waddr_5} {A} {^} {Y} {v} {} {INVX4_RVT} {0.092} {0.010} {0.084} {} {0.935} {1.624} {} {2} {(453.82, 569.95) (453.82, 569.34)} 
    NET {} {} {} {} {} {fifomem/FE_OFN33_waddr_5} {} {0.002} {0.000} {0.084} {18.458} {0.937} {1.627} {} {} {} 
    INST {fifomem/FE_OFC35_waddr_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.103} {0.021} {0.093} {} {1.040} {1.730} {} {3} {(522.68, 551.71) (522.68, 552.32)} 
    NET {} {} {} {} {} {fifomem/FE_OFN35_waddr_5} {} {0.042} {0.007} {0.169} {47.568} {1.083} {1.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.664} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.664} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.237} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.234} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.095} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 248
PATH 249
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE1}
  ENDPT {fifomem/genblk1_3__U} {A1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_1_} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.031}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.757}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.061}
    {=} {Slack Time} {0.696}
  END_SLK_CLC
  SLK 0.696
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.722} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.722} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.149} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.152} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.290} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.317} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.154} {0.000} {0.060} {} {0.775} {1.471} {} {1} {(442.58, 590.78) (446.07, 589.41)} 
    NET {} {} {} {} {} {wptr_full/n_24} {} {0.000} {0.000} {0.060} {2.883} {0.775} {1.471} {} {} {} 
    INST {wptr_full/FE_OFC153_n_24} {A} {v} {Y} {^} {} {INVX4_LVT} {0.073} {0.002} {0.070} {} {0.848} {1.544} {} {8} {(445.77, 588.50) (445.77, 589.10)} 
    NET {} {} {} {} {} {waddr_1_} {} {0.001} {0.000} {0.070} {18.655} {0.849} {1.545} {} {} {} 
    INST {fifomem/FE_OFC23_waddr_1} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.163} {0.020} {0.123} {} {1.012} {1.708} {} {2} {(522.38, 565.09) (522.83, 565.70)} 
    NET {} {} {} {} {} {fifomem/FE_OFN23_waddr_1} {} {0.049} {0.006} {0.237} {45.193} {1.061} {1.757} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.671} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.671} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.244} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.240} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.102} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.022} {0.000} {0.213} {103.191} {0.616} {-0.080} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 249
PATH 250
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE2}
  ENDPT {fifomem/genblk1_0__U} {A2[1]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_1_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.627}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.821}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.122}
    {=} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.724} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.724} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.152} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.155} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.293} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.303} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.160} {0.000} {0.069} {} {0.764} {1.463} {} {1} {(415.67, 571.02) (412.33, 571.17)} 
    NET {} {} {} {} {} {rptr_empty/n_17} {} {0.000} {0.000} {0.069} {2.847} {0.764} {1.463} {} {} {} 
    INST {rptr_empty/FE_OFC156_n_17} {A} {v} {Y} {^} {} {INVX4_LVT} {0.052} {0.000} {0.048} {} {0.816} {1.515} {} {7} {(411.87, 573.30) (411.87, 572.69)} 
    NET {} {} {} {} {} {raddr_1_} {} {0.000} {0.000} {0.048} {7.511} {0.816} {1.515} {} {} {} 
    INST {fifomem/FE_OFC3_raddr_1} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.119} {0.018} {0.087} {} {0.934} {1.633} {} {4} {(403.51, 581.81) (403.06, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN3_raddr_1} {} {0.004} {0.000} {0.088} {39.202} {0.938} {1.637} {} {} {} 
    INST {fifomem/FE_OFC5_raddr_1} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.154} {0.020} {0.086} {} {1.092} {1.791} {} {2} {(454.74, 586.67) (455.19, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN5_raddr_1} {} {0.030} {0.006} {0.145} {27.497} {1.122} {1.821} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.674} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.674} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.246} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.243} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.105} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.033} {0.000} {0.143} {85.461} {0.627} {-0.072} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 250
PATH 251
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE2}
  ENDPT {fifomem/genblk1_5__U} {A2[1]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_1_} {QN} {DFFARX1_LVT} {v} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.629}
    {-} {Setup} {-0.045}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.823}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.124}
    {=} {Slack Time} {0.699}
  END_SLK_CLC
  SLK 0.699
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.725} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.725} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.152} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.155} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.294} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.303} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.160} {0.000} {0.069} {} {0.764} {1.463} {} {1} {(415.67, 571.02) (412.33, 571.17)} 
    NET {} {} {} {} {} {rptr_empty/n_17} {} {0.000} {0.000} {0.069} {2.847} {0.764} {1.463} {} {} {} 
    INST {rptr_empty/FE_OFC156_n_17} {A} {v} {Y} {^} {} {INVX4_LVT} {0.052} {0.000} {0.048} {} {0.816} {1.515} {} {7} {(411.87, 573.30) (411.87, 572.69)} 
    NET {} {} {} {} {} {raddr_1_} {} {0.000} {0.000} {0.048} {7.511} {0.816} {1.515} {} {} {} 
    INST {fifomem/FE_OFC3_raddr_1} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.119} {0.018} {0.087} {} {0.934} {1.634} {} {4} {(403.51, 581.81) (403.06, 582.42)} 
    NET {} {} {} {} {} {fifomem/FE_OFN3_raddr_1} {} {0.004} {0.000} {0.088} {39.202} {0.938} {1.638} {} {} {} 
    INST {fifomem/FE_OFC5_raddr_1} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.154} {0.020} {0.086} {} {1.092} {1.791} {} {2} {(454.74, 586.67) (455.19, 586.06)} 
    NET {} {} {} {} {} {fifomem/FE_OFN5_raddr_1} {} {0.032} {0.006} {0.143} {27.497} {1.124} {1.823} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.674} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.674} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.247} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.243} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.105} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.035} {0.000} {0.141} {85.461} {0.629} {-0.071} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 251
PATH 252
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE1}
  ENDPT {fifomem/genblk1_1__U} {A1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.616}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.769}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.066}
    {=} {Slack Time} {0.703}
  END_SLK_CLC
  SLK 0.703
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.729} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.729} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.156} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.159} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.298} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.322} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.057} {} {0.768} {1.471} {} {1} {(446.98, 557.64) (450.33, 557.79)} 
    NET {} {} {} {} {} {wptr_full/n_28} {} {0.000} {0.000} {0.057} {1.677} {0.768} {1.471} {} {} {} 
    INST {wptr_full/FE_OFC91_n_28} {A} {v} {Y} {^} {} {INVX2_LVT} {0.075} {0.000} {0.075} {} {0.843} {1.546} {} {6} {(449.42, 559.92) (449.42, 559.31)} 
    NET {} {} {} {} {} {waddr_5_} {} {0.000} {0.000} {0.075} {10.203} {0.843} {1.546} {} {} {} 
    INST {fifomem/FE_OFC33_waddr_5} {A} {^} {Y} {v} {} {INVX4_RVT} {0.092} {0.010} {0.084} {} {0.935} {1.638} {} {2} {(453.82, 569.95) (453.82, 569.34)} 
    NET {} {} {} {} {} {fifomem/FE_OFN33_waddr_5} {} {0.002} {0.000} {0.084} {18.458} {0.937} {1.641} {} {} {} 
    INST {fifomem/FE_OFC35_waddr_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.103} {0.021} {0.093} {} {1.040} {1.744} {} {3} {(522.68, 551.71) (522.68, 552.32)} 
    NET {} {} {} {} {} {fifomem/FE_OFN35_waddr_5} {} {0.026} {0.006} {0.182} {47.568} {1.066} {1.769} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.678} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.678} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.251} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.247} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.109} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.213} {103.191} {0.616} {-0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 252
PATH 253
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[5]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_5_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.045}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.801}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.090}
    {=} {Slack Time} {0.711}
  END_SLK_CLC
  SLK 0.711
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.736} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.736} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.163} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.167} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.305} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.329} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_5_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.057} {} {0.768} {1.479} {} {1} {(446.98, 557.64) (450.33, 557.79)} 
    NET {} {} {} {} {} {wptr_full/n_28} {} {0.000} {0.000} {0.057} {1.677} {0.768} {1.479} {} {} {} 
    INST {wptr_full/FE_OFC91_n_28} {A} {v} {Y} {^} {} {INVX2_LVT} {0.075} {0.000} {0.075} {} {0.843} {1.554} {} {6} {(449.42, 559.92) (449.42, 559.31)} 
    NET {} {} {} {} {} {waddr_5_} {} {0.000} {0.000} {0.075} {10.203} {0.843} {1.554} {} {} {} 
    INST {fifomem/FE_OFC33_waddr_5} {A} {^} {Y} {v} {} {INVX4_RVT} {0.092} {0.010} {0.084} {} {0.935} {1.646} {} {2} {(453.82, 569.95) (453.82, 569.34)} 
    NET {} {} {} {} {} {fifomem/FE_OFN33_waddr_5} {} {0.002} {0.000} {0.084} {18.458} {0.937} {1.648} {} {} {} 
    INST {fifomem/FE_OFC35_waddr_5} {A} {v} {Y} {^} {} {INVX8_LVT} {0.103} {0.021} {0.093} {} {1.040} {1.751} {} {3} {(522.68, 551.71) (522.68, 552.32)} 
    NET {} {} {} {} {} {fifomem/FE_OFN35_waddr_5} {} {0.050} {0.008} {0.162} {47.568} {1.090} {1.801} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.686} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.686} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.258} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.255} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.117} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {-0.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 253
PATH 254
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_5__U} {CE1}
  ENDPT {fifomem/genblk1_5__U} {A1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_6_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {-0.039}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.068}
    {=} {Slack Time} {0.714}
  END_SLK_CLC
  SLK 0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.739} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.739} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.166} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.170} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.308} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_6_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.075} {} {0.787} {1.501} {} {1} {(450.63, 557.34) (453.98, 557.18)} 
    NET {} {} {} {} {} {wptr_full/n_29} {} {0.000} {0.000} {0.075} {3.458} {0.787} {1.501} {} {} {} 
    INST {wptr_full/FE_OFC123_n_29} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.072} {} {0.863} {1.577} {} {15} {(451.39, 553.23) (451.39, 552.62)} 
    NET {} {} {} {} {} {FE_OFN37_waddr_6} {} {0.001} {0.000} {0.072} {17.788} {0.864} {1.578} {} {} {} 
    INST {fifomem/FE_OFC39_waddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.162} {0.033} {0.113} {} {1.026} {1.740} {} {2} {(451.70, 601.87) (452.00, 602.48)} 
    NET {} {} {} {} {} {fifomem/FE_OFN39_waddr_6} {} {0.042} {0.011} {0.196} {26.002} {1.068} {1.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.688} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.688} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.261} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.120} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.039} {0.000} {0.200} {103.191} {0.633} {-0.081} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 254
PATH 255
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[6]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_6_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.039}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.780}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.066}
    {=} {Slack Time} {0.714}
  END_SLK_CLC
  SLK 0.714
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.740} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.740} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.167} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.170} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.308} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_6_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.169} {0.000} {0.075} {} {0.787} {1.501} {} {1} {(450.63, 557.34) (453.98, 557.18)} 
    NET {} {} {} {} {} {wptr_full/n_29} {} {0.000} {0.000} {0.075} {3.458} {0.787} {1.501} {} {} {} 
    INST {wptr_full/FE_OFC123_n_29} {A} {v} {Y} {^} {} {INVX4_LVT} {0.076} {0.000} {0.072} {} {0.863} {1.577} {} {15} {(451.39, 553.23) (451.39, 552.62)} 
    NET {} {} {} {} {} {FE_OFN37_waddr_6} {} {0.001} {0.000} {0.072} {17.788} {0.864} {1.578} {} {} {} 
    INST {fifomem/FE_OFC39_waddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.162} {0.033} {0.113} {} {1.026} {1.740} {} {2} {(451.70, 601.87) (452.00, 602.48)} 
    NET {} {} {} {} {} {fifomem/FE_OFN39_waddr_6} {} {0.040} {0.011} {0.198} {26.002} {1.066} {1.780} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.689} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.689} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.262} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.120} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {-0.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 255
PATH 256
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE1}
  ENDPT {fifomem/genblk1_2__U} {A1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_1_} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.646}
    {-} {Setup} {-0.030}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.786}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.066}
    {=} {Slack Time} {0.719}
  END_SLK_CLC
  SLK 0.719
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.745} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.745} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.172} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.175} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.314} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.340} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.154} {0.000} {0.060} {} {0.775} {1.494} {} {1} {(442.58, 590.78) (446.07, 589.41)} 
    NET {} {} {} {} {} {wptr_full/n_24} {} {0.000} {0.000} {0.060} {2.883} {0.775} {1.494} {} {} {} 
    INST {wptr_full/FE_OFC153_n_24} {A} {v} {Y} {^} {} {INVX4_LVT} {0.073} {0.002} {0.070} {} {0.848} {1.567} {} {8} {(445.77, 588.50) (445.77, 589.10)} 
    NET {} {} {} {} {} {waddr_1_} {} {0.001} {0.000} {0.070} {18.655} {0.849} {1.568} {} {} {} 
    INST {fifomem/FE_OFC23_waddr_1} {A} {^} {Y} {^} {} {NBUFFX8_RVT} {0.163} {0.020} {0.123} {} {1.012} {1.731} {} {2} {(522.38, 565.09) (522.83, 565.70)} 
    NET {} {} {} {} {} {fifomem/FE_OFN23_waddr_1} {} {0.054} {0.006} {0.231} {45.193} {1.066} {1.786} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.694} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.694} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.267} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.125} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.052} {0.000} {0.188} {103.191} {0.646} {-0.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 256
PATH 257
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[1]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_1_} {QN} {DFFARX2_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.044}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.786}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.061}
    {=} {Slack Time} {0.725}
  END_SLK_CLC
  SLK 0.725
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.750} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.750} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.178} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.181} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.319} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.346} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_1_} {CLK} {^} {QN} {v} {} {DFFARX2_LVT} {0.154} {0.000} {0.060} {} {0.775} {1.500} {} {1} {(442.58, 590.78) (446.07, 589.41)} 
    NET {} {} {} {} {} {wptr_full/n_24} {} {0.000} {0.000} {0.060} {2.883} {0.775} {1.500} {} {} {} 
    INST {wptr_full/FE_OFC153_n_24} {A} {v} {Y} {^} {} {INVX4_LVT} {0.073} {0.002} {0.070} {} {0.848} {1.573} {} {8} {(445.77, 588.50) (445.77, 589.10)} 
    NET {} {} {} {} {} {waddr_1_} {} {0.001} {0.000} {0.070} {18.655} {0.849} {1.574} {} {} {} 
    INST {fifomem/FE_OFC24_waddr_1} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.175} {0.035} {0.104} {} {1.024} {1.749} {} {2} {(520.70, 583.33) (521.01, 582.72)} 
    NET {} {} {} {} {} {fifomem/FE_OFN24_waddr_1} {} {0.037} {0.012} {0.172} {17.491} {1.061} {1.786} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.700} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.700} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.273} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.269} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.131} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {-0.093} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 257
PATH 258
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_2__U} {CE2}
  ENDPT {fifomem/genblk1_2__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.816}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.088}
    {=} {Slack Time} {0.728}
  END_SLK_CLC
  SLK 0.728
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.753} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.753} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.180} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.184} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.322} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.581} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.581} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.693} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.001} {0.000} {0.075} {14.943} {0.966} {1.693} {} {} {} 
    INST {fifomem/FE_OFC143_raddr_6} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.070} {} {1.070} {1.797} {} {4} {(408.83, 493.04) (409.29, 492.43)} 
    NET {} {} {} {} {} {fifomem/FE_OFN105_n} {} {0.018} {0.000} {0.117} {28.622} {1.088} {1.816} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.702} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.702} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.275} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.134} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 258
PATH 259
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_3__U} {CE2}
  ENDPT {fifomem/genblk1_3__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.053}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.816}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.087}
    {=} {Slack Time} {0.729}
  END_SLK_CLC
  SLK 0.729
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.754} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.754} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.181} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.185} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.323} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.582} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.582} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.694} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.001} {0.000} {0.075} {14.943} {0.966} {1.694} {} {} {} 
    INST {fifomem/FE_OFC143_raddr_6} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.070} {} {1.070} {1.798} {} {4} {(408.83, 493.04) (409.29, 492.43)} 
    NET {} {} {} {} {} {fifomem/FE_OFN105_n} {} {0.018} {0.000} {0.117} {28.622} {1.087} {1.816} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.703} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.703} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.276} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.273} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.134} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.155} {85.461} {0.613} {-0.115} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 259
PATH 260
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_1__U} {CE2}
  ENDPT {fifomem/genblk1_1__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.816}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.086}
    {=} {Slack Time} {0.729}
  END_SLK_CLC
  SLK 0.729
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.755} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.755} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.182} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.185} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.324} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.333} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.583} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.583} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.694} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.001} {0.000} {0.075} {14.943} {0.966} {1.695} {} {} {} 
    INST {fifomem/FE_OFC143_raddr_6} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.070} {} {1.070} {1.799} {} {4} {(408.83, 493.04) (409.29, 492.43)} 
    NET {} {} {} {} {} {fifomem/FE_OFN105_n} {} {0.017} {0.000} {0.119} {28.622} {1.086} {1.816} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.704} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.704} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.277} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.273} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.135} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.155} {85.461} {0.613} {-0.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 260
PATH 261
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE2}
  ENDPT {fifomem/genblk1_6__U} {A2[6]} {SRAM2RW128x8} {^} {leading} {rclk} {rclk(C)(P)(func_max_scenario)*}
  BEGINPT {rptr_empty/rbin_reg_6_} {Q} {DFFARX1_LVT} {^} {leading} {rclk} {rclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.613}
    {-} {Setup} {-0.052}
    {+} {Phase Shift} {1.220}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.085}
    {=} {Slack Time} {0.730}
  END_SLK_CLC
  SLK 0.730
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {0.755} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.755} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.183} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {27.337} {0.456} {1.186} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {1.324} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.010} {0.000} {0.087} {94.591} {0.604} {1.334} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {rptr_empty/rbin_reg_6_} {CLK} {^} {Q} {^} {} {DFFARX1_LVT} {0.250} {0.004} {0.081} {} {0.854} {1.583} {} {3} {(411.11, 557.64) (408.07, 559.01)} 
    NET {} {} {} {} {} {rptr_empty/FE_OFN128_raddr_6} {} {0.000} {0.000} {0.081} {4.870} {0.854} {1.584} {} {} {} 
    INST {rptr_empty/FE_OCPC197_FE_OFN128_raddr_6} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.111} {0.000} {0.075} {} {0.965} {1.695} {} {6} {(409.14, 556.58) (409.44, 555.97)} 
    NET {} {} {} {} {} {raddr_6_} {} {0.001} {0.000} {0.075} {14.943} {0.965} {1.695} {} {} {} 
    INST {fifomem/FE_OFC143_raddr_6} {A} {^} {Y} {^} {} {NBUFFX8_LVT} {0.104} {0.000} {0.070} {} {1.070} {1.799} {} {4} {(408.83, 493.04) (409.29, 492.43)} 
    NET {} {} {} {} {} {fifomem/FE_OFN105_n} {} {0.015} {0.000} {0.120} {28.622} {1.085} {1.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {rclk} {^} {} {} {rclk} {} {} {} {0.025} {2505.912} {0.025} {-0.705} {} {1} {(320.00, 36.00) } 
    NET {} {} {} {} {} {rclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.705} {} {} {} 
    INST {io_b_rclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.277} {} {1} {(320.00, 36.00) (316.55, 299.58)} 
    NET {} {} {} {} {} {n_4} {} {0.004} {0.000} {0.198} {26.224} {0.456} {-0.274} {} {} {} 
    INST {CTS_ccl_a_buf_00012} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.084} {} {0.594} {-0.136} {} {52} {(402.60, 483.01) (403.51, 482.40)} 
    NET {} {} {} {} {} {CTS_1} {} {0.019} {0.000} {0.156} {85.461} {0.613} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 261
PATH 262
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_7__U} {CE1}
  ENDPT {fifomem/genblk1_7__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.029}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.782}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.048}
    {=} {Slack Time} {0.734}
  END_SLK_CLC
  SLK 0.734
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.759} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.759} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.187} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.190} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.328} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.506} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.506} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.583} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.583} {} {} {} 
    INST {wptr_full/FE_OFC29_waddr_4} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.005} {0.132} {} {1.014} {1.748} {} {4} {(453.52, 578.46) (453.22, 579.07)} 
    NET {} {} {} {} {} {FE_OFN29_waddr_4} {} {0.034} {0.001} {0.237} {24.488} {1.048} {1.782} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.709} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.709} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.282} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.140} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.049} {0.000} {0.191} {103.191} {0.643} {-0.091} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 262
PATH 263
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_4__U} {CE1}
  ENDPT {fifomem/genblk1_4__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.643}
    {-} {Setup} {-0.028}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.047}
    {=} {Slack Time} {0.734}
  END_SLK_CLC
  SLK 0.734
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.760} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.760} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.187} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.190} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.329} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.352} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.507} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.507} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.583} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.583} {} {} {} 
    INST {wptr_full/FE_OFC29_waddr_4} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.005} {0.132} {} {1.014} {1.748} {} {4} {(453.52, 578.46) (453.22, 579.07)} 
    NET {} {} {} {} {} {FE_OFN29_waddr_4} {} {0.033} {0.001} {0.238} {24.488} {1.047} {1.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.709} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.709} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.282} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.278} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.140} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.048} {0.000} {0.191} {103.191} {0.643} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 263
PATH 264
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_6__U} {CE1}
  ENDPT {fifomem/genblk1_6__U} {A1[4]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_4_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.645}
    {-} {Setup} {-0.028}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.783}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.046}
    {=} {Slack Time} {0.737}
  END_SLK_CLC
  SLK 0.737
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.763} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.763} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {1.190} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.193} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.331} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.024} {0.000} {0.103} {111.675} {0.618} {1.355} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_4_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.154} {0.000} {0.061} {} {0.772} {1.510} {} {1} {(450.94, 560.68) (454.28, 560.53)} 
    NET {} {} {} {} {} {wptr_full/n_27} {} {0.000} {0.000} {0.061} {2.104} {0.772} {1.510} {} {} {} 
    INST {wptr_full/FE_OFC147_n_27} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.002} {0.073} {} {0.849} {1.586} {} {6} {(454.28, 565.09) (454.28, 565.70)} 
    NET {} {} {} {} {} {waddr_4_} {} {0.000} {0.000} {0.073} {9.459} {0.849} {1.586} {} {} {} 
    INST {wptr_full/FE_OFC29_waddr_4} {A} {^} {Y} {^} {} {NBUFFX4_RVT} {0.165} {0.005} {0.132} {} {1.014} {1.751} {} {4} {(453.52, 578.46) (453.22, 579.07)} 
    NET {} {} {} {} {} {FE_OFN29_waddr_4} {} {0.032} {0.001} {0.239} {24.488} {1.046} {1.783} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.712} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.712} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.285} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.143} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.051} {0.000} {0.189} {103.191} {0.645} {-0.092} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 264
PATH 265
  VIEW  func_max_scenario
  CHECK_TYPE {Setup Check}
  REF {fifomem/genblk1_0__U} {CE1}
  ENDPT {fifomem/genblk1_0__U} {A1[0]} {SRAM2RW128x8} {^} {leading} {wclk} {wclk(C)(P)(func_max_scenario)*}
  BEGINPT {wptr_full/wbin_reg_0_} {QN} {DFFARX1_LVT} {v} {leading} {wclk} {wclk(D)(P)(func_max_scenario)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.632}
    {-} {Setup} {-0.039}
    {+} {Phase Shift} {1.180}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.070}
    {=} {Required Time} {1.780}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {1.032}
    {=} {Slack Time} {0.749}
  END_SLK_CLC
  SLK 0.749
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {0.774} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {0.774} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.452} {1.201} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {27.242} {0.456} {1.205} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {1.343} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.026} {0.000} {0.103} {111.675} {0.621} {1.369} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {wptr_full/wbin_reg_0_} {CLK} {^} {QN} {v} {} {DFFARX1_LVT} {0.150} {0.000} {0.058} {} {0.771} {1.520} {} {1} {(448.81, 594.12) (445.46, 593.97)} 
    NET {} {} {} {} {} {wptr_full/n_23} {} {0.000} {0.000} {0.058} {1.725} {0.771} {1.520} {} {} {} 
    INST {wptr_full/FE_OFC109_n_23} {A} {v} {Y} {^} {} {INVX2_LVT} {0.076} {0.003} {0.074} {} {0.848} {1.596} {} {7} {(446.38, 591.84) (446.38, 592.45)} 
    NET {} {} {} {} {} {waddr_0_} {} {0.000} {0.000} {0.074} {9.740} {0.848} {1.596} {} {} {} 
    INST {fifomem/FE_OFC111_n_23} {A} {^} {Y} {^} {} {NBUFFX4_LVT} {0.149} {0.023} {0.106} {} {0.997} {1.745} {} {3} {(458.99, 588.50) (459.30, 589.10)} 
    NET {} {} {} {} {} {fifomem/FE_OFN85_n_23} {} {0.035} {0.007} {0.198} {24.530} {1.032} {1.780} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.025}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {wclk} {^} {} {} {wclk} {} {} {} {0.025} {2505.912} {0.025} {-0.723} {} {1} {(600.05, 36.00) } 
    NET {} {} {} {} {} {wclk} {} {0.000} {0.000} {0.025} {2505.912} {0.025} {-0.723} {} {} {} 
    INST {io_b_wclk} {PADIO} {^} {DOUT} {^} {} {I1025_NS} {0.427} {0.000} {0.198} {} {0.453} {-0.296} {} {1} {(600.05, 36.00) (596.60, 299.58)} 
    NET {} {} {} {} {} {n_2} {} {0.004} {0.000} {0.198} {26.128} {0.456} {-0.293} {} {} {} 
    INST {CTS_ccl_a_buf_00006} {A} {^} {Y} {^} {} {NBUFFX32_LVT} {0.138} {0.000} {0.093} {} {0.594} {-0.154} {} {52} {(521.31, 489.70) (522.22, 489.09)} 
    NET {} {} {} {} {} {CTS_2} {} {0.037} {0.000} {0.201} {103.191} {0.632} {-0.117} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 265

