Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dec311714bf3473e9036f47d61843ec4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab3_Round_Robin_Arbiter_tb_behav xil_defaultlib.Lab3_Round_Robin_Arbiter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_8
Compiling module xil_defaultlib.Round_Robin_Arbiter
Compiling module xil_defaultlib.Lab3_Round_Robin_Arbiter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab3_Round_Robin_Arbiter_tb_behav
