
Network Parameters:
MESH:	size: 4x4	Speed: 1 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 8KB, Line Size: 32B, Set Size: 2, Coherence: PR_WB, Adaptive: FALSE


Secondary Cache Size 32KB, Line Size: 32B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE
Associate Addr Node: start -2147411232 end -2147410964 node 0
Associate Addr Node: start -2147410964 end -2147410696 node 1
Associate Addr Node: start -2147410696 end -2147410428 node 2
Associate Addr Node: start -2147410428 end -2147410160 node 3
Associate Addr Node: start -2147410160 end -2147409892 node 4
Associate Addr Node: start -2147409892 end -2147409624 node 5
Associate Addr Node: start -2147409624 end -2147409356 node 6
Associate Addr Node: start -2147409356 end -2147409088 node 7
PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 32691		icount: 18
End cycle: 16634136		icount: 12504466

Statistics Record Active list size:
   Number of samples = 16601445,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.66014e+07,   Sampling rate = 1
   Mean = 15.9462,   Standard Deviation = 0.673297
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    11.000 ( 0.00%) |
     4.000    15923.000 ( 0.10%) |
     6.000    32551.000 ( 0.20%) |
     8.000    28401.000 ( 0.17%) |
    10.000    22154.000 ( 0.13%) |
    12.000    11752.000 ( 0.07%) |
    14.000    18657.000 ( 0.11%) |
    16.000    16471996.000 (99.22%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16601445,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66014e+07,   Sampling rate = 1
   Mean = 0.402667,   Standard Deviation = 0.545775
End of Report


Statistics Record Mem queue size:
   Number of samples = 16601445,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66014e+07,   Sampling rate = 1
   Mean = 6.82354,   Standard Deviation = 1.93443
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5141001.000 (30.97%) |***************
     8.000    11460444.000 (69.03%) |**********************************
End of Report

BPB Good predictions: 380501, BPB Bad predictions: 9097, BPB Prediction rate: 0.976650
RAS Good predictions: 196187, RAS Bad predictions: 1, RAS Prediction rate: 0.999995
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 9098,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.66014e+07,   Sampling rate = 0.000548025
   Mean = 10.9934,   Standard Deviation = 2.92818
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66014e+07,   Sampling rate = 6.02357e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 12.9%
FPU utilization: 4.7%
Addr. gen. utilization: 19.9%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.66014e+07,   Sampling rate = 6.02357e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2818326(0.985,0.920) Mean 18.452/6.625/2.000 Stddev 22.126/12.785/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 27712(0.010,0.009) Mean 34.626/17.468/12.004 Stddev 27.459/15.258/0.067
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 2065(0.001,0.001) Mean 400.267/364.194/364.073 Stddev 167.733/161.981/162.213
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 39(0.000,0.000) Mean 97.000/84.256/83.359 Stddev 18.195/1.697/1.814
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14191(0.005,0.005) Mean 202.500/172.645/172.061 Stddev 173.087/131.194/131.441
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 174246(0.873,0.057) Mean 20.339/3.996/2.000 Stddev 12.583/0.114/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 15271(0.077,0.005) Mean 35.090/14.000/12.000 Stddev 6.072/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 255(0.001,0.000) Mean 97.667/46.855/44.855 Stddev 33.537/2.685/2.685
Demand write DIR_LH_RCOHE -- Num 4332(0.022,0.001) Mean 207.563/110.603/108.866 Stddev 52.336/2.579/2.747
Demand write DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 78.000/74.000/73.000 Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3213(0.016,0.001) Mean 241.101/110.237/108.237 Stddev 5.285/0.811/0.811
Demand write DIR_RH_RCOHE -- Num 2268(0.011,0.001) Mean 152.198/144.198/143.198 Stddev 4.452/4.452/4.452
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 1(0.001,0.000) Mean 8.000/3.000/2.000 Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 1(0.001,0.000) Mean 48.000/46.000/46.000 Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 754(0.996,0.000) Mean 197.558/192.058/189.058 Stddev 45.203/41.939/43.800
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 1(0.001,0.000) Mean 143.000/141.000/138.000 Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.006
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.009
Avail loss from Write time: 0.131
Avail loss from Read time: 0.437
Avail loss from Branch time: 0.005
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.008 excepts: 0.000




TIME FOR EXECUTION:	1.66341e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923767          2854637(   98%)          0             0.3631
Num_hit: 2854637  Num_miss: 69130 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681809  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3759     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6481     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152499, Max Value = 1, Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00916797
   Mean = 0.356194,   Standard Deviation = 0.478873
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686468.000 (64.38%) |********************************
     1.000    5912421.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152499, Max Value = 1, Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00916797
   Mean = 0.356194,   Standard Deviation = 0.478873
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16598889.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34948
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69221            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35010 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15946    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16295 @ 126.855 [stddev 64.286]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68801, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00413619
   Mean = 0.314913,   Standard Deviation = 0.464481
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371768.000 (68.51%) |**********************************
     1.000    5227253.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68801, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00413619
   Mean = 0.314913,   Standard Deviation = 0.464481
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599021.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50405
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17031
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26291
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26291
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26291
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41978
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982501          2912997(   98%)          0             0.3696
Num_hit: 2912997  Num_miss: 69504 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739806  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4309     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6031     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148903, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00895175
   Mean = 0.335109,   Standard Deviation = 0.472029
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037817.000 (66.49%) |*********************************
     1.000    5563137.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148903, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00895175
   Mean = 0.335109,   Standard Deviation = 0.472029
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600954.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69582            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34631 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17093    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15492    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17302 @ 153.817 [stddev 128.579]
DEMAND network miss WRITE	: 15698 @ 105.482 [stddev 54.390]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67842, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00407856
   Mean = 0.293665,   Standard Deviation = 0.45544
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725835.000 (70.63%) |***********************************
     1.000    4875119.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67842, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00407856
   Mean = 0.293665,   Standard Deviation = 0.45544
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600954.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925206          2854850(   98%)          0             0.3632
Num_hit: 2854850  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681435  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173415   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155224, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00933175
   Mean = 0.357709,   Standard Deviation = 0.479326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938180.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155224, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00933175
   Mean = 0.357709,   Standard Deviation = 0.479326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600570.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35220
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35220
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15443 @ 108.732 [stddev 31.716]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69846, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00419903
   Mean = 0.31566,   Standard Deviation = 0.464778
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240136.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69846, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00419903
   Mean = 0.31566,   Standard Deviation = 0.464778
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600570.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35220
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50866
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16474
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977242          2912782(   98%)          0             0.3686
Num_hit: 2912782  Num_miss: 64460 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739840  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3513     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5546     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143169, Max Value = 1, Min Value = 0
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00860753
   Mean = 0.337232,   Standard Deviation = 0.472765
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11001418.000 (66.28%) |*********************************
     1.000    5597788.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143169, Max Value = 1, Min Value = 0
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00860753
   Mean = 0.337232,   Standard Deviation = 0.472765
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599206.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32587
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32587
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64527            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32984 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16297    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15010    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16506 @ 155.377 [stddev 128.123]
DEMAND network miss WRITE	: 15159 @ 114.320 [stddev 56.558]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64949, Max Value = 1, Min Value = 0
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00390486
   Mean = 0.298702,   Standard Deviation = 0.457689
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11640985.000 (70.13%) |***********************************
     1.000    4958211.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64949, Max Value = 1, Min Value = 0
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00390486
   Mean = 0.298702,   Standard Deviation = 0.457689
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599196.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32587
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47855
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891583          2817383(   97%)          0             0.3601
Num_hit: 2817383  Num_miss: 74200 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644417  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7330     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162784, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00978623
   Mean = 0.372098,   Standard Deviation = 0.483364
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423043.000 (62.79%) |*******************************
     1.000    6176740.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162784, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00978623
   Mean = 0.372098,   Standard Deviation = 0.483364
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599783.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38393
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38393
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74200            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39010 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16796    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17026 @ 104.769 [stddev 63.785]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76758, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00461456
   Mean = 0.327778,   Standard Deviation = 0.469404
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158733.000 (67.22%) |*********************************
     1.000    5441050.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76758, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00461456
   Mean = 0.327778,   Standard Deviation = 0.469404
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599783.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38393
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54039
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18059
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006058          2945165(   98%)          0             0.3716
Num_hit: 2945165  Num_miss: 60893 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771782  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4035     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4442     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136232, Max Value = 1, Min Value = 0
   Sampling interval = 1.66327e+07,   Sampling rate = 0.00819065
   Mean = 0.326361,   Standard Deviation = 0.468881
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11181081.000 (67.36%) |*********************************
     1.000    5416951.000 (32.64%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136232, Max Value = 1, Min Value = 0
   Sampling interval = 1.66327e+07,   Sampling rate = 0.00819065
   Mean = 0.326361,   Standard Deviation = 0.468881
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16598032.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32607
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32607
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60893            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32820 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16819    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14285    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17028 @ 159.363 [stddev 133.075]
DEMAND network miss WRITE	: 14531 @ 108.654 [stddev 57.482]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64629, Max Value = 1, Min Value = 0
   Sampling interval = 1.66327e+07,   Sampling rate = 0.00388571
   Mean = 0.289979,   Standard Deviation = 0.453752
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11784951.000 (71.00%) |***********************************
     1.000    4813071.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64629, Max Value = 1, Min Value = 0
   Sampling interval = 1.66327e+07,   Sampling rate = 0.00388571
   Mean = 0.289979,   Standard Deviation = 0.453752
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16598022.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32607
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48064
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184069          3122294(   98%)          0             0.3921
Num_hit: 3122294  Num_miss: 61775 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947126  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5111     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1742     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142577, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00857203
   Mean = 0.271358,   Standard Deviation = 0.44466
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12093889.000 (72.86%) |************************************
     1.000    4503948.000 (27.14%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142577, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00857203
   Mean = 0.271358,   Standard Deviation = 0.44466
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16597837.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21387
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21387
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61783            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21459 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11503    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8198     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11712 @ 211.419 [stddev 156.131]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41969, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00252331
   Mean = 0.234424,   Standard Deviation = 0.423638
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12706897.000 (76.56%) |**************************************
     1.000    3890930.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41969, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00252331
   Mean = 0.234424,   Standard Deviation = 0.423638
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16597827.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21387
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41363
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7496%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0732%
bus3: Bus Utilization (time spent delivering pkts) = 6.0606%
bus4: Bus Utilization (time spent delivering pkts) = 5.9443%
bus5: Bus Utilization (time spent delivering pkts) = 6.4235%
bus6: Bus Utilization (time spent delivering pkts) = 5.9504%
bus7: Bus Utilization (time spent delivering pkts) = 3.8728%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106912            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85688(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32316            16530(   51%)        134             0.08152
              Read             Write              Local            Remote
              15962(0.4939)      136(0.004208)    16146(0.4996)    16170(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31396            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18219(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30588            15502(   51%)        129             0.07757
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    15447(0.505)    15141( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31955            16243(   51%)      130.5             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4124)    18778(0.5876)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24854            12661(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12405(0.4991)      136(0.005472)    12624(0.5079)    12230(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115491,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00694302
   Mean = 1.18913,   Standard Deviation = 0.90278
      Bin         Value
      ---         -----
     1.000    109000.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294541,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 2.02518,   Standard Deviation = 1.239
      Bin         Value
      ---         -----
     1.000    160038.000 (54.33%) |***************************
     2.000    29473.000 (10.01%) |*****
     3.000    42606.000 (14.47%) |*******
     4.000    62424.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294541,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294541.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294541,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 14.5821,   Standard Deviation = 5.01151
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294541,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 14.1866,   Standard Deviation = 4.99829
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294541,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 0.0858964,   Standard Deviation = 0.540839
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160038,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00962109
   Mean = 10.4617,   Standard Deviation = 0.490916
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160038,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00962109
   Mean = 10.0648,   Standard Deviation = 0.464003
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160038,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00962109
   Mean = 0.0647659,   Standard Deviation = 0.464003
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 14.491,   Standard Deviation = 0.730569
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 14.161,   Standard Deviation = 0.676679
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 0.160995,   Standard Deviation = 0.676679
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.4968,   Standard Deviation = 0.702115
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.1091,   Standard Deviation = 0.656996
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 0.109069,   Standard Deviation = 0.656996
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62424,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00375299
   Mean = 22.517,   Standard Deviation = 0.587822
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62424,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00375299
   Mean = 22.0888,   Standard Deviation = 0.55967
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62424,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66331e+07,   Sampling rate = 0.00375299
   Mean = 0.088796,   Standard Deviation = 0.55967
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294541,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 14.5821,   Standard Deviation = 5.01151
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294541,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 14.1866,   Standard Deviation = 4.99829
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294541,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0177071
   Mean = 0.0858964,   Standard Deviation = 0.540839
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326126,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0196058
   Mean = 2.04828,   Standard Deviation = 1.24748
      Bin         Value
      ---         -----
     1.000    174163.000 (53.40%) |**************************
     2.000    34159.000 (10.47%) |*****
     3.000    45701.000 (14.01%) |*******
     4.000    72103.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326126,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0196058
   Mean = 4.22536,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144689.000 (44.37%) |**********************
     6.000    181437.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144689,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00869835
   Mean = 17.8266,   Standard Deviation = 5.14318
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144689,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00869835
   Mean = 17.3755,   Standard Deviation = 5.13416
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144689,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00869835
   Mean = 0.256177,   Standard Deviation = 1.0695
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181437,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0109075
   Mean = 22.9192,   Standard Deviation = 5.44699
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181437,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0109075
   Mean = 22.4685,   Standard Deviation = 5.43586
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181437,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0109075
   Mean = 1.21659,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174163,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0104702
   Mean = 16.4189,   Standard Deviation = 3.17092
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174163,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0104702
   Mean = 15.9631,   Standard Deviation = 3.15513
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174163,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0104702
   Mean = 0.774992,   Standard Deviation = 1.91767
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.7221,   Standard Deviation = 2.78584
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.3242,   Standard Deviation = 2.77141
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 0.935683,   Standard Deviation = 1.93057
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 24.4213,   Standard Deviation = 2.91684
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 23.9807,   Standard Deviation = 2.90461
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 0.806394,   Standard Deviation = 1.72897
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72103,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66332e+07,   Sampling rate = 0.00433488
   Mean = 28.49,   Standard Deviation = 3.10056
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72103,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66332e+07,   Sampling rate = 0.00433488
   Mean = 28.0196,   Standard Deviation = 3.09877
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72103,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66332e+07,   Sampling rate = 0.00433488
   Mean = 0.749067,   Standard Deviation = 1.92111
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326126,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0196058
   Mean = 20.6598,   Standard Deviation = 5.88588
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326126,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0196058
   Mean = 20.209,   Standard Deviation = 5.87674
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326126,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.0196058
   Mean = 0.790492,   Standard Deviation = 1.89522
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162456
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116138
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315923
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216865
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178754
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.017671
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177171
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.024528
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161435
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.028938
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888197
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114358
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979029
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374615
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959827
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908589
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168227
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883983
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208307
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0087532
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262361
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321298
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263078
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249842
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251405
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280314
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245679
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133239
Utilization of oport 0 in network Reply = 0.00850753
Utilization of oport 1 in network Reply = 0.0108389
Utilization of oport 2 in network Reply = 0.00944224
Utilization of oport 3 in network Reply = 0.00938666
Utilization of oport 4 in network Reply = 0.00922906
Utilization of oport 5 in network Reply = 0.00992071
Utilization of oport 6 in network Reply = 0.00945528
Utilization of oport 7 in network Reply = 0.00625839
Reply Network Utilization: 0.0156926
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105163
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750108
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201345
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131759
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118517
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105981
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0114136
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140457
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0101613
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179919
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475618
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643947
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658826
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135156
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00595011
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618733
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937313
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670212
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475618
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102275
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0162843
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115318
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103904
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.011264
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.011425
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113402
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617315
Utilization of oport 0 in network Request = 0.0031549
Utilization of oport 1 in network Request = 0.00444135
Utilization of oport 2 in network Request = 0.00349757
Utilization of oport 3 in network Request = 0.00317942
Utilization of oport 4 in network Request = 0.00342407
Utilization of oport 5 in network Request = 0.00346564
Utilization of oport 6 in network Request = 0.00346573
Utilization of oport 7 in network Request = 0.00193184
Req Network Utilization: 0.00841975
Total Network Utilization: 0.0121074

PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 33497		icount: 18
End cycle: 16634241		icount: 10923246

Statistics Record Active list size:
   Number of samples = 16600744,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.66007e+07,   Sampling rate = 1
   Mean = 15.9326,   Standard Deviation = 0.724901
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    1217.000 ( 0.01%) |
     4.000    13724.000 ( 0.08%) |
     6.000    28353.000 ( 0.17%) |
     8.000    26792.000 ( 0.16%) |
    10.000    70443.000 ( 0.42%) |
    12.000    11133.000 ( 0.07%) |
    14.000    12316.000 ( 0.07%) |
    16.000    16436766.000 (99.01%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16600744,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.66007e+07,   Sampling rate = 1
   Mean = 0.40167,   Standard Deviation = 0.816348
End of Report


Statistics Record Mem queue size:
   Number of samples = 16600744,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66007e+07,   Sampling rate = 1
   Mean = 7.26098,   Standard Deviation = 1.52463
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3835630.000 (23.11%) |***********
     8.000    12765114.000 (76.89%) |**************************************
End of Report

BPB Good predictions: 322906, BPB Bad predictions: 8383, BPB Prediction rate: 0.974696
RAS Good predictions: 196693, RAS Bad predictions: 6, RAS Prediction rate: 0.999969
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8389,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.66007e+07,   Sampling rate = 0.000505339
   Mean = 10.9176,   Standard Deviation = 3.0899
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66007e+07,   Sampling rate = 6.02383e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 9.5%
FPU utilization: 4.7%
Addr. gen. utilization: 18.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.66007e+07,   Sampling rate = 6.02383e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2681437(0.984,0.917) Mean 21.895/7.987/2.000 Stddev 35.800/21.106/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26030(0.010,0.009) Mean 32.408/16.434/12.005 Stddev 22.011/7.299/0.070
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.862/47.928/46.138 Stddev 25.131/5.640/1.617
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1990(0.001,0.001) Mean 513.618/486.757/486.394 Stddev 178.232/175.089/175.064
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 16082(0.006,0.005) Mean 155.349/139.208/138.411 Stddev 81.320/63.059/63.186
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173416(0.877,0.059) Mean 19.761/4.000/2.000 Stddev 3.521/0.150/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8836(0.045,0.003) Mean 32.024/14.003/12.003 Stddev 5.990/0.053/0.053
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 100.723/46.996/44.996 Stddev 40.812/2.424/2.424
Demand write DIR_LH_RCOHE -- Num 10739(0.054,0.004) Mean 247.597/123.839/121.945 Stddev 42.091/11.491/11.600
Demand write DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 78.000/74.000/73.000 Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3213(0.016,0.001) Mean 288.928/134.885/132.885 Stddev 3.934/1.634/1.634
Demand write DIR_RH_RCOHE -- Num 1252(0.006,0.000) Mean 172.375/167.696/167.487 Stddev 88.763/89.596/88.925
Demand write CACHE_TO_CACHE -- Num 1(0.000,0.000) Mean 519.000/513.000/509.000 Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 954(0.751,0.000) Mean 421.691/417.153/414.904 Stddev 107.263/107.980/108.313
Demand rmw CACHE_TO_CACHE -- Num 316(0.249,0.000) Mean 336.278/335.203/334.823 Stddev 86.852/86.857/86.894
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.005
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.030
Avail loss from Write time: 0.175
Avail loss from Read time: 0.424
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.008 excepts: 0.000




TIME FOR EXECUTION:	1.66342e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923771          2854639(   98%)          0             0.3631
Num_hit: 2854639  Num_miss: 69132 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681811  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6482     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152501, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00916799
   Mean = 0.356199,   Standard Deviation = 0.478875
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686498.000 (64.38%) |********************************
     1.000    5912563.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152501, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00916799
   Mean = 0.356199,   Standard Deviation = 0.478875
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34948
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69222            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35011 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15947    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16295 @ 126.855 [stddev 64.286]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68802, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00413624
   Mean = 0.314913,   Standard Deviation = 0.464481
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371808.000 (68.51%) |**********************************
     1.000    5227253.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68802, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00413624
   Mean = 0.314913,   Standard Deviation = 0.464481
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50405
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17031
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26291
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26291
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26291
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41978
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982504          2912998(   98%)          0             0.3696
Num_hit: 2912998  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739807  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148905, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0089518
   Mean = 0.335114,   Standard Deviation = 0.47203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563252.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148905, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0089518
   Mean = 0.335114,   Standard Deviation = 0.47203
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601091.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15698 @ 105.482 [stddev 54.390]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67844, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00407864
   Mean = 0.293669,   Standard Deviation = 0.455442
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875224.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67844, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00407864
   Mean = 0.293669,   Standard Deviation = 0.455442
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601091.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35221
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50867
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977245          2912785(   98%)          0             0.3686
Num_hit: 2912785  Num_miss: 64460 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739843  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3513     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5546     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143170, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00860705
   Mean = 0.337211,   Standard Deviation = 0.472758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002463.000 (66.28%) |*********************************
     1.000    5597788.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143170, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00860705
   Mean = 0.337211,   Standard Deviation = 0.472758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600251.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64527            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32984 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16297    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15010    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16506 @ 155.377 [stddev 128.123]
DEMAND network miss WRITE	: 15159 @ 114.320 [stddev 56.558]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64950, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00390467
   Mean = 0.298683,   Standard Deviation = 0.45768
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642040.000 (70.13%) |***********************************
     1.000    4958211.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64950, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00390467
   Mean = 0.298683,   Standard Deviation = 0.45768
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600251.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891585          2817384(   97%)          0             0.3601
Num_hit: 2817384  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644418  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162786, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00978627
   Mean = 0.372101,   Standard Deviation = 0.483365
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176849.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162786, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00978627
   Mean = 0.372101,   Standard Deviation = 0.483365
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599912.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38394
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38394
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17027 @ 104.769 [stddev 63.783]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76760, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00461464
   Mean = 0.327782,   Standard Deviation = 0.469405
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441149.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76760, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00461464
   Mean = 0.327782,   Standard Deviation = 0.469405
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599912.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38394
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54040
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006061          2945168(   98%)          0             0.3716
Num_hit: 2945168  Num_miss: 60893 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771785  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4035     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4442     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136233, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00819001
   Mean = 0.326333,   Standard Deviation = 0.468871
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182501.000 (67.37%) |*********************************
     1.000    5416951.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136233, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00819001
   Mean = 0.326333,   Standard Deviation = 0.468871
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599452.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60893            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32820 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16819    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14285    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17028 @ 159.363 [stddev 133.075]
DEMAND network miss WRITE	: 14531 @ 108.654 [stddev 57.482]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64630, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00388544
   Mean = 0.289954,   Standard Deviation = 0.453741
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786381.000 (71.00%) |***********************************
     1.000    4813071.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64630, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00388544
   Mean = 0.289954,   Standard Deviation = 0.453741
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599452.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184088          3122313(   98%)          0             0.3921
Num_hit: 3122313  Num_miss: 61775 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947145  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5111     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1742     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142577, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00857203
   Mean = 0.271358,   Standard Deviation = 0.44466
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12093889.000 (72.86%) |************************************
     1.000    4503948.000 (27.14%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142577, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00857203
   Mean = 0.271358,   Standard Deviation = 0.44466
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16597837.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21387
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21387
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61783            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21459 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11503    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8198     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11712 @ 211.419 [stddev 156.131]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41969, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00252331
   Mean = 0.234424,   Standard Deviation = 0.423638
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12706897.000 (76.56%) |**************************************
     1.000    3890930.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41969, Max Value = 1, Min Value = 0
   Sampling interval = 1.66329e+07,   Sampling rate = 0.00252331
   Mean = 0.234424,   Standard Deviation = 0.423638
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16597827.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21387
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41363
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7496%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0732%
bus3: Bus Utilization (time spent delivering pkts) = 6.0607%
bus4: Bus Utilization (time spent delivering pkts) = 5.9443%
bus5: Bus Utilization (time spent delivering pkts) = 6.4237%
bus6: Bus Utilization (time spent delivering pkts) = 5.9504%
bus7: Bus Utilization (time spent delivering pkts) = 3.8728%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32317            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963( 0.494)      136(0.004208)    16146(0.4996)    16171(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31396            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18219(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30589            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15142( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31955            16243(   51%)      130.5             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4124)    18778(0.5876)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24855            12661(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12405(0.4991)      136(0.005472)    12624(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115493,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00694309
   Mean = 1.18913,   Standard Deviation = 0.902773
      Bin         Value
      ---         -----
     1.000    109002.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294548,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 2.02518,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160042.000 (54.33%) |***************************
     2.000    29473.000 (10.01%) |*****
     3.000    42606.000 (14.46%) |*******
     4.000    62427.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294548,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294548.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294548,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 14.5822,   Standard Deviation = 5.01154
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294548,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 14.1866,   Standard Deviation = 4.99831
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294548,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 0.0858943,   Standard Deviation = 0.540832
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160042,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00962124
   Mean = 10.4617,   Standard Deviation = 0.49091
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160042,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00962124
   Mean = 10.0648,   Standard Deviation = 0.463997
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160042,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00962124
   Mean = 0.0647642,   Standard Deviation = 0.463997
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 14.491,   Standard Deviation = 0.730569
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 14.161,   Standard Deviation = 0.676679
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29473,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66338e+07,   Sampling rate = 0.00177187
   Mean = 0.160995,   Standard Deviation = 0.676679
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.4968,   Standard Deviation = 0.702115
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.1091,   Standard Deviation = 0.656996
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 0.109069,   Standard Deviation = 0.656996
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 22.517,   Standard Deviation = 0.587808
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 22.0888,   Standard Deviation = 0.559657
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 0.0887917,   Standard Deviation = 0.559657
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294548,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 14.5822,   Standard Deviation = 5.01154
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294548,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 14.1866,   Standard Deviation = 4.99831
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294548,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0177073
   Mean = 0.0858943,   Standard Deviation = 0.540832
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326129,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0196059
   Mean = 2.04828,   Standard Deviation = 1.24748
      Bin         Value
      ---         -----
     1.000    174165.000 (53.40%) |**************************
     2.000    34159.000 (10.47%) |*****
     3.000    45701.000 (14.01%) |*******
     4.000    72104.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326129,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0196059
   Mean = 4.22535,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144691.000 (44.37%) |**********************
     6.000    181438.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144691,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00869841
   Mean = 17.8266,   Standard Deviation = 5.1432
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144691,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00869841
   Mean = 17.3755,   Standard Deviation = 5.13418
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144691,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00869841
   Mean = 0.256174,   Standard Deviation = 1.06949
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181438,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0109076
   Mean = 22.9192,   Standard Deviation = 5.44699
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181438,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0109076
   Mean = 22.4685,   Standard Deviation = 5.43586
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181438,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0109076
   Mean = 1.21658,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174165,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0104703
   Mean = 16.4189,   Standard Deviation = 3.17091
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174165,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0104703
   Mean = 15.963,   Standard Deviation = 3.15512
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174165,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0104703
   Mean = 0.774983,   Standard Deviation = 1.91766
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.7221,   Standard Deviation = 2.78584
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.3242,   Standard Deviation = 2.77141
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 0.935683,   Standard Deviation = 1.93057
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 24.4213,   Standard Deviation = 2.91684
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 23.9807,   Standard Deviation = 2.90461
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 0.806394,   Standard Deviation = 1.72897
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72104,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00433469
   Mean = 28.49,   Standard Deviation = 3.10056
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72104,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00433469
   Mean = 28.0196,   Standard Deviation = 3.09877
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72104,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00433469
   Mean = 0.749057,   Standard Deviation = 1.92109
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326129,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0196059
   Mean = 20.6598,   Standard Deviation = 5.88588
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326129,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0196059
   Mean = 20.2089,   Standard Deviation = 5.87674
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326129,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.0196059
   Mean = 0.790485,   Standard Deviation = 1.89521
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162455
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116141
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315921
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216872
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178753
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0176712
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177169
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0245278
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161437
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289378
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888192
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114357
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979052
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374613
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959821
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908583
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168226
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883978
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208305
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875315
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262359
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321303
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263076
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.024984
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251408
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280313
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245682
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133238
Utilization of oport 0 in network Reply = 0.00850748
Utilization of oport 1 in network Reply = 0.0108388
Utilization of oport 2 in network Reply = 0.00944251
Utilization of oport 3 in network Reply = 0.00938669
Utilization of oport 4 in network Reply = 0.009229
Utilization of oport 5 in network Reply = 0.00992074
Utilization of oport 6 in network Reply = 0.00945522
Utilization of oport 7 in network Reply = 0.00625835
Reply Network Utilization: 0.0156926
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105163
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750133
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201347
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131761
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118516
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105983
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0114141
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140459
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0101616
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179924
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475615
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643973
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658852
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135155
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00595007
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.0061873
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937337
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670208
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475615
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102277
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0162842
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115321
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103904
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112642
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114252
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113405
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617311
Utilization of oport 0 in network Request = 0.00315488
Utilization of oport 1 in network Request = 0.00444141
Utilization of oport 2 in network Request = 0.00349754
Utilization of oport 3 in network Request = 0.00317949
Utilization of oport 4 in network Request = 0.00342423
Utilization of oport 5 in network Request = 0.00346571
Utilization of oport 6 in network Request = 0.0034658
Utilization of oport 7 in network Request = 0.00193192
Req Network Utilization: 0.00841987
Total Network Utilization: 0.0121075

PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 33098		icount: 18
End cycle: 16634320		icount: 11404710

Statistics Record Active list size:
   Number of samples = 16601222,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.66012e+07,   Sampling rate = 1
   Mean = 15.9645,   Standard Deviation = 0.530574
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    176.000 ( 0.00%) |
     4.000    5223.000 ( 0.03%) |
     6.000    20396.000 ( 0.12%) |
     8.000    22077.000 ( 0.13%) |
    10.000    23358.000 ( 0.14%) |
    12.000    6398.000 ( 0.04%) |
    14.000    6550.000 ( 0.04%) |
    16.000    16517044.000 (99.49%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16601222,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.66012e+07,   Sampling rate = 1
   Mean = 0.353154,   Standard Deviation = 0.648652
End of Report


Statistics Record Mem queue size:
   Number of samples = 16601222,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66012e+07,   Sampling rate = 1
   Mean = 7.25656,   Standard Deviation = 1.49341
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3953878.000 (23.82%) |***********
     8.000    12647344.000 (76.18%) |**************************************
End of Report

BPB Good predictions: 337535, BPB Bad predictions: 4884, BPB Prediction rate: 0.985737
RAS Good predictions: 196187, RAS Bad predictions: 165, RAS Prediction rate: 0.999160
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5049,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.66012e+07,   Sampling rate = 0.000304134
   Mean = 9.21648,   Standard Deviation = 3.70335
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66012e+07,   Sampling rate = 6.02365e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.5%
FPU utilization: 4.7%
Addr. gen. utilization: 19.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.66012e+07,   Sampling rate = 6.02365e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2739808(0.984,0.919) Mean 21.383/7.305/2.000 Stddev 34.951/15.935/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26977(0.010,0.009) Mean 33.001/16.351/12.001 Stddev 20.838/7.298/0.024
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.333/47.674/46.022 Stddev 22.873/3.848/0.255
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2308(0.001,0.001) Mean 471.726/395.546/395.531 Stddev 154.124/119.378/119.418
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14857(0.005,0.005) Mean 156.458/139.091/138.228 Stddev 117.591/89.175/89.379
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173191(0.880,0.058) Mean 20.144/4.006/2.000 Stddev 7.520/0.145/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 7896(0.040,0.003) Mean 31.722/14.008/12.008 Stddev 5.136/0.116/0.116
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 97.218/46.903/44.903 Stddev 34.425/2.275/2.275
Demand write DIR_LH_RCOHE -- Num 9605(0.049,0.003) Mean 241.809/110.947/108.947 Stddev 4.133/1.318/1.318
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 5479(0.028,0.002) Mean 217.838/140.003/138.210 Stddev 60.643/64.448/64.441
Demand write DIR_RH_RCOHE -- Num 303(0.002,0.000) Mean 346.749/338.304/334.921 Stddev 98.876/99.071/99.018
Demand write CACHE_TO_CACHE -- Num 74(0.000,0.000) Mean 382.027/309.054/306.351 Stddev 86.754/2.979/3.601
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 1(0.001,0.000) Mean 157.000/152.000/151.000 Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 642(0.697,0.000) Mean 347.972/344.902/341.780 Stddev 216.353/214.861/216.979
Demand rmw CACHE_TO_CACHE -- Num 278(0.302,0.000) Mean 553.971/545.540/544.601 Stddev 191.464/190.717/190.641
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.008
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.022
Avail loss from Write time: 0.173
Avail loss from Read time: 0.414
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.004 excepts: 0.000




TIME FOR EXECUTION:	1.66343e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923773          2854640(   98%)          0             0.3631
Num_hit: 2854640  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681812  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912693.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34948
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69222            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35011 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15947    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16296 @ 126.854 [stddev 64.284]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68803, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413627
   Mean = 0.314918,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371808.000 (68.51%) |**********************************
     1.000    5227373.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68803, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413627
   Mean = 0.314918,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599181.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34948
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50405
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17031
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35221
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50867
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977248          2912786(   98%)          0             0.3686
Num_hit: 2912786  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739844  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5597929.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64528            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32985 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15010    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15159 @ 114.320 [stddev 56.558]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64951, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0039047
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642040.000 (70.13%) |***********************************
     1.000    4958342.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64951, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0039047
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600382.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891585          2817384(   97%)          0             0.3601
Num_hit: 2817384  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644418  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162786, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00978627
   Mean = 0.372101,   Standard Deviation = 0.483365
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176849.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162786, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00978627
   Mean = 0.372101,   Standard Deviation = 0.483365
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599912.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38394
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38394
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17027 @ 104.769 [stddev 63.783]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76760, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00461464
   Mean = 0.327782,   Standard Deviation = 0.469405
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441149.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76760, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00461464
   Mean = 0.327782,   Standard Deviation = 0.469405
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599912.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38394
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54040
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006064          2945169(   98%)          0             0.3716
Num_hit: 2945169  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771786  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136235, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00819007
   Mean = 0.326337,   Standard Deviation = 0.468872
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417068.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136235, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00819007
   Mean = 0.326337,   Standard Deviation = 0.468872
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599591.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14531 @ 108.654 [stddev 57.482]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64632, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00388552
   Mean = 0.289958,   Standard Deviation = 0.453742
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813178.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64632, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00388552
   Mean = 0.289958,   Standard Deviation = 0.453742
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599591.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184090          3122315(   98%)          0             0.3921
Num_hit: 3122315  Num_miss: 61775 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947147  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5111     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1742     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142578, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00857141
   Mean = 0.271336,   Standard Deviation = 0.444649
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095205.000 (72.87%) |************************************
     1.000    4503948.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142578, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00857141
   Mean = 0.271336,   Standard Deviation = 0.444649
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599153.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61783            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21459 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11503    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8198     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11712 @ 211.419 [stddev 156.131]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41970, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00252317
   Mean = 0.234405,   Standard Deviation = 0.423627
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708223.000 (76.56%) |**************************************
     1.000    3890930.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41970, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00252317
   Mean = 0.234405,   Standard Deviation = 0.423627
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599153.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7496%
bus1: Bus Utilization (time spent delivering pkts) = 7.3154%
bus2: Bus Utilization (time spent delivering pkts) = 6.0732%
bus3: Bus Utilization (time spent delivering pkts) = 6.0607%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4237%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8729%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32317            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963( 0.494)      136(0.004208)    16146(0.4996)    16171(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30589            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15142( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31955            16243(   51%)      130.5             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4124)    18778(0.5876)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24856            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005472)    12625(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115494,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00694314
   Mean = 1.18913,   Standard Deviation = 0.902769
      Bin         Value
      ---         -----
     1.000    109003.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294550,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 2.02518,   Standard Deviation = 1.239
      Bin         Value
      ---         -----
     1.000    160043.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42606.000 (14.46%) |*******
     4.000    62427.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294550,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294550.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294550,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 14.5822,   Standard Deviation = 5.01153
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294550,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 14.1866,   Standard Deviation = 4.9983
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294550,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 0.0858937,   Standard Deviation = 0.540831
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 10.0648,   Standard Deviation = 0.463995
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 0.0647638,   Standard Deviation = 0.463995
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.4968,   Standard Deviation = 0.702115
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 18.1091,   Standard Deviation = 0.656996
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42606,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00256138
   Mean = 0.109069,   Standard Deviation = 0.656996
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 22.517,   Standard Deviation = 0.587808
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 22.0888,   Standard Deviation = 0.559657
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62427,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00375293
   Mean = 0.0887917,   Standard Deviation = 0.559657
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294550,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 14.5822,   Standard Deviation = 5.01153
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294550,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 14.1866,   Standard Deviation = 4.9983
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294550,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0177074
   Mean = 0.0858937,   Standard Deviation = 0.540831
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326133,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0196061
   Mean = 2.04828,   Standard Deviation = 1.24748
      Bin         Value
      ---         -----
     1.000    174167.000 (53.40%) |**************************
     2.000    34159.000 (10.47%) |*****
     3.000    45701.000 (14.01%) |*******
     4.000    72106.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326133,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0196061
   Mean = 4.22535,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144693.000 (44.37%) |**********************
     6.000    181440.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144693,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00869848
   Mean = 17.8266,   Standard Deviation = 5.14321
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144693,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00869848
   Mean = 17.3755,   Standard Deviation = 5.1342
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144693,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00869848
   Mean = 0.25617,   Standard Deviation = 1.06949
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181440,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0109076
   Mean = 22.9192,   Standard Deviation = 5.447
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181440,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0109076
   Mean = 22.4685,   Standard Deviation = 5.43587
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181440,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0109076
   Mean = 1.21657,   Standard Deviation = 2.26601
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174167,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0104704
   Mean = 16.4188,   Standard Deviation = 3.1709
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174167,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0104704
   Mean = 15.963,   Standard Deviation = 3.15511
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174167,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0104704
   Mean = 0.774975,   Standard Deviation = 1.91765
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.7221,   Standard Deviation = 2.78584
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 20.3242,   Standard Deviation = 2.77141
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34159,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00205355
   Mean = 0.935683,   Standard Deviation = 1.93057
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 24.4213,   Standard Deviation = 2.91684
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 23.9807,   Standard Deviation = 2.90461
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 0.806394,   Standard Deviation = 1.72897
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72106,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00433478
   Mean = 28.4899,   Standard Deviation = 3.10054
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72106,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00433478
   Mean = 28.0195,   Standard Deviation = 3.09875
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72106,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00433478
   Mean = 0.749036,   Standard Deviation = 1.92107
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326133,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0196061
   Mean = 20.6598,   Standard Deviation = 5.88588
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326133,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0196061
   Mean = 20.2089,   Standard Deviation = 5.87675
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326133,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0196061
   Mean = 0.790475,   Standard Deviation = 1.8952
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162457
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.011614
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315923
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216874
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178755
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0176711
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177174
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0245277
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161441
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289382
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888242
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114357
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979048
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374611
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959816
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908609
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168226
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00884003
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208304
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875365
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262358
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321311
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263075
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249846
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251407
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280319
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245681
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133243
Utilization of oport 0 in network Reply = 0.00850753
Utilization of oport 1 in network Reply = 0.0108388
Utilization of oport 2 in network Reply = 0.00944255
Utilization of oport 3 in network Reply = 0.00938664
Utilization of oport 4 in network Reply = 0.00922929
Utilization of oport 5 in network Reply = 0.00992069
Utilization of oport 6 in network Reply = 0.00945551
Utilization of oport 7 in network Reply = 0.00625832
Reply Network Utilization: 0.0156928
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105162
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0075016
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201349
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131761
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118519
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105983
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.011414
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140458
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0101618
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179923
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475613
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0064397
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658879
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135154
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00595005
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618757
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937333
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670205
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475613
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102276
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0162841
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.011532
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103903
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112645
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114252
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113407
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617338
Utilization of oport 0 in network Request = 0.00315486
Utilization of oport 1 in network Request = 0.00444148
Utilization of oport 2 in network Request = 0.00349753
Utilization of oport 3 in network Request = 0.00317948
Utilization of oport 4 in network Request = 0.00342421
Utilization of oport 5 in network Request = 0.00346579
Utilization of oport 6 in network Request = 0.00346579
Utilization of oport 7 in network Request = 0.00193191
Req Network Utilization: 0.00841991
Total Network Utilization: 0.0121076

PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 34295		icount: 18
End cycle: 16634381		icount: 10603150

Statistics Record Active list size:
   Number of samples = 16600086,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.66001e+07,   Sampling rate = 1
   Mean = 15.9123,   Standard Deviation = 0.825395
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    1402.000 ( 0.01%) |
     4.000    20461.000 ( 0.12%) |
     6.000    32886.000 ( 0.20%) |
     8.000    30903.000 ( 0.19%) |
    10.000    98524.000 ( 0.59%) |
    12.000    14950.000 ( 0.09%) |
    14.000    14833.000 ( 0.09%) |
    16.000    16386127.000 (98.71%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16600086,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.66001e+07,   Sampling rate = 1
   Mean = 0.465223,   Standard Deviation = 0.90334
End of Report


Statistics Record Mem queue size:
   Number of samples = 16600086,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66001e+07,   Sampling rate = 1
   Mean = 7.38424,   Standard Deviation = 1.41434
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3345938.000 (20.16%) |**********
     8.000    13254148.000 (79.84%) |***************************************
End of Report

BPB Good predictions: 318799, BPB Bad predictions: 10377, BPB Prediction rate: 0.968476
RAS Good predictions: 196669, RAS Bad predictions: 7, RAS Prediction rate: 0.999964
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 10384,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.66001e+07,   Sampling rate = 0.000625539
   Mean = 11.3246,   Standard Deviation = 2.90285
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66001e+07,   Sampling rate = 6.02407e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 8.8%
FPU utilization: 4.7%
Addr. gen. utilization: 18.3%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.66001e+07,   Sampling rate = 6.02407e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2644419(0.983,0.915) Mean 21.502/7.808/2.000 Stddev 33.871/19.646/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 26354(0.010,0.009) Mean 36.149/16.282/12.000 Stddev 47.898/7.378/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.399/47.674/46.022 Stddev 23.081/3.842/0.255
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2537(0.001,0.001) Mean 435.886/399.963/399.758 Stddev 144.917/135.671/135.496
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 17407(0.006,0.006) Mean 151.056/134.747/133.994 Stddev 92.936/77.060/77.127
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 172966(0.870,0.060) Mean 19.810/3.997/2.000 Stddev 3.746/0.172/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8836(0.044,0.003) Mean 32.319/14.000/12.000 Stddev 5.997/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 97.202/46.769/44.769 Stddev 34.541/1.570/1.570
Demand write DIR_LH_RCOHE -- Num 10739(0.054,0.004) Mean 231.293/113.769/111.874 Stddev 38.552/5.509/5.497
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 3213(0.016,0.001) Mean 240.734/111.205/109.205 Stddev 2.871/1.810/1.810
Demand write DIR_RH_RCOHE -- Num 2838(0.014,0.001) Mean 192.383/186.815/185.900 Stddev 137.546/138.627/138.355
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 790(0.622,0.000) Mean 395.700/391.418/389.816 Stddev 161.776/159.568/160.016
Demand rmw CACHE_TO_CACHE -- Num 481(0.378,0.000) Mean 317.445/314.769/312.688 Stddev 120.975/119.513/120.455
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.003
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.027
Avail loss from Write time: 0.182
Avail loss from Read time: 0.431
Avail loss from Branch time: 0.002
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.011 excepts: 0.000




TIME FOR EXECUTION:	1.66344e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923773          2854640(   98%)          0             0.3631
Num_hit: 2854640  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681812  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912693.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34949
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69223            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35012 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15948    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16296 @ 126.854 [stddev 64.284]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68804, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413633
   Mean = 0.314917,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371834.000 (68.51%) |**********************************
     1.000    5227373.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68804, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413633
   Mean = 0.314917,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50406
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17032
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35221
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35221
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50867
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977248          2912786(   98%)          0             0.3686
Num_hit: 2912786  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739844  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5597929.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64529            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32986 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15011    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15159 @ 114.320 [stddev 56.558]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64952, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00390476
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642072.000 (70.13%) |***********************************
     1.000    4958342.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64952, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00390476
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891586          2817385(   97%)          0             0.3601
Num_hit: 2817385  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644419  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176998.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38395
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38395
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17028 @ 104.770 [stddev 63.781]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441288.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600051.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38395
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54041
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006064          2945169(   98%)          0             0.3716
Num_hit: 2945169  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771786  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136235, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00819007
   Mean = 0.326337,   Standard Deviation = 0.468872
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417068.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136235, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00819007
   Mean = 0.326337,   Standard Deviation = 0.468872
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599591.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14531 @ 108.654 [stddev 57.482]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64632, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00388552
   Mean = 0.289958,   Standard Deviation = 0.453742
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813178.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64632, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00388552
   Mean = 0.289958,   Standard Deviation = 0.453742
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599591.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184090          3122315(   98%)          0             0.3921
Num_hit: 3122315  Num_miss: 61775 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947147  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5111     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1742     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142578, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00857141
   Mean = 0.271336,   Standard Deviation = 0.444649
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095205.000 (72.87%) |************************************
     1.000    4503948.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142578, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00857141
   Mean = 0.271336,   Standard Deviation = 0.444649
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599153.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61783            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21459 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11503    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8198     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11712 @ 211.419 [stddev 156.131]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41970, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00252317
   Mean = 0.234405,   Standard Deviation = 0.423627
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708223.000 (76.56%) |**************************************
     1.000    3890930.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41970, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00252317
   Mean = 0.234405,   Standard Deviation = 0.423627
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599153.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7497%
bus1: Bus Utilization (time spent delivering pkts) = 7.3154%
bus2: Bus Utilization (time spent delivering pkts) = 6.0732%
bus3: Bus Utilization (time spent delivering pkts) = 6.0607%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4238%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8729%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32318            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963(0.4939)      136(0.004208)    16146(0.4996)    16172(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30590            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15143( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31956            16243(   51%)      130.4             0.0809
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4123)    18779(0.5877)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24856            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005472)    12625(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115497,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00694327
   Mean = 1.18912,   Standard Deviation = 0.902758
      Bin         Value
      ---         -----
     1.000    109006.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294553,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2.0252,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160043.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42607.000 (14.46%) |*******
     4.000    62429.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294553,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294553.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294553,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294553,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294553,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858929,   Standard Deviation = 0.540828
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 10.0648,   Standard Deviation = 0.463995
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160043,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00962125
   Mean = 0.0647638,   Standard Deviation = 0.463995
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.4968,   Standard Deviation = 0.702111
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.1091,   Standard Deviation = 0.656988
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 0.109067,   Standard Deviation = 0.656988
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.5169,   Standard Deviation = 0.587802
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.0888,   Standard Deviation = 0.559648
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 0.0887889,   Standard Deviation = 0.559648
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294553,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294553,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294553,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858929,   Standard Deviation = 0.540828
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326136,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196061
   Mean = 2.04828,   Standard Deviation = 1.24748
      Bin         Value
      ---         -----
     1.000    174168.000 (53.40%) |**************************
     2.000    34160.000 (10.47%) |*****
     3.000    45701.000 (14.01%) |*******
     4.000    72107.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326136,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196061
   Mean = 4.22534,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144695.000 (44.37%) |**********************
     6.000    181441.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144695,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00869857
   Mean = 17.8266,   Standard Deviation = 5.14319
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144695,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00869857
   Mean = 17.3755,   Standard Deviation = 5.13417
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144695,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00869857
   Mean = 0.256166,   Standard Deviation = 1.06948
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181441,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.9192,   Standard Deviation = 5.447
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181441,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.4685,   Standard Deviation = 5.43587
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181441,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 1.21656,   Standard Deviation = 2.266
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174168,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 16.4188,   Standard Deviation = 3.1709
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174168,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 15.963,   Standard Deviation = 3.15511
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174168,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 0.77497,   Standard Deviation = 1.91765
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.722,   Standard Deviation = 2.78586
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.3241,   Standard Deviation = 2.77143
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 0.935656,   Standard Deviation = 1.93054
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 24.4213,   Standard Deviation = 2.91684
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 23.9807,   Standard Deviation = 2.90461
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 0.806394,   Standard Deviation = 1.72897
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72107,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433482
   Mean = 28.4899,   Standard Deviation = 3.10052
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72107,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433482
   Mean = 28.0195,   Standard Deviation = 3.09873
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72107,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433482
   Mean = 0.749026,   Standard Deviation = 1.92106
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326136,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196061
   Mean = 20.6598,   Standard Deviation = 5.8859
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326136,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196061
   Mean = 20.2089,   Standard Deviation = 5.87676
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326136,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196061
   Mean = 0.790468,   Standard Deviation = 1.8952
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162457
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.011614
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315921
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216873
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178754
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.017671
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177176
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.024529
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161441
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289386
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888238
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114362
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979044
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.0037461
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959813
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908606
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168236
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00884
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208303
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875361
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262372
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.032131
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263074
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249845
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251411
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280318
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.024568
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133242
Utilization of oport 0 in network Reply = 0.0085075
Utilization of oport 1 in network Reply = 0.0108387
Utilization of oport 2 in network Reply = 0.00944252
Utilization of oport 3 in network Reply = 0.00938661
Utilization of oport 4 in network Reply = 0.00922935
Utilization of oport 5 in network Reply = 0.00992074
Utilization of oport 6 in network Reply = 0.00945547
Utilization of oport 7 in network Reply = 0.00625863
Reply Network Utilization: 0.0156929
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105165
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750187
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201348
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131763
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118518
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105985
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.011414
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140461
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0101618
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179925
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475611
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643967
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658906
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135154
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00595002
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618754
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937359
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670202
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475611
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102279
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.016284
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.011532
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103903
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112647
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114251
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113407
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617336
Utilization of oport 0 in network Request = 0.00315494
Utilization of oport 1 in network Request = 0.00444146
Utilization of oport 2 in network Request = 0.00349751
Utilization of oport 3 in network Request = 0.00317956
Utilization of oport 4 in network Request = 0.0034242
Utilization of oport 5 in network Request = 0.00346577
Utilization of oport 6 in network Request = 0.00346586
Utilization of oport 7 in network Request = 0.0019319
Req Network Utilization: 0.00841998
Total Network Utilization: 0.0121077

PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 34694		icount: 18
End cycle: 16634420		icount: 11608828

Statistics Record Active list size:
   Number of samples = 16599726,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.65997e+07,   Sampling rate = 1
   Mean = 15.9688,   Standard Deviation = 0.501222
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000     8.000 ( 0.00%) |
     4.000    4565.000 ( 0.03%) |
     6.000    20066.000 ( 0.12%) |
     8.000    21392.000 ( 0.13%) |
    10.000    14572.000 ( 0.09%) |
    12.000    5687.000 ( 0.03%) |
    14.000    8320.000 ( 0.05%) |
    16.000    16525116.000 (99.55%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16599726,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.65997e+07,   Sampling rate = 1
   Mean = 0.301781,   Standard Deviation = 0.509154
End of Report


Statistics Record Mem queue size:
   Number of samples = 16599726,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.65997e+07,   Sampling rate = 1
   Mean = 7.27195,   Standard Deviation = 1.5058
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3722735.000 (22.43%) |***********
     8.000    12876991.000 (77.57%) |**************************************
End of Report

BPB Good predictions: 347790, BPB Bad predictions: 4554, BPB Prediction rate: 0.987075
RAS Good predictions: 196185, RAS Bad predictions: 1, RAS Prediction rate: 0.999995
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 4555,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.65997e+07,   Sampling rate = 0.000274402
   Mean = 9.23864,   Standard Deviation = 3.28628
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.65997e+07,   Sampling rate = 6.0242e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.9%
FPU utilization: 4.7%
Addr. gen. utilization: 19.3%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.65997e+07,   Sampling rate = 6.0242e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2771787(0.987,0.922) Mean 21.581/7.415/2.000 Stddev 35.956/16.652/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 19425(0.007,0.006) Mean 31.557/14.549/12.000 Stddev 36.217/4.593/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.312/47.652/46.000 Stddev 22.880/3.843/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2107(0.001,0.001) Mean 426.597/415.797/415.780 Stddev 138.046/132.945/132.984
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14784(0.005,0.005) Mean 156.372/145.473/144.606 Stddev 92.426/92.233/92.423
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 173382(0.882,0.058) Mean 20.206/4.003/2.000 Stddev 13.963/0.159/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8648(0.044,0.003) Mean 30.870/14.000/12.000 Stddev 4.031/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 99.689/46.903/44.903 Stddev 38.698/2.305/2.305
Demand write DIR_LH_RCOHE -- Num 9605(0.049,0.003) Mean 255.716/120.746/118.746 Stddev 17.494/9.725/9.725
Demand write DIR_RH_NOCOHE -- Num 2(0.000,0.000) Mean 84.000/79.500/78.000 Stddev 8.485/7.778/7.071
Demand write DIR_RH_LCOHE -- Num 4348(0.022,0.001) Mean 251.204/122.925/121.062 Stddev 91.165/6.651/6.421
Demand write DIR_RH_RCOHE -- Num 96(0.000,0.000) Mean 613.646/607.698/603.708 Stddev 23.659/24.169/24.271
Demand write CACHE_TO_CACHE -- Num 243(0.001,0.000) Mean 441.428/435.428/431.428 Stddev 21.590/21.590/21.590
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 1(0.001,0.000) Mean 8.000/3.000/2.000 Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 535(0.707,0.000) Mean 449.006/444.611/440.979 Stddev 236.902/235.235/236.184
Demand rmw CACHE_TO_CACHE -- Num 221(0.292,0.000) Mean 481.710/473.566/472.109 Stddev 147.034/145.742/146.462
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.009
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.020
Avail loss from Write time: 0.167
Avail loss from Read time: 0.414
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.004 excepts: 0.000




TIME FOR EXECUTION:	1.66344e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923773          2854640(   98%)          0             0.3631
Num_hit: 2854640  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681812  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912693.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34949
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69223            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35012 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15948    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16296 @ 126.854 [stddev 64.284]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68804, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413633
   Mean = 0.314917,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371834.000 (68.51%) |**********************************
     1.000    5227373.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68804, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00413633
   Mean = 0.314917,   Standard Deviation = 0.464483
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50406
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17032
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35222
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50868
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977248          2912786(   98%)          0             0.3686
Num_hit: 2912786  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739844  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5597929.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143172, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00860708
   Mean = 0.337216,   Standard Deviation = 0.472759
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64529            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32986 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15011    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15159 @ 114.320 [stddev 56.558]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64952, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00390476
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642072.000 (70.13%) |***********************************
     1.000    4958342.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64952, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00390476
   Mean = 0.298688,   Standard Deviation = 0.457683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891586          2817385(   97%)          0             0.3601
Num_hit: 2817385  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644419  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176998.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38396
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17028 @ 104.770 [stddev 63.781]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441288.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600051.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54042
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006065          2945170(   98%)          0             0.3716
Num_hit: 2945170  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771787  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417178.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599701.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14532 @ 108.653 [stddev 57.480]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813278.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599691.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184093          3122316(   98%)          0             0.3921
Num_hit: 3122316  Num_miss: 61777 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947148  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5112     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1743     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095227.000 (72.87%) |************************************
     1.000    4504087.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599314.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61784            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21460 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11504    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8198     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11713 @ 211.412 [stddev 156.127]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41971, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252321
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708223.000 (76.56%) |**************************************
     1.000    3891059.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41971, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252321
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599282.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7497%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0731%
bus3: Bus Utilization (time spent delivering pkts) = 6.0608%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4238%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8729%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32318            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963(0.4939)      136(0.004208)    16146(0.4996)    16172(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30590            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15143( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31956            16243(   51%)      130.4             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4123)    18779(0.5877)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24856            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005472)    12625(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115497,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00694327
   Mean = 1.18912,   Standard Deviation = 0.902758
      Bin         Value
      ---         -----
     1.000    109006.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294554,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2.02519,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160044.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42607.000 (14.46%) |*******
     4.000    62429.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294554,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294554.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858926,   Standard Deviation = 0.540827
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.0648,   Standard Deviation = 0.463994
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 0.0647634,   Standard Deviation = 0.463994
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.4968,   Standard Deviation = 0.702111
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.1091,   Standard Deviation = 0.656988
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 0.109067,   Standard Deviation = 0.656988
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.5169,   Standard Deviation = 0.587802
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.0888,   Standard Deviation = 0.559648
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 0.0887889,   Standard Deviation = 0.559648
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294554,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294554,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294554,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858926,   Standard Deviation = 0.540827
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326138,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196062
   Mean = 2.04829,   Standard Deviation = 1.24749
      Bin         Value
      ---         -----
     1.000    174169.000 (53.40%) |**************************
     2.000    34160.000 (10.47%) |*****
     3.000    45701.000 (14.01%) |*******
     4.000    72108.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326138,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196062
   Mean = 4.22534,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144696.000 (44.37%) |**********************
     6.000    181442.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144696,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0086986
   Mean = 17.8266,   Standard Deviation = 5.14317
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144696,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0086986
   Mean = 17.3755,   Standard Deviation = 5.13416
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144696,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0086986
   Mean = 0.256192,   Standard Deviation = 1.06952
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.9193,   Standard Deviation = 5.44706
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.4686,   Standard Deviation = 5.43593
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 1.21658,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174169,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 16.4188,   Standard Deviation = 3.1709
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174169,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 15.963,   Standard Deviation = 3.1551
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174169,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104704
   Mean = 0.774989,   Standard Deviation = 1.91766
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.722,   Standard Deviation = 2.78586
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.3241,   Standard Deviation = 2.77143
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 0.935656,   Standard Deviation = 1.93054
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 24.4213,   Standard Deviation = 2.91684
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 23.9807,   Standard Deviation = 2.90461
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45701,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.6634e+07,   Sampling rate = 0.00274744
   Mean = 0.806394,   Standard Deviation = 1.72897
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72108,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433487
   Mean = 28.49,   Standard Deviation = 3.10058
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72108,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433487
   Mean = 28.0196,   Standard Deviation = 3.09879
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72108,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433487
   Mean = 0.749085,   Standard Deviation = 1.92111
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326138,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196062
   Mean = 20.6598,   Standard Deviation = 5.88593
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326138,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196062
   Mean = 20.209,   Standard Deviation = 5.87679
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326138,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0196062
   Mean = 0.790491,   Standard Deviation = 1.89521
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162456
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116139
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315921
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216873
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178754
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.017671
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177176
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.024529
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161441
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289394
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888236
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114367
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979042
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374609
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959811
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908604
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168235
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883998
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208303
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875359
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262371
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.032131
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263073
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249845
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251411
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280322
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.024568
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133242
Utilization of oport 0 in network Reply = 0.00850748
Utilization of oport 1 in network Reply = 0.0108387
Utilization of oport 2 in network Reply = 0.0094425
Utilization of oport 3 in network Reply = 0.00938659
Utilization of oport 4 in network Reply = 0.00922932
Utilization of oport 5 in network Reply = 0.00992072
Utilization of oport 6 in network Reply = 0.00945554
Utilization of oport 7 in network Reply = 0.00625895
Reply Network Utilization: 0.0156929
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105164
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750185
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201348
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131763
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118518
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105985
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.011414
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140461
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0101621
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179925
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0047561
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643966
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658905
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135153
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00595001
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618753
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937357
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.006702
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0047561
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102279
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.016284
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115319
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103903
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112647
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114251
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113409
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617334
Utilization of oport 0 in network Request = 0.00315493
Utilization of oport 1 in network Request = 0.00444145
Utilization of oport 2 in network Request = 0.00349751
Utilization of oport 3 in network Request = 0.00317955
Utilization of oport 4 in network Request = 0.00342419
Utilization of oport 5 in network Request = 0.00346585
Utilization of oport 6 in network Request = 0.00346585
Utilization of oport 7 in network Request = 0.0019319
Req Network Utilization: 0.00841998
Total Network Utilization: 0.0121077

PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 33896		icount: 18
End cycle: 16634468		icount: 11354921

Statistics Record Active list size:
   Number of samples = 16600572,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.66006e+07,   Sampling rate = 1
   Mean = 15.9637,   Standard Deviation = 0.533488
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    117.000 ( 0.00%) |
     4.000    4847.000 ( 0.03%) |
     6.000    20270.000 ( 0.12%) |
     8.000    21813.000 ( 0.13%) |
    10.000    27350.000 ( 0.16%) |
    12.000    5880.000 ( 0.04%) |
    14.000    6624.000 ( 0.04%) |
    16.000    16513671.000 (99.48%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16600572,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.66006e+07,   Sampling rate = 1
   Mean = 0.336182,   Standard Deviation = 0.634765
End of Report


Statistics Record Mem queue size:
   Number of samples = 16600572,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66006e+07,   Sampling rate = 1
   Mean = 7.36642,   Standard Deviation = 1.41811
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3518924.000 (21.20%) |**********
     8.000    13081648.000 (78.80%) |***************************************
End of Report

BPB Good predictions: 336312, BPB Bad predictions: 4688, BPB Prediction rate: 0.986252
RAS Good predictions: 196205, RAS Bad predictions: 34, RAS Prediction rate: 0.999827
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 4722,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.66006e+07,   Sampling rate = 0.000284448
   Mean = 9.29881,   Standard Deviation = 3.3994
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66006e+07,   Sampling rate = 6.02389e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 10.4%
FPU utilization: 4.7%
Addr. gen. utilization: 19.0%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.66006e+07,   Sampling rate = 6.02389e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2739845(0.986,0.920) Mean 21.564/7.399/2.000 Stddev 36.172/16.316/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 23016(0.008,0.008) Mean 32.101/16.898/12.003 Stddev 20.185/7.681/0.054
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.312/47.652/46.000 Stddev 22.880/3.843/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 2197(0.001,0.001) Mean 480.156/418.954/418.939 Stddev 238.507/168.148/168.180
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 14172(0.005,0.005) Mean 154.169/137.453/136.549 Stddev 116.556/62.111/62.233
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 172942(0.880,0.058) Mean 19.734/4.008/2.000 Stddev 3.355/0.147/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8460(0.043,0.003) Mean 31.356/14.000/12.000 Stddev 4.368/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 97.172/46.874/44.874 Stddev 34.614/1.923/1.923
Demand write DIR_LH_RCOHE -- Num 9605(0.049,0.003) Mean 276.259/130.865/128.865 Stddev 23.499/12.785/12.785
Demand write DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 104.000/99.000/97.000 Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 5048(0.026,0.002) Mean 235.343/124.947/123.172 Stddev 88.723/20.974/21.183
Demand write DIR_RH_RCOHE -- Num 268(0.001,0.000) Mean 516.160/510.455/506.586 Stddev 133.355/133.429/133.453
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 642(0.793,0.000) Mean 594.603/589.016/586.410 Stddev 80.558/80.132/80.130
Demand rmw CACHE_TO_CACHE -- Num 168(0.207,0.000) Mean 624.685/620.982/617.452 Stddev 152.717/150.482/150.653
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.008
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.029
Avail loss from Write time: 0.177
Avail loss from Read time: 0.405
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.004 excepts: 0.000




TIME FOR EXECUTION:	1.66345e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923773          2854640(   98%)          0             0.3631
Num_hit: 2854640  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681812  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912693.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152503, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00916803
   Mean = 0.356203,   Standard Deviation = 0.478876
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34949
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69223            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35012 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15948    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16297 @ 126.855 [stddev 64.282]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371834.000 (68.51%) |**********************************
     1.000    5227517.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599351.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50406
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17032
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35222
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50868
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977249          2912787(   98%)          0             0.3686
Num_hit: 2912787  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739845  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5598062.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600547.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64529            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32986 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15011    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15160 @ 114.320 [stddev 56.556]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642072.000 (70.13%) |***********************************
     1.000    4958465.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600537.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891586          2817385(   97%)          0             0.3601
Num_hit: 2817385  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644419  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176998.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38396
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17028 @ 104.770 [stddev 63.781]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441288.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600051.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54042
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006065          2945170(   98%)          0             0.3716
Num_hit: 2945170  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771787  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417178.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599701.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14532 @ 108.653 [stddev 57.480]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813278.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599691.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184093          3122316(   98%)          0             0.3921
Num_hit: 3122316  Num_miss: 61777 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947148  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5112     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1743     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095227.000 (72.87%) |************************************
     1.000    4504087.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599314.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61785            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21461 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11504    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8199     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11713 @ 211.412 [stddev 156.127]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41972, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252326
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708255.000 (76.56%) |**************************************
     1.000    3891059.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41972, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252326
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599314.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7497%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0731%
bus3: Bus Utilization (time spent delivering pkts) = 6.0608%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4238%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8730%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32318            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963(0.4939)      136(0.004208)    16146(0.4996)    16172(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30590            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15143( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31956            16243(   51%)      130.4             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4123)    18779(0.5877)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24857            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005471)    12626(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115498,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0069433
   Mean = 1.18912,   Standard Deviation = 0.902754
      Bin         Value
      ---         -----
     1.000    109007.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294554,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2.02519,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160044.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42607.000 (14.46%) |*******
     4.000    62429.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294554,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294554.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294554,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858926,   Standard Deviation = 0.540827
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.0648,   Standard Deviation = 0.463994
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 0.0647634,   Standard Deviation = 0.463994
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.4968,   Standard Deviation = 0.702111
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.1091,   Standard Deviation = 0.656988
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 0.109067,   Standard Deviation = 0.656988
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.5169,   Standard Deviation = 0.587802
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 22.0888,   Standard Deviation = 0.559648
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62429,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00375302
   Mean = 0.0887889,   Standard Deviation = 0.559648
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294554,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01155
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294554,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99832
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294554,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0177075
   Mean = 0.0858926,   Standard Deviation = 0.540827
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326141,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 2.04829,   Standard Deviation = 1.24749
      Bin         Value
      ---         -----
     1.000    174170.000 (53.40%) |**************************
     2.000    34160.000 (10.47%) |*****
     3.000    45702.000 (14.01%) |*******
     4.000    72109.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326141,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 4.22532,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144699.000 (44.37%) |**********************
     6.000    181442.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 17.8266,   Standard Deviation = 5.14318
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 17.3756,   Standard Deviation = 5.13416
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 0.256187,   Standard Deviation = 1.06951
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.9193,   Standard Deviation = 5.44706
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.4686,   Standard Deviation = 5.43593
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 1.21658,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 16.4188,   Standard Deviation = 3.17089
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 15.963,   Standard Deviation = 3.1551
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 0.774984,   Standard Deviation = 1.91765
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.722,   Standard Deviation = 2.78586
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.3241,   Standard Deviation = 2.77143
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 0.935656,   Standard Deviation = 1.93054
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 24.4212,   Standard Deviation = 2.91685
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 23.9806,   Standard Deviation = 2.90462
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 0.806376,   Standard Deviation = 1.72896
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 28.49,   Standard Deviation = 3.10058
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 28.0196,   Standard Deviation = 3.09879
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 0.749074,   Standard Deviation = 1.9211
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326141,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.6598,   Standard Deviation = 5.88592
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326141,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.209,   Standard Deviation = 5.87678
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326141,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 0.790483,   Standard Deviation = 1.89521
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162459
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116139
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315923
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216872
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178753
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.017671
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177178
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0245289
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161443
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289396
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888264
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114367
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979039
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374608
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959838
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908601
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168235
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883996
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208302
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875387
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.026237
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321309
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263072
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249849
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.025141
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280326
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245684
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133241
Utilization of oport 0 in network Reply = 0.00850754
Utilization of oport 1 in network Reply = 0.0108387
Utilization of oport 2 in network Reply = 0.00944247
Utilization of oport 3 in network Reply = 0.00938656
Utilization of oport 4 in network Reply = 0.00922939
Utilization of oport 5 in network Reply = 0.00992069
Utilization of oport 6 in network Reply = 0.0094556
Utilization of oport 7 in network Reply = 0.00625893
Reply Network Utilization: 0.015693
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105164
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750183
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201347
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131763
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118518
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105985
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0114139
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.014046
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.010162
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179925
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475609
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643964
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658903
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135153
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00594999
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618781
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937355
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670199
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475609
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102279
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.016284
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115319
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103902
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112647
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114251
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113409
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617362
Utilization of oport 0 in network Request = 0.00315492
Utilization of oport 1 in network Request = 0.00444144
Utilization of oport 2 in network Request = 0.0034975
Utilization of oport 3 in network Request = 0.00317954
Utilization of oport 4 in network Request = 0.00342418
Utilization of oport 5 in network Request = 0.00346584
Utilization of oport 6 in network Request = 0.00346584
Utilization of oport 7 in network Request = 0.00193189
Req Network Utilization: 0.00841997
Total Network Utilization: 0.0121077

PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 35101		icount: 53863
End cycle: 16634487		icount: 10973533

Statistics Record Active list size:
   Number of samples = 16599386,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.65994e+07,   Sampling rate = 1
   Mean = 15.9427,   Standard Deviation = 0.66363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    398.000 ( 0.00%) |
     4.000    10659.000 ( 0.06%) |
     6.000    24544.000 ( 0.15%) |
     8.000    23834.000 ( 0.14%) |
    10.000    61586.000 ( 0.37%) |
    12.000    9154.000 ( 0.06%) |
    14.000    10080.000 ( 0.06%) |
    16.000    16459131.000 (99.16%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16599386,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.65994e+07,   Sampling rate = 1
   Mean = 0.343443,   Standard Deviation = 0.686368
End of Report


Statistics Record Mem queue size:
   Number of samples = 16599386,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.65994e+07,   Sampling rate = 1
   Mean = 7.43235,   Standard Deviation = 1.36224
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    3136988.000 (18.90%) |*********
     8.000    13462398.000 (81.10%) |****************************************
End of Report

BPB Good predictions: 317672, BPB Bad predictions: 6885, BPB Prediction rate: 0.978786
RAS Good predictions: 196323, RAS Bad predictions: 153, RAS Prediction rate: 0.999221
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 7036,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.65994e+07,   Sampling rate = 0.000423871
   Mean = 10.1551,   Standard Deviation = 3.4448
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.65994e+07,   Sampling rate = 6.02432e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 9.5%
FPU utilization: 4.7%
Addr. gen. utilization: 18.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.65994e+07,   Sampling rate = 6.02432e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2681813(0.984,0.917) Mean 21.906/7.842/2.000 Stddev 35.527/19.270/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 25473(0.009,0.009) Mean 31.507/16.352/12.004 Stddev 19.640/7.377/0.061
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 138(0.000,0.000) Mean 64.377/47.681/46.029 Stddev 23.173/3.846/0.341
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 1382(0.001,0.000) Mean 452.703/392.917/392.891 Stddev 193.421/195.722/195.758
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 15612(0.006,0.005) Mean 166.678/142.002/141.181 Stddev 102.003/34.468/34.577
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 172828(0.874,0.059) Mean 19.902/4.000/2.000 Stddev 5.511/0.176/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 8648(0.044,0.003) Mean 31.304/14.000/12.000 Stddev 4.333/0.000/0.000
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 238(0.001,0.000) Mean 100.933/46.891/44.891 Stddev 40.775/2.112/2.112
Demand write DIR_LH_RCOHE -- Num 9605(0.049,0.003) Mean 284.772/136.154/134.154 Stddev 10.304/8.175/8.175
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 4347(0.022,0.001) Mean 250.232/134.939/133.199 Stddev 64.203/2.165/2.129
Demand write DIR_RH_RCOHE -- Num 2092(0.011,0.001) Mean 276.662/228.419/227.261 Stddev 161.821/150.760/149.659
Demand write CACHE_TO_CACHE -- Num 15(0.000,0.000) Mean 478.000/472.000/468.000 Stddev 0.000/0.000/0.000
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 606(0.622,0.000) Mean 573.224/570.084/567.530 Stddev 83.910/82.168/83.389
Demand rmw CACHE_TO_CACHE -- Num 368(0.378,0.000) Mean 504.005/497.315/495.359 Stddev 181.257/179.026/180.054
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.006
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.032
Avail loss from Write time: 0.199
Avail loss from Read time: 0.397
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000




TIME FOR EXECUTION:	1.66345e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923774          2854641(   98%)          0             0.3631
Num_hit: 2854641  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681813  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152504, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00916801
   Mean = 0.356209,   Standard Deviation = 0.478878
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912847.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152504, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00916801
   Mean = 0.356209,   Standard Deviation = 0.478878
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599361.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34949
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69223            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35012 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15948    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16297 @ 126.855 [stddev 64.282]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371834.000 (68.51%) |**********************************
     1.000    5227517.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599351.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34949
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50406
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17032
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35222
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50868
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977249          2912787(   98%)          0             0.3686
Num_hit: 2912787  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739845  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5598062.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600547.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64529            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32986 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15011    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15160 @ 114.320 [stddev 56.556]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642072.000 (70.13%) |***********************************
     1.000    4958465.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600537.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891586          2817385(   97%)          0             0.3601
Num_hit: 2817385  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644419  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176998.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38396
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17028 @ 104.770 [stddev 63.781]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441288.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600051.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54042
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006065          2945170(   98%)          0             0.3716
Num_hit: 2945170  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771787  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417178.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599701.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14532 @ 108.653 [stddev 57.480]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813278.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599691.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184093          3122316(   98%)          0             0.3921
Num_hit: 3122316  Num_miss: 61777 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947148  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5112     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1743     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095227.000 (72.87%) |************************************
     1.000    4504087.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142580, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00857144
   Mean = 0.271342,   Standard Deviation = 0.444652
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599314.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61785            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21461 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11504    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8199     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11713 @ 211.412 [stddev 156.127]
DEMAND network miss WRITE	: 8334 @ 114.234 [stddev 17.060]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41972, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252326
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708255.000 (76.56%) |**************************************
     1.000    3891059.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41972, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00252326
   Mean = 0.234411,   Standard Deviation = 0.42363
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599314.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7497%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0731%
bus3: Bus Utilization (time spent delivering pkts) = 6.0607%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4238%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8730%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32318            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963(0.4939)      136(0.004208)    16146(0.4996)    16172(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30590            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15143( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31956            16243(   51%)      130.4             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4123)    18779(0.5877)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24857            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005471)    12626(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115498,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0069433
   Mean = 1.18912,   Standard Deviation = 0.902754
      Bin         Value
      ---         -----
     1.000    109007.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294555,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 2.0252,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160044.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42607.000 (14.46%) |*******
     4.000    62430.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294555,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294555.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01156
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99833
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 0.0858923,   Standard Deviation = 0.540826
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.0648,   Standard Deviation = 0.463994
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 0.0647634,   Standard Deviation = 0.463994
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.4968,   Standard Deviation = 0.702111
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.1091,   Standard Deviation = 0.656988
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 0.109067,   Standard Deviation = 0.656988
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 22.5169,   Standard Deviation = 0.587797
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 22.0888,   Standard Deviation = 0.559644
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 0.0887874,   Standard Deviation = 0.559644
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294555,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01156
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294555,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99833
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294555,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 0.0858923,   Standard Deviation = 0.540826
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326141,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 2.04829,   Standard Deviation = 1.24749
      Bin         Value
      ---         -----
     1.000    174170.000 (53.40%) |**************************
     2.000    34160.000 (10.47%) |*****
     3.000    45702.000 (14.01%) |*******
     4.000    72109.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326141,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 4.22532,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144699.000 (44.37%) |**********************
     6.000    181442.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 17.8266,   Standard Deviation = 5.14318
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 17.3756,   Standard Deviation = 5.13416
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144699,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869875
   Mean = 0.256187,   Standard Deviation = 1.06951
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.9193,   Standard Deviation = 5.44706
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.4686,   Standard Deviation = 5.43593
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 1.21658,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 16.4188,   Standard Deviation = 3.17089
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 15.963,   Standard Deviation = 3.1551
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 0.774984,   Standard Deviation = 1.91765
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.722,   Standard Deviation = 2.78586
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.3241,   Standard Deviation = 2.77143
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 0.935656,   Standard Deviation = 1.93054
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 24.4212,   Standard Deviation = 2.91685
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 23.9806,   Standard Deviation = 2.90462
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 0.806376,   Standard Deviation = 1.72896
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 28.49,   Standard Deviation = 3.10058
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 28.0196,   Standard Deviation = 3.09879
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72109,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00433492
   Mean = 0.749074,   Standard Deviation = 1.9211
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326141,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.6598,   Standard Deviation = 5.88592
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326141,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.209,   Standard Deviation = 5.87678
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326141,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 0.790483,   Standard Deviation = 1.89521
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162459
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116139
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315922
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216872
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178753
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0176709
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177178
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.0245289
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161443
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289396
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888263
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114367
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979038
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374607
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959837
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.009086
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168235
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883995
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208302
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875386
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.026237
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321308
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263072
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249848
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.025141
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280326
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245683
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133241
Utilization of oport 0 in network Reply = 0.00850753
Utilization of oport 1 in network Reply = 0.0108387
Utilization of oport 2 in network Reply = 0.00944246
Utilization of oport 3 in network Reply = 0.00938655
Utilization of oport 4 in network Reply = 0.00922938
Utilization of oport 5 in network Reply = 0.00992068
Utilization of oport 6 in network Reply = 0.00945559
Utilization of oport 7 in network Reply = 0.00625892
Reply Network Utilization: 0.015693
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105167
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750182
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.020135
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131762
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0118521
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105985
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0114139
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.014046
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.010162
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179924
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475608
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.00643963
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658902
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135153
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00594999
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618781
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937354
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670198
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475608
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102278
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0162839
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115319
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103902
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112647
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0114251
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113409
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617362
Utilization of oport 0 in network Request = 0.00315501
Utilization of oport 1 in network Request = 0.00444143
Utilization of oport 2 in network Request = 0.00349749
Utilization of oport 3 in network Request = 0.00317954
Utilization of oport 4 in network Request = 0.00342418
Utilization of oport 5 in network Request = 0.00346584
Utilization of oport 6 in network Request = 0.00346584
Utilization of oport 7 in network Request = 0.00193189
Req Network Utilization: 0.00841999
Total Network Utilization: 0.0121077

PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 35093		icount: 18
End cycle: 16634562		icount: 12962677

Statistics Record Active list size:
   Number of samples = 16599469,   Max Value = 16,   Min Value = 2
   Sampling interval = 1.65995e+07,   Sampling rate = 1
   Mean = 15.9518,   Standard Deviation = 0.603386
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     2.000    695.000 ( 0.00%) |
     4.000    5824.000 ( 0.04%) |
     6.000    21146.000 ( 0.13%) |
     8.000    22933.000 ( 0.14%) |
    10.000    53525.000 ( 0.32%) |
    12.000    6767.000 ( 0.04%) |
    14.000    7336.000 ( 0.04%) |
    16.000    16481243.000 (99.29%) |*************************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 16599469,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.65995e+07,   Sampling rate = 1
   Mean = 0.423702,   Standard Deviation = 0.676117
End of Report


Statistics Record Mem queue size:
   Number of samples = 16599469,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.65995e+07,   Sampling rate = 1
   Mean = 6.94974,   Standard Deviation = 1.75217
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5141090.000 (30.97%) |***************
     8.000    11458379.000 (69.03%) |**********************************
End of Report

BPB Good predictions: 445711, BPB Bad predictions: 5190, BPB Prediction rate: 0.988490
RAS Good predictions: 196258, RAS Bad predictions: 182, RAS Prediction rate: 0.999074
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 5372,   Max Value = 14,   Min Value = 0
   Sampling interval = 1.65995e+07,   Sampling rate = 0.000323625
   Mean = 9.42517,   Standard Deviation = 3.76074
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.65995e+07,   Sampling rate = 6.02429e-08
   Mean = 2,   Standard Deviation = 0
End of Report

ALU utilization: 13.8%
FPU utilization: 4.7%
Addr. gen. utilization: 20.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.65995e+07,   Sampling rate = 6.02429e-08
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 2947149(0.987,0.926) Mean 18.930/5.885/2.000 Stddev 33.090/10.621/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 27156(0.009,0.009) Mean 28.915/16.027/12.000 Stddev 10.087/7.217/0.017
Demand read L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 192(0.000,0.000) Mean 62.922/48.089/46.630 Stddev 20.270/4.897/3.723
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 3129(0.001,0.001) Mean 466.857/427.727/427.726 Stddev 221.520/151.135/151.136
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 8392(0.003,0.003) Mean 186.673/160.415/159.651 Stddev 94.755/71.975/72.183
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 175168(0.891,0.055) Mean 19.762/4.005/2.000 Stddev 3.772/0.140/0.000
Demand write L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 13160(0.067,0.004) Mean 32.229/14.000/12.000 Stddev 5.041/0.025/0.025
Demand write L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 256(0.001,0.000) Mean 92.434/46.711/44.711 Stddev 28.184/2.181/2.181
Demand write DIR_LH_RCOHE -- Num 7848(0.040,0.002) Mean 272.666/135.748/133.892 Stddev 59.137/2.707/2.668
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 231(0.001,0.000) Mean 181.286/176.476/172.983 Stddev 4.481/3.935/3.866
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 287(0.306,0.000) Mean 503.233/496.641/495.930 Stddev 162.221/158.725/158.308
Demand rmw CACHE_TO_CACHE -- Num 652(0.694,0.000) Mean 331.144/327.393/324.230 Stddev 225.502/223.687/225.809
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.014
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.021
Avail loss from Write time: 0.126
Avail loss from Read time: 0.406
Avail loss from Branch time: 0.007
Avail loss from FPU time: 0.035
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.001
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.004 excepts: 0.000




TIME FOR EXECUTION:	1.66346e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0       2923774          2854641(   98%)          0             0.3631
Num_hit: 2854641  Num_miss: 69133 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681813  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 38612    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 23       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3760     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172828   (0.874,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18054    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6483     (0.033,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.245,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 593      (0.386,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 152504, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00916801
   Mean = 0.356209,   Standard Deviation = 0.478878
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10686514.000 (64.38%) |********************************
     1.000    5912847.000 (35.62%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.356 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 152504, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00916801
   Mean = 0.356209,   Standard Deviation = 0.478878
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599361.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34950
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34950
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14089
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25161	PR_CL: 10564	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0       69223            34211(   49%)          0             0.07782
Num_hit: 34211  Num_miss: 35012 Num_lat: 0
DEMAND READ	CACHE_HIT: 25563    (0.599,0.369)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16922    (0.396,0.244)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.346,0.125)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 259      (0.010,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15948    (0.638,0.230)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 971      (0.632,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 565      (0.368,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17132 @ 142.653 [stddev 94.768]
DEMAND network miss WRITE	: 16297 @ 126.855 [stddev 64.282]
DEMAND network miss RMW	: 974 @ 522.262 [stddev 133.332]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11371834.000 (68.51%) |**********************************
     1.000    5227517.000 (31.49%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.315 [stddev 0.464]

Statistics Record Mshr req occupancy:
   Number of intervals = 68805, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00413635
   Mean = 0.314923,   Standard Deviation = 0.464485
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599351.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34950
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50407
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	609
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	17032
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1       3062676          2992573(   98%)          0             0.3788
Num_hit: 2992573  Num_miss: 70103 Num_lat: 0
DEMAND READ	CACHE_HIT: 2818326  (0.985,0.920)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 34834    (0.012,0.011)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 8935     (0.003,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 174246   (0.873,0.057)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18850    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6298     (0.032,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.498,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11730527.000 (70.66%) |***********************************
     1.000    4870873.000 (29.34%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 155892, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00937189
   Mean = 0.293401,   Standard Deviation = 0.455321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601400.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	26293
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	3954
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 28365	PR_CL: 6973	PR_DY: 15687
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       70223            43103(   61%)          0             0.07011
Num_hit: 43103  Num_miss: 27120 Num_lat: 0
DEMAND READ	CACHE_HIT: 27832    (0.631,0.396)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16083    (0.364,0.229)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 15271    (0.603,0.217)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 9933     (0.392,0.141)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 754      (0.997,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16295 @ 178.181 [stddev 149.962]
DEMAND network miss WRITE	: 10069 @ 96.774 [stddev 18.514]
DEMAND network miss RMW	: 756 @ 170.802 [stddev 44.089]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12431667.000 (74.88%) |*************************************
     1.000    4169723.000 (25.12%) |************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.251 [stddev 0.434]

Statistics Record Mshr req occupancy:
   Number of intervals = 54239, Max Value = 1, Min Value = 0
   Sampling interval = 1.66341e+07,   Sampling rate = 0.00326077
   Mean = 0.251167,   Standard Deviation = 0.433684
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601390.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	26293
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41980
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15687
Cohe cache-to-cache requests:	10569
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2       2982505          2912999(   98%)          0             0.3696
Num_hit: 2912999  Num_miss: 69506 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739808  (0.984,0.919)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39741    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4310     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173191   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17301    (0.088,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 56       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 6032     (0.031,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.262,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 517      (0.360,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11037839.000 (66.49%) |*********************************
     1.000    5563358.000 (33.51%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.335 [stddev 0.472]

Statistics Record Mshr req occupancy:
   Number of intervals = 148906, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.0089518
   Mean = 0.335118,   Standard Deviation = 0.472032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601197.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	34211
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7928
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 33062	PR_CL: 7552	PR_DY: 11315
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2       69584            34951(   50%)          0             0.07509
Num_hit: 34951  Num_miss: 34633 Num_lat: 0
DEMAND READ	CACHE_HIT: 26993    (0.609,0.388)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17094    (0.386,0.246)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7958     (0.334,0.114)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 263      (0.011,0.004)
DEMAND WRITE	CACHE_MISS_UPGR: 15493    (0.650,0.223)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 895      (0.622,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 542      (0.377,0.008)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17303 @ 153.814 [stddev 128.576]
DEMAND network miss WRITE	: 15699 @ 105.481 [stddev 54.388]
DEMAND network miss RMW	: 921 @ 384.794 [stddev 229.103]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11725867.000 (70.63%) |***********************************
     1.000    4875320.000 (29.37%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.294 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 67845, Max Value = 1, Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00407868
   Mean = 0.293673,   Standard Deviation = 0.455444
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16601187.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	34211
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45526
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	710
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	11315
Cohe cache-to-cache requests:	16381
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3       2925209          2854853(   98%)          0             0.3632
Num_hit: 2854853  Num_miss: 70356 Num_lat: 0
DEMAND READ	CACHE_HIT: 2681437  (0.984,0.917)
DEMAND READ	CACHE_MISS_COLD: 210      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39168    (0.014,0.013)
DEMAND READ	CACHE_MISS_CAP: 24       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4838     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173416   (0.877,0.059)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18623    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5462     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.207,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 694      (0.381,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 748      (0.411,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10662390.000 (64.23%) |********************************
     1.000    5938313.000 (35.77%) |*****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.358 [stddev 0.479]

Statistics Record Mshr req occupancy:
   Number of intervals = 155225, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00933173
   Mean = 0.357715,   Standard Deviation = 0.479328
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600703.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	35222
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	566
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25725	PR_CL: 10936	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3       70509            35020(   50%)          0             0.07917
Num_hit: 35020  Num_miss: 35489 Num_lat: 0
DEMAND READ	CACHE_HIT: 26159    (0.590,0.371)
DEMAND READ	CACHE_MISS_COLD: 210      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 18000    (0.406,0.255)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8861     (0.364,0.126)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 16       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 15306    (0.629,0.217)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 1072     (0.589,0.015)
DEMAND RMW	CACHE_MISS_UPGR: 747      (0.410,0.011)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 18210 @ 157.725 [stddev 137.038]
DEMAND network miss WRITE	: 15444 @ 108.733 [stddev 31.715]
DEMAND network miss RMW	: 1270 @ 376.978 [stddev 109.014]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11360434.000 (68.43%) |**********************************
     1.000    5240259.000 (31.57%) |***************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.316 [stddev 0.465]

Statistics Record Mshr req occupancy:
   Number of intervals = 69847, Max Value = 1, Min Value = 0
   Sampling interval = 1.66342e+07,   Sampling rate = 0.00419906
   Mean = 0.315665,   Standard Deviation = 0.46478
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600693.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	35222
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	50868
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	565
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	16475
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4       2977249          2912787(   98%)          0             0.3686
Num_hit: 2912787  Num_miss: 64462 Num_lat: 0
DEMAND READ	CACHE_HIT: 2739845  (0.986,0.920)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 35779    (0.013,0.012)
DEMAND READ	CACHE_MISS_CAP: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 3514     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172942   (0.879,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 17866    (0.091,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 58       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 5547     (0.028,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.308,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 417      (0.340,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11002485.000 (66.28%) |*********************************
     1.000    5598062.000 (33.72%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.337 [stddev 0.473]

Statistics Record Mshr req occupancy:
   Number of intervals = 143173, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00860707
   Mean = 0.337222,   Standard Deviation = 0.472761
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600547.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32588
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13987
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24026	PR_CL: 9241	PR_DY: 15268
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4       64529            31543(   49%)          0             0.07372
Num_hit: 31543  Num_miss: 32986 Num_lat: 0
DEMAND READ	CACHE_HIT: 23083    (0.583,0.358)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16298    (0.412,0.253)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8460     (0.357,0.131)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 106      (0.004,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 15011    (0.633,0.233)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 795      (0.648,0.012)
DEMAND RMW	CACHE_MISS_UPGR: 430      (0.351,0.007)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 16507 @ 155.375 [stddev 128.119]
DEMAND network miss WRITE	: 15160 @ 114.320 [stddev 56.556]
DEMAND network miss RMW	: 810 @ 574.848 [stddev 99.655]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11642072.000 (70.13%) |***********************************
     1.000    4958465.000 (29.87%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.299 [stddev 0.458]

Statistics Record Mshr req occupancy:
   Number of intervals = 64953, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00390479
   Mean = 0.298693,   Standard Deviation = 0.457685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600537.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32588
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	47856
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	509
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15268
Cohe cache-to-cache requests:	15731
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5       2891586          2817385(   97%)          0             0.3601
Num_hit: 2817385  Num_miss: 74201 Num_lat: 0
DEMAND READ	CACHE_HIT: 2644419  (0.983,0.915)
DEMAND READ	CACHE_MISS_COLD: 212      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 39929    (0.015,0.014)
DEMAND READ	CACHE_MISS_CAP: 26       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 6269     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 172966   (0.870,0.060)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18245    (0.092,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 57       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 7331     (0.037,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.206,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 561      (0.306,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10423063.000 (62.79%) |*******************************
     1.000    6176998.000 (37.21%) |******************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.372 [stddev 0.483]

Statistics Record Mshr req occupancy:
   Number of intervals = 162787, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00978624
   Mean = 0.372107,   Standard Deviation = 0.483367
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600061.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	38396
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14010
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 25918	PR_CL: 10752	PR_DY: 15646
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5       74201            35190(   47%)          0             0.08165
Num_hit: 35190  Num_miss: 39011 Num_lat: 0
DEMAND READ	CACHE_HIT: 26354    (0.568,0.355)
DEMAND READ	CACHE_MISS_COLD: 212      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 19870    (0.428,0.268)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8836     (0.341,0.119)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.005,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 164      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 16797    (0.648,0.226)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 939      (0.513,0.013)
DEMAND RMW	CACHE_MISS_UPGR: 892      (0.487,0.012)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 20082 @ 148.960 [stddev 123.954]
DEMAND network miss WRITE	: 17028 @ 104.770 [stddev 63.781]
DEMAND network miss RMW	: 1271 @ 342.622 [stddev 150.974]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11158763.000 (67.22%) |*********************************
     1.000    5441288.000 (32.78%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.328 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 76761, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00461466
   Mean = 0.327787,   Standard Deviation = 0.469407
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16600051.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	38396
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	54042
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	630
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15646
Cohe cache-to-cache requests:	18060
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6       3006065          2945170(   98%)          0             0.3716
Num_hit: 2945170  Num_miss: 60895 Num_lat: 0
DEMAND READ	CACHE_HIT: 2771787  (0.987,0.922)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 32187    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 22       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 4036     (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 173382   (0.881,0.058)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 18432    (0.094,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 59       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.002,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 4443     (0.023,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 275      (0.266,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.365,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11182523.000 (67.37%) |*********************************
     1.000    5417178.000 (32.63%) |****************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.326 [stddev 0.469]

Statistics Record Mshr req occupancy:
   Number of intervals = 136236, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00819007
   Mean = 0.326342,   Standard Deviation = 0.468874
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599701.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	32608
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13948
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 22515	PR_CL: 7540	PR_DY: 15457
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6       60895            28073(   46%)          0             0.07172
Num_hit: 28073  Num_miss: 32822 Num_lat: 0
DEMAND READ	CACHE_HIT: 19425    (0.533,0.319)
DEMAND READ	CACHE_MISS_COLD: 209      (0.006,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 16820    (0.461,0.276)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 8648     (0.369,0.142)
DEMAND WRITE	CACHE_MISS_COLD: 137      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 339      (0.014,0.006)
DEMAND WRITE	CACHE_MISS_UPGR: 14286    (0.610,0.235)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 653      (0.633,0.011)
DEMAND RMW	CACHE_MISS_UPGR: 377      (0.366,0.006)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 17029 @ 159.359 [stddev 133.072]
DEMAND network miss WRITE	: 14532 @ 108.653 [stddev 57.480]
DEMAND network miss RMW	: 756 @ 432.079 [stddev 214.256]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11786413.000 (71.00%) |***********************************
     1.000    4813278.000 (29.00%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.290 [stddev 0.454]

Statistics Record Mshr req occupancy:
   Number of intervals = 64633, Max Value = 1, Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00388556
   Mean = 0.289962,   Standard Deviation = 0.453744
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599691.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	32608
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	48065
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	505
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	15457
Cohe cache-to-cache requests:	15049
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7       3184094          3122317(   98%)          0             0.3921
Num_hit: 3122317  Num_miss: 61777 Num_lat: 0
DEMAND READ	CACHE_HIT: 2947149  (0.987,0.926)
DEMAND READ	CACHE_MISS_COLD: 209      (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 33528    (0.011,0.011)
DEMAND READ	CACHE_MISS_CAP: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 5112     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 175168   (0.891,0.055)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 19556    (0.099,0.006)
DEMAND WRITE	CACHE_MISS_CAP: 60       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1743     (0.009,0.001)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 377      (0.267,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 474      (0.335,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 560      (0.396,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 0 @ nan [stddev nan]
DEMAND network miss WRITE	: 0 @ nan [stddev nan]
DEMAND network miss RMW	: 0 @ nan [stddev nan]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr occupancy:
   Number of intervals = 142581, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00857144
   Mean = 0.271347,   Standard Deviation = 0.444655
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12095227.000 (72.87%) |************************************
     1.000    4504217.000 (27.13%) |*************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.271 [stddev 0.445]

Statistics Record Mshr req occupancy:
   Number of intervals = 142581, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00857144
   Mean = 0.271347,   Standard Deviation = 0.444655
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599444.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	21388
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	13195
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 21400	PR_CL: 12256	PR_DY: 19976
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7       61785            40324(   65%)          0             0.06239
Num_hit: 40324  Num_miss: 21461 Num_lat: 0
DEMAND READ	CACHE_HIT: 27160    (0.699,0.440)
DEMAND READ	CACHE_MISS_COLD: 209      (0.005,0.003)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 11504    (0.296,0.186)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 13164    (0.612,0.213)
DEMAND WRITE	CACHE_MISS_COLD: 136      (0.006,0.002)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 8199     (0.381,0.133)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 851      (0.602,0.014)
DEMAND RMW	CACHE_MISS_UPGR: 561      (0.397,0.009)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (nan,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (nan,0.000)
DEMAND network miss READ	: 11713 @ 211.412 [stddev 156.127]
DEMAND network miss WRITE	: 8335 @ 114.234 [stddev 17.059]
DEMAND network miss RMW	: 939 @ 358.709 [stddev 222.021]
PREF network miss L1WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L1READ_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2WRITE_PREFETCH	: 0 @ nan [stddev nan]
PREF network miss L2READ_PREFETCH	: 0 @ nan [stddev nan]

Mean MSHR occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr occupancy:
   Number of intervals = 41973, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0025233
   Mean = 0.234416,   Standard Deviation = 0.423634
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12708255.000 (76.56%) |**************************************
     1.000    3891179.000 (23.44%) |***********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.234 [stddev 0.424]

Statistics Record Mshr req occupancy:
   Number of intervals = 41973, Max Value = 1, Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0025233
   Mean = 0.234416,   Standard Deviation = 0.423634
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16599434.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: nan [stddev nan]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Mean earlyness: nan [stddev nan]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	21388
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	41364
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	474
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	19976
Cohe cache-to-cache requests:	9018
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( nan %)
Pref_Unnecessary: 0 ( nan %)
Pref_Late: 0 ( nan %)
Pref_Useful: 0 ( nan %)
Pref_Upgrade: 0 ( nan %)
Pref_Useless: 0 ( nan %)
Pref_Invalidated: 0 ( nan %)
Pref_Downgraded: 0 ( nan %)
Pref_Damaging: 0 ( nan %)


##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 5.7497%
bus1: Bus Utilization (time spent delivering pkts) = 7.3153%
bus2: Bus Utilization (time spent delivering pkts) = 6.0731%
bus3: Bus Utilization (time spent delivering pkts) = 6.0607%
bus4: Bus Utilization (time spent delivering pkts) = 5.9444%
bus5: Bus Utilization (time spent delivering pkts) = 6.4237%
bus6: Bus Utilization (time spent delivering pkts) = 5.9505%
bus7: Bus Utilization (time spent delivering pkts) = 3.8730%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



##### Dir Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir0_0         26050            13232(   51%)      146.5             0.06597
              Read             Write              Local            Remote
              12993(0.4988)      136(0.005221)    13177(0.5058)    12873(0.4942)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir1_0        106913            93593(   88%)      158.9             0.1727
              Read             Write              Local            Remote
              76948(0.7197)     7405(0.06926)    21224(0.1985)    85689(0.8015)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir2_0         30587            15501(   51%)        124             0.07756
              Read             Write              Local            Remote
              15262( 0.499)      137(0.004479)    13177(0.4308)    17410(0.5692)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir3_0         32318            16531(   51%)        134             0.08152
              Read             Write              Local            Remote
              15963(0.4939)      136(0.004208)    16146(0.4996)    16172(0.5004)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir4_0         31397            15905(   51%)      136.2             0.07963
              Read             Write              Local            Remote
              15667( 0.499)      136(0.004332)    13177(0.4197)    18220(0.5803)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir5_0         30590            15503(   51%)        129             0.07757
              Read             Write              Local            Remote
              15263( 0.499)      137(0.004479)    15447(0.505)    15143( 0.495)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir6_0         31956            16243(   51%)      130.4             0.08089
              Read             Write              Local            Remote
              15904(0.4977)      136(0.004256)    13177(0.4123)    18779(0.5877)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir7_0         24857            12662(   51%)      135.6             0.06281
              Read             Write              Local            Remote
              12406(0.4991)      136(0.005471)    12626(0.5079)    12231(0.4921)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir8_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir9_0             0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir10_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir11_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir12_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir13_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir14_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
dir15_0            0                0(    0%)          0                  0
              Read             Write              Local            Remote
                  0(     0)        0(     0)        0(0)        0(     0)
              NumBufRAR 
                  0(     0) 

#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 115498,   Max Value = 7,   Min Value = 1
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0069433
   Mean = 1.18912,   Standard Deviation = 0.902754
      Bin         Value
      ---         -----
     1.000    109007.000 (94.38%) |***********************************************
     2.000    1635.000 ( 1.42%) |
     3.000    1078.000 ( 0.93%) |
     4.000    978.000 ( 0.85%) |
     5.000    605.000 ( 0.52%) |
     6.000    472.000 ( 0.41%) |
     7.000    1723.000 ( 1.49%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 294555,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 2.0252,   Standard Deviation = 1.23901
      Bin         Value
      ---         -----
     1.000    160044.000 (54.33%) |***************************
     2.000    29474.000 (10.01%) |*****
     3.000    42607.000 (14.46%) |*******
     4.000    62430.000 (21.19%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 294555,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    294555.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01156
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99833
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 294555,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 0.0858923,   Standard Deviation = 0.540826
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18.5,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.4617,   Standard Deviation = 0.490908
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 18,   Min Value = 10
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 10.0648,   Standard Deviation = 0.463994
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 160044,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00962127
   Mean = 0.0647634,   Standard Deviation = 0.463994
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26.5,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.491,   Standard Deviation = 0.730563
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 26,   Min Value = 14
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 14.161,   Standard Deviation = 0.676669
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 29474,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00177188
   Mean = 0.160989,   Standard Deviation = 0.676669
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26.5,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.4968,   Standard Deviation = 0.702111
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 26,   Min Value = 18
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 18.1091,   Standard Deviation = 0.656988
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 42607,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.00256139
   Mean = 0.109067,   Standard Deviation = 0.656988
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 27.5,   Min Value = 22
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 22.5169,   Standard Deviation = 0.587797
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 27,   Min Value = 22
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 22.0888,   Standard Deviation = 0.559644
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 62430,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00375305
   Mean = 0.0887874,   Standard Deviation = 0.559644
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 294555,   Max Value = 27.5,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.5822,   Standard Deviation = 5.01156
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 294555,   Max Value = 27,   Min Value = 10
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 14.1867,   Standard Deviation = 4.99833
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 294555,   Max Value = 12,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0177075
   Mean = 0.0858923,   Standard Deviation = 0.540826
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 326142,   Max Value = 4,   Min Value = 1
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 2.0483,   Standard Deviation = 1.24749
      Bin         Value
      ---         -----
     1.000    174170.000 (53.40%) |**************************
     2.000    34160.000 (10.47%) |*****
     3.000    45702.000 (14.01%) |*******
     4.000    72110.000 (22.11%) |***********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 326142,   Max Value = 6,   Min Value = 2
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 4.22531,   Standard Deviation = 1.98727
      Bin         Value
      ---         -----
     2.000    144700.000 (44.37%) |**********************
     6.000    181442.000 (55.63%) |***************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 144700,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869877
   Mean = 17.8267,   Standard Deviation = 5.1432
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 144700,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869877
   Mean = 17.3756,   Standard Deviation = 5.13418
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 144700,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00869877
   Mean = 0.256185,   Standard Deviation = 1.06951
End of Report



Packet Size: 6 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42.5,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.9193,   Standard Deviation = 5.44706
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 42,   Min Value = 17
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 22.4686,   Standard Deviation = 5.43593
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 181442,   Max Value = 19,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0109076
   Mean = 1.21658,   Standard Deviation = 2.26602
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36.5,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 16.4188,   Standard Deviation = 3.17089
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 36,   Min Value = 13
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 15.963,   Standard Deviation = 3.1551
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 174170,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66344e+07,   Sampling rate = 0.0104705
   Mean = 0.774984,   Standard Deviation = 1.91765
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.722,   Standard Deviation = 2.78586
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 34,   Min Value = 17
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 20.3241,   Standard Deviation = 2.77143
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 34160,   Max Value = 17,   Min Value = 0
   Sampling interval = 1.66343e+07,   Sampling rate = 0.00205358
   Mean = 0.935656,   Standard Deviation = 1.93054
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34.5,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 24.4212,   Standard Deviation = 2.91685
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 34,   Min Value = 21
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 23.9806,   Standard Deviation = 2.90462
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 45702,   Max Value = 9,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00274743
   Mean = 0.806376,   Standard Deviation = 1.72896
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 72110,   Max Value = 42.5,   Min Value = 25
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00433496
   Mean = 28.4899,   Standard Deviation = 3.10058
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 72110,   Max Value = 42,   Min Value = 25
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00433496
   Mean = 28.0195,   Standard Deviation = 3.09879
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 72110,   Max Value = 13,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.00433496
   Mean = 0.749064,   Standard Deviation = 1.92109
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = nan,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 326142,   Max Value = 42.5,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.6598,   Standard Deviation = 5.88592
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 326142,   Max Value = 42,   Min Value = 13
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 20.209,   Standard Deviation = 5.87678
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 326142,   Max Value = 20,   Min Value = 0
   Sampling interval = 1.66345e+07,   Sampling rate = 0.0196063
   Mean = 0.790481,   Standard Deviation = 1.8952
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0162458
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0116138
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0315921
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0216871
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0178752
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0176709
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0177177
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.024529
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0161442
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0289397
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.00888259
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0114369
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00979034
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Reply = 0.00374605
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Reply = 0.00959833
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Reply = 0.00908596
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0168237
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.00883991
Utilization of buffer Buffer of node 6, dim 1, dir0 in network Reply = 0.000208301
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.00875382
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0262374
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0321307
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0263071
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0249847
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0251408
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0280325
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0245682
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0133241
Utilization of oport 0 in network Reply = 0.0085075
Utilization of oport 1 in network Reply = 0.0108386
Utilization of oport 2 in network Reply = 0.00944242
Utilization of oport 3 in network Reply = 0.00938651
Utilization of oport 4 in network Reply = 0.00922934
Utilization of oport 5 in network Reply = 0.00992064
Utilization of oport 6 in network Reply = 0.00945555
Utilization of oport 7 in network Reply = 0.00625898
Reply Network Utilization: 0.015693
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0105167
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00750179
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0201349
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0131762
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.011852
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0105984
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0114139
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0140459
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.010162
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0179924
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00475606
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0064396
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00658899
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 0.00135152
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 0.00594996
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 0.00618778
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00937349
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Request = 0.00670195
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00475606
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0102278
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0162839
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0115318
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0103902
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0112646
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.011425
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0113408
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00617359
Utilization of oport 0 in network Request = 0.003155
Utilization of oport 1 in network Request = 0.00444141
Utilization of oport 2 in network Request = 0.00349748
Utilization of oport 3 in network Request = 0.00317952
Utilization of oport 4 in network Request = 0.00342416
Utilization of oport 5 in network Request = 0.00346583
Utilization of oport 6 in network Request = 0.00346583
Utilization of oport 7 in network Request = 0.00193188
Req Network Utilization: 0.00841995
Total Network Utilization: 0.0121077

PROCESSOR 0 Phase -1 STATISTICS: 
Start cycle: 16634487		icount: 10973533
End cycle: 16635589		icount: 10975528

Statistics Record Active list size:
   Number of samples = 1093,   Max Value = 16,   Min Value = 1
   Sampling interval = 1101,   Sampling rate = 0.992734
   Mean = 8.47301,   Standard Deviation = 3.68748
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     1.000 ( 0.09%) |
     2.000    27.000 ( 2.47%) |*
     4.000    185.000 (16.93%) |********
     6.000    328.000 (30.01%) |***************
     8.000    217.000 (19.85%) |*********
    10.000    105.000 ( 9.61%) |****
    12.000    48.000 ( 4.39%) |**
    14.000    132.000 (12.08%) |******
    16.000    50.000 ( 4.57%) |**
End of Report


Statistics Record Speculation level:
   Number of samples = 1093,   Max Value = 3,   Min Value = 0
   Sampling interval = 1101,   Sampling rate = 0.992734
   Mean = 0.760293,   Standard Deviation = 0.63707
End of Report


Statistics Record Mem queue size:
   Number of samples = 1093,   Max Value = 8,   Min Value = 0
   Sampling interval = 1101,   Sampling rate = 0.992734
   Mean = 0.919488,   Standard Deviation = 1.15586
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1084.000 (99.18%) |*************************************************
     8.000     9.000 ( 0.82%) |
End of Report

BPB Good predictions: 303, BPB Bad predictions: 56, BPB Prediction rate: 0.844011
RAS Good predictions: 23, RAS Bad predictions: 19, RAS Prediction rate: 0.547619
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 70,   Max Value = 13,   Min Value = 0
   Sampling interval = 1097,   Sampling rate = 0.0638104
   Mean = 2.32857,   Standard Deviation = 2.77003
End of Report

Exceptions: 6
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 6,   Max Value = 15,   Min Value = 2
   Sampling interval = 1102,   Sampling rate = 0.00544465
   Mean = 5.33333,   Standard Deviation = 5.04645
End of Report

ALU utilization: 74.0%
FPU utilization: 0.0%
Addr. gen. utilization: 15.2%

Statistics Record Waiting for exceptions:
   Number of samples = 6,   Max Value = 0,   Min Value = 0
   Sampling interval = 1102,   Sampling rate = 0.00544465
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.011
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.002
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.068
Efficiency loss from Unpredicted branch: 0.006
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.082 excepts: 0.016



PROCESSOR 1 Phase -1 STATISTICS: 
Start cycle: 16634136		icount: 12504466
End cycle: 16635588		icount: 12505303

Statistics Record Active list size:
   Number of samples = 464,   Max Value = 16,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 6.29095,   Standard Deviation = 2.16077
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    23.000 ( 4.96%) |**
     4.000    121.000 (26.08%) |*************
     6.000    221.000 (47.63%) |***********************
     8.000    78.000 (16.81%) |********
    10.000     7.000 ( 1.51%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.72%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 464,   Max Value = 2,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 0.676724,   Standard Deviation = 0.615685
End of Report


Statistics Record Mem queue size:
   Number of samples = 464,   Max Value = 8,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.983051
   Mean = 0.780172,   Standard Deviation = 1.38456
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    455.000 (98.06%) |*************************************************
     8.000     9.000 ( 1.94%) |
End of Report

BPB Good predictions: 109, BPB Bad predictions: 29, BPB Prediction rate: 0.789855
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 37,   Max Value = 6,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0790598
   Mean = 1.75676,   Standard Deviation = 1.87684
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 980

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 472,   Sampling rate = 0.0105932
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.7%
FPU utilization: 0.0%
Addr. gen. utilization: 14.8%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 472,   Sampling rate = 0.0105932
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.086
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.078 excepts: 0.036



PROCESSOR 2 Phase -1 STATISTICS: 
Start cycle: 16634320		icount: 11404710
End cycle: 16635588		icount: 11405544

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.37446,   Standard Deviation = 2.15063
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    22.000 ( 4.76%) |**
     4.000    112.000 (24.24%) |************
     6.000    227.000 (49.13%) |************************
     8.000    80.000 (17.32%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.683983,   Standard Deviation = 0.617639
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.777056,   Standard Deviation = 1.38479
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 110, BPB Bad predictions: 28, BPB Prediction rate: 0.797101
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 36,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0772532
   Mean = 1.72222,   Standard Deviation = 1.8915
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 798

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.9%
FPU utilization: 0.0%
Addr. gen. utilization: 14.5%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.085
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.074 excepts: 0.036



PROCESSOR 3 Phase -1 STATISTICS: 
Start cycle: 16634241		icount: 10923246
End cycle: 16635588		icount: 10924081

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.31385,   Standard Deviation = 2.15429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    21.000 ( 4.55%) |**
     4.000    120.000 (25.97%) |************
     6.000    222.000 (48.05%) |************************
     8.000    78.000 (16.88%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.679654,   Standard Deviation = 0.6154
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.78355,   Standard Deviation = 1.38661
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 111, BPB Bad predictions: 27, BPB Prediction rate: 0.804348
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 35,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0751073
   Mean = 1.8,   Standard Deviation = 1.92201
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 877

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.8%
FPU utilization: 0.0%
Addr. gen. utilization: 14.7%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.084
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.075 excepts: 0.036



PROCESSOR 4 Phase -1 STATISTICS: 
Start cycle: 16634468		icount: 11354921
End cycle: 16635588		icount: 11355753

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.778261,   Standard Deviation = 1.38729
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 11, RAS Bad predictions: 8, RAS Prediction rate: 0.578947
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 33,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0711207
   Mean = 1.81818,   Standard Deviation = 1.94381
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 652

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.5%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



PROCESSOR 5 Phase -1 STATISTICS: 
Start cycle: 16634381		icount: 10603150
End cycle: 16635588		icount: 10603985

Statistics Record Active list size:
   Number of samples = 462,   Max Value = 16,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 6.31385,   Standard Deviation = 2.15429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    21.000 ( 4.55%) |**
     4.000    120.000 (25.97%) |************
     6.000    222.000 (48.05%) |************************
     8.000    78.000 (16.88%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.73%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 462,   Max Value = 2,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.679654,   Standard Deviation = 0.6154
End of Report


Statistics Record Mem queue size:
   Number of samples = 462,   Max Value = 8,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.982979
   Mean = 0.78355,   Standard Deviation = 1.38661
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    453.000 (98.05%) |*************************************************
     8.000     9.000 ( 1.95%) |
End of Report

BPB Good predictions: 111, BPB Bad predictions: 27, BPB Prediction rate: 0.804348
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 35,   Max Value = 6,   Min Value = 0
   Sampling interval = 466,   Sampling rate = 0.0751073
   Mean = 1.8,   Standard Deviation = 1.92201
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 737

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 74.8%
FPU utilization: 0.0%
Addr. gen. utilization: 14.7%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 470,   Sampling rate = 0.0106383
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.084
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.075 excepts: 0.036



PROCESSOR 6 Phase -1 STATISTICS: 
Start cycle: 16634420		icount: 11608828
End cycle: 16635588		icount: 11609660

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.780435,   Standard Deviation = 1.38685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 34,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0732759
   Mean = 1.76471,   Standard Deviation = 1.93937
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 700

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.6%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



PROCESSOR 7 Phase -1 STATISTICS: 
Start cycle: 16634562		icount: 12962677
End cycle: 16635588		icount: 12963509

Statistics Record Active list size:
   Number of samples = 460,   Max Value = 16,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 6.39783,   Standard Deviation = 2.14313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     2.000 ( 0.43%) |
     2.000    20.000 ( 4.35%) |**
     4.000    111.000 (24.13%) |************
     6.000    228.000 (49.57%) |************************
     8.000    80.000 (17.39%) |********
    10.000     7.000 ( 1.52%) |
    12.000     2.000 ( 0.43%) |
    14.000     2.000 ( 0.43%) |
    16.000     8.000 ( 1.74%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 460,   Max Value = 2,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.686957,   Standard Deviation = 0.617327
End of Report


Statistics Record Mem queue size:
   Number of samples = 460,   Max Value = 8,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.982906
   Mean = 0.782609,   Standard Deviation = 1.38798
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    451.000 (98.04%) |*************************************************
     8.000     9.000 ( 1.96%) |
End of Report

BPB Good predictions: 112, BPB Bad predictions: 26, BPB Prediction rate: 0.811594
RAS Good predictions: 10, RAS Bad predictions: 9, RAS Prediction rate: 0.526316
Loads issued: 0, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 34,   Max Value = 6,   Min Value = 0
   Sampling interval = 464,   Sampling rate = 0.0732759
   Mean = 1.76471,   Standard Deviation = 1.93937
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 558

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 15,   Min Value = 2
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 6,   Standard Deviation = 5.33854
End of Report

ALU utilization: 75.0%
FPU utilization: 0.0%
Addr. gen. utilization: 14.7%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 468,   Sampling rate = 0.0106838
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand read CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand write CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw UNKNOWN -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L1COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw WBCOAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2HIT -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw L2COAL -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_LH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_NOCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_LCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw DIR_RH_RCOHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Demand rmw CACHE_TO_CACHE -- Num 0(nan,nan) Mean nan/nan/nan Stddev nan/nan/nan
Pref sh UNKNOWN -- Num 0 Mean nan Stddev nan
Pref sh L1HIT -- Num 0 Mean nan Stddev nan
Pref sh L1COAL -- Num 0 Mean nan Stddev nan
Pref sh WBCOAL -- Num 0 Mean nan Stddev nan
Pref sh L2HIT -- Num 0 Mean nan Stddev nan
Pref sh L2COAL -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref sh DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref sh CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan
Pref excl UNKNOWN -- Num 0 Mean nan Stddev nan
Pref excl L1HIT -- Num 0 Mean nan Stddev nan
Pref excl L1COAL -- Num 0 Mean nan Stddev nan
Pref excl WBCOAL -- Num 0 Mean nan Stddev nan
Pref excl L2HIT -- Num 0 Mean nan Stddev nan
Pref excl L2COAL -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_LH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_NOCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_LCOHE -- Num 0 Mean nan Stddev nan
Pref excl DIR_RH_RCOHE -- Num 0 Mean nan Stddev nan
Pref excl CACHE_TO_CACHE -- Num 0 Mean nan Stddev nan

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.003
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.004
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.036



