# Memory_Testbench_SystemVerilog
Developed layered testbench with driver, monitor, and scoreboard components. Implemented constrained randomization and achieved 100% code and functional coverage using covergroups. Created SVA assertions for timing and data integrity checks.
