// Seed: 2636296405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output supply1 id_1;
  assign id_1 = 1;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  input wire id_1;
  assign id_2 = id_2;
  always_comb begin : LABEL_0
    id_2 <= id_1;
  end
  assign id_2 = id_1;
  localparam id_3 = (1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  initial
    if (1) begin : LABEL_1
      if (1) id_2 = id_1;
      else begin : LABEL_2
        id_2 = id_2;
      end
      id_2 <= #1 1;
      id_2 <= (1) - id_2;
    end else begin : LABEL_3
      id_2 = id_2;
    end
  initial begin : LABEL_4
    id_2 <= id_1;
  end
  logic id_4 = id_2;
  wire  id_5 = -1;
  assign id_2 = -1;
endmodule
