(footprint "SMBF" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 12143407-ce4f-4b7d-8a48-f7ee29c4a5e5)
  )
  (fp_text value "SMBF" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 7b57ea4d-0709-4a6e-b670-045dea7fed1a)
  )
  (fp_poly (pts
      (xy -3.02 -1.135)
      (xy -2.55 -1.135)
      (xy -2.55 -2.225)
      (xy 2.55 -2.225)
      (xy 2.55 -1.135)
      (xy 3.02 -1.135)
      (xy 3.02 1.135)
      (xy 2.55 1.135)
      (xy 2.55 2.225)
      (xy -2.55 2.225)
      (xy -2.55 1.135)
      (xy -3.02 1.135)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 057047a9-bb15-48ac-b88a-f3a97ab73a81))
  (fp_text reference ">NAME" (at -0.4 -3.6 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 4cfde090-9cc6-4b99-88ab-253a28648c88)
  )
  (fp_text value ">VALUE" (at -0.4 -2.7 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 7efb69a0-ddd9-4555-9695-c9c5d30452cd)
  )
  (fp_line (start -2.3 -1.975) (end 2.3 -1.975) (layer "F.SilkS") (width 0.127) (tstamp 07dee542-d9b3-46a9-9e5f-9cf41fc82752))
  (fp_line (start -2.3 1.975) (end 2.3 1.975) (layer "F.SilkS") (width 0.127) (tstamp 9e93b539-cccc-406f-85d2-d36e5b013f0a))
  (fp_line (start -2.3 -1.975) (end -2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp f7c9211d-7088-49cc-8551-a2ac23bc8f98))
  (fp_line (start 2.3 -1.975) (end 2.3 -1.2) (layer "F.SilkS") (width 0.127) (tstamp a4a13761-893a-450c-b00c-a97eb836eaa2))
  (fp_line (start -2.3 1.975) (end -2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp 6715d5a7-13ba-498e-aedc-8607d073ba8d))
  (fp_line (start 2.3 1.975) (end 2.3 1.2) (layer "F.SilkS") (width 0.127) (tstamp b96dc8cf-60d3-46b0-b23a-2f669f7227db))
  (fp_line (start -1.1 -1.9) (end -1.1 1.9) (layer "F.SilkS") (width 0.254) (tstamp 882687e6-b6df-40f9-a8b9-3791c29437b1))
  (pad "CATHODE" smd rect (at -2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 2bb2013c-451d-4386-9d54-f56785070202))
  (pad "ANODE" smd rect (at 2.32 0) (size 1.2 2.07) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 926558d4-ea0b-4b2d-80e2-e8115630c852))
)
