__Design of SoC using Cortex M0__   
In this project, we build a basic SoC platform. Work includes:  
_Hardware implementation:_        
      --Implement the hardware framework that has been written in Verilog.  
      --Prototype the SoC framework onto an FPGA.  
_Software programming:_  
      --Programed the Cortex-M0 processor using assembly language.  
      --Simulate the program using Keil Î¼Vision Simulator.  
_Purpose:_  
     --Toggle the 8-bit LEDs at a given frequency  
     --Analyze the behavior of the AHB bus using an on-chip hardware debugging tool.  
_AHBlite Bus Structure_  
![ahb lite bus structure](https://user-images.githubusercontent.com/38091478/49682861-71491280-fae1-11e8-9544-869fef0752be.JPG)  
_List of Files Used:_  
![files used](https://user-images.githubusercontent.com/38091478/49682963-55df0700-fae3-11e8-9d70-5de17e26e6f7.JPG)  
_FPGA Output:_  
We have Used BASYS 3 FPGA board for our project.Xilinx Vivado 2017.4 tool for synthesis and simulation.  
![vivado logic analyzer output](https://user-images.githubusercontent.com/38091478/49682982-9d659300-fae3-11e8-8f6b-2ee8794c7e81.JPG)  
_Pre Optimization Layout:_  
We have used Cadence Innovus to generate the layout  
![layout_wo-opt](https://user-images.githubusercontent.com/38091478/49683033-617efd80-fae4-11e8-9c6b-4d767e081de6.png)  
_Post Optimization Layout:_  






     
     
