{"vcs1":{"timestamp_begin":1747744745.626113045, "rt":10.82, "ut":10.95, "st":0.64}}
{"vcselab":{"timestamp_begin":1747744756.529793939, "rt":0.41, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1747744757.002756036, "rt":0.45, "ut":0.21, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747744744.872836162}
{"VCS_COMP_START_TIME": 1747744744.872836162}
{"VCS_COMP_END_TIME": 1747744757.610379462}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494096}}
{"vcselab": {"peak_mem": 183884}}
