#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Fri Feb 18 11:31:15 2011
# Process ID: 4736
# Log file: M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1/planAhead.log
# Journal file: M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/pa.fromNetlist.tcl
# create_project -name top_cru -dir "M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/planAhead_run_1" -part xc5vfx30tff665-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "M:/MASTER/COMPET/Trigger/HW/HDL/top/ise/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {M:/MASTER/COMPET/Trigger/HW/HDL/top/ise} }
# set_param project.paUcfFile  "M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf"
# add_files "M:/MASTER/COMPET/Trigger/HW/HDL/top/top.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
startgroup
set_property loc IOB_X1Y21 [get_ports MCLK100]
set_property is_fixed true  [get_ports MCLK100]
endgroup
startgroup
set_property loc IOB_X1Y129 [get_ports FPGA100M]
set_property is_fixed true  [get_ports FPGA100M]
endgroup
startgroup
set_property loc IOB_X0Y21 [get_ports RESET]
set_property is_fixed true  [get_ports RESET]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
set_property loc "" [get_ports RESET_ROC]
startgroup
set_property loc IOB_X0Y21 [get_ports RESET]
set_property is_fixed true  [get_ports RESET]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
startgroup
set_property loc IOB_X0Y23 [get_ports RESET_ROC]
set_property is_fixed true  [get_ports RESET_ROC]
endgroup
save_design
exit
