*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Nov-13 21:54:36 (2020-Nov-13 20:54:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: MYFIR_PIPED_UNFOLDED
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa25/Desktop/Laboratori-ISA/Lab1/innovus_UnfPiped/MYFIR_PIPED_UNFOLDED.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/design_UnfPiped.vcd
*			Vcd Window used(Start Time, Stop Time):(-1496.26, -1496.26) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 0/5216 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile PowerAnalysis/power_report -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.73035850 	   51.6886%
Total Switching Power:       0.49835104 	   35.2690%
Total Leakage Power:         0.18428903 	   13.0424%
Total Power:                 1.41299857 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1017     0.01979     0.03171      0.1532       10.85 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.5856      0.4707      0.1499       1.206       85.36 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)               0.04301    0.007835    0.002729     0.05358       3.792 
-----------------------------------------------------------------------------------------
Total                             0.7304      0.4984      0.1843       1.413         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1     0.7304      0.4984      0.1843       1.413         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
MY_CLK                           0.04301    0.007835    0.002729     0.05358       3.792 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.04301    0.007835    0.002729     0.05358       3.792 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: DATAPATH_input_buffer1_clk_gate_REG_OUT_reg/latch (CLKGATETST_X1): 	  0.003192 
* 		Highest Leakage Power:   CU_OUTPUTS_state_reg_0_ (DFFR_X1): 	 8.744e-05 
* 		Total Cap: 	2.62703e-11 F
* 		Total instances in design:  4303
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

