// Seed: 2800919155
module module_0 #(
    parameter id_1 = 32'd37
);
  parameter id_1 = 1;
  localparam id_2 = 1;
  logic [7:0][id_1 : id_1] id_3;
  module_2 modCall_1 ();
  wire id_4;
  wire id_5;
  assign id_3[id_1] = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd53,
    parameter id_1 = 32'd86
) (
    input supply1 _id_0,
    input supply0 _id_1
);
  logic [id_0 : id_1] id_3;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
endmodule
module module_3;
  logic id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_4 #(
    parameter id_8 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  module_2 modCall_1 ();
  input wire id_15;
  input logic [7:0] id_14;
  output wire id_13;
  inout supply0 id_12;
  inout wire id_11;
  inout reg id_10;
  input wire id_9;
  input wire _id_8;
  inout wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  initial id_17 += id_9;
  final begin : LABEL_0
    $clog2(26);
    ;
    assign id_4 = id_7;
  end
  assign id_12 = 1;
  logic [(  -1  ) : -1 'b0] id_23;
  assign id_6[-1] = 1'd0;
  always_comb @(negedge id_18 or posedge -1 && id_19) id_10 = id_20;
  assign #1 id_16 = {id_17, id_14[-1 : id_8]};
endmodule
