OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X32.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 323136.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 6528 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 323136.
[INFO CTS-0047]     Number of keys in characterization LUT: 1468.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0010]  Clock net "clk_i" has 120 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1444" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1443" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1442" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1441" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1440" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1439" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1438" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1437" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1436" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1435" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1434" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1433" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1432" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1431" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1430" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1429" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1428" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1427" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1426" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1425" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1424" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1423" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1422" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1421" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1420" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1419" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1418" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1417" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1416" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1415" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1414" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1413" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1412" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1411" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1410" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1409" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1408" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1407" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1406" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1405" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1404" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1403" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1402" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1401" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1400" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1399" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1398" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1397" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1396" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1395" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1394" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1393" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1392" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1391" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1390" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1389" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1388" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1387" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1386" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1385" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1384" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1383" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1382" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1381" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1380" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1379" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1378" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1377" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1376" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1375" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1374" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1373" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1372" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1371" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1370" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1369" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1368" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1367" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1366" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1365" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1364" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1363" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1362" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1361" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1360" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1359" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1358" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1357" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1356" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1355" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1354" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1353" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1352" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1351" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1350" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1349" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1348" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1347" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1346" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1345" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1344" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1343" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1342" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1341" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1340" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1339" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1338" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1337" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1336" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1335" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1334" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1333" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1332" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1331" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1330" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1329" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1328" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1327" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1326" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1325" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1324" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1323" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1322" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1321" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1320" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1319" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1318" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1317" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1316" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1315" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1314" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1313" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1312" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1311" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1310" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1309" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1308" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1307" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1306" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1305" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1304" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1303" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1302" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1301" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1300" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1299" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1298" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1297" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1296" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1295" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1294" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1293" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1292" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1291" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1290" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1289" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1288" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1287" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1286" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1285" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1284" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1283" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1282" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1281" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1280" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1279" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1278" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1277" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1276" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1275" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1274" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1273" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1272" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1271" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1270" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1269" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1268" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1267" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1266" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1265" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1264" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1263" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1262" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1261" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1260" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1259" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1258" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1257" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1256" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1255" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1254" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1253" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1252" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1251" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1250" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1249" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1248" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1247" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1246" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1245" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1244" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1243" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1242" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1241" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1240" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1239" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1238" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1237" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1236" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1235" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1234" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1233" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1232" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1231" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1230" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1229" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1228" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1227" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1226" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1225" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1224" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1223" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1222" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1221" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1220" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1219" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1218" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1217" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1216" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1215" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1214" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1213" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1212" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1211" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1210" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1209" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1208" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1207" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1206" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1205" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1204" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1203" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1202" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1201" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1200" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1199" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1198" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1197" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1196" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1195" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1194" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1193" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1192" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1191" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1190" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1189" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1188" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1187" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1186" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1185" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1184" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1183" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1182" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1181" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1180" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1179" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1178" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1177" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1176" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1175" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1174" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1173" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1172" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1171" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1170" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1169" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1168" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1167" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1166" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1165" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1164" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1163" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1162" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1161" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1160" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1159" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1158" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1157" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1156" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1155" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1154" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1153" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1152" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1151" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1150" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1149" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1148" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1147" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1146" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1145" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1144" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1143" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1142" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1141" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1140" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1139" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1138" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1137" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1136" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1135" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1134" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1133" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1132" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1131" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1130" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1129" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1128" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1127" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1126" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1125" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1124" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1123" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1122" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1121" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1120" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1119" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1118" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1117" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1116" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1115" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1114" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1113" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1112" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1111" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1110" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1109" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1108" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1107" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1106" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1105" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1104" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1103" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1102" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1101" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1100" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1099" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1098" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1097" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1096" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1095" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1094" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1093" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1092" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1091" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1090" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1089" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1088" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1087" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1086" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1085" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1084" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1083" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1082" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1081" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1080" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1079" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1078" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1077" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1076" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1075" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1074" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1073" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1072" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1071" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1070" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1069" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1068" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1067" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1066" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1065" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1064" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1063" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1062" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1061" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net1060" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1059" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1058" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1057" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1056" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1055" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1054" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1053" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1052" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1051" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1050" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1049" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1048" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1047" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1046" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1045" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1044" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1043" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1042" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1041" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1040" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1039" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1038" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1037" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1036" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1035" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1034" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1033" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1032" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1031" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1030" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1029" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1028" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1027" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1026" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1025" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1024" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1023" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1022" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1021" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1020" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1019" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1018" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1017" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1016" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1015" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1014" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1013" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1012" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1011" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1010" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1009" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1008" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1007" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1006" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1005" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1004" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1003" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1002" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1001" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net1000" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net999" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net998" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net997" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net996" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net995" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net994" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net993" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net992" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net991" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net990" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net989" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net988" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net987" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net986" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net985" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net984" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net983" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net982" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net981" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net980" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net979" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net978" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net977" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net976" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net975" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net974" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net973" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net972" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net971" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net970" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net969" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net968" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net967" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net966" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net965" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net964" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net963" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net962" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net961" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net960" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net959" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net958" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net957" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net956" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net955" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net954" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net953" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net952" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net951" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net950" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net949" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net948" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net947" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net946" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net945" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net944" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net943" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net942" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net941" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net940" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net939" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net938" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net937" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net936" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net935" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net934" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net933" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net932" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net931" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net930" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net929" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net928" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net927" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net926" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net925" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net924" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net923" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net922" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net921" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net920" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net919" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net918" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net917" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net916" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net915" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net914" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net913" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net912" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net911" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net910" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net909" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net908" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net907" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net906" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net905" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net904" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net903" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net902" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net901" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net900" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net899" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net898" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net897" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net896" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net895" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net894" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net893" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net892" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net891" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net890" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net889" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net888" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net887" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net886" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net885" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net884" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net883" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net882" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net881" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net880" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net879" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net878" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net877" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net876" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net875" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net874" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net873" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net872" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net871" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net870" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net869" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net868" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net867" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net866" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net865" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net864" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net863" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net862" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net861" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net860" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net859" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net858" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net857" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net856" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net855" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net854" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net853" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net852" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net851" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net850" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net849" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net848" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net847" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net846" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net845" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net844" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net843" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net842" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net841" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net840" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net839" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net838" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net837" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net836" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net835" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net834" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net833" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net832" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net831" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net830" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net829" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net828" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net827" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net826" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net825" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net824" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net823" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net822" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net821" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net820" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net819" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net818" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net817" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net816" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net815" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net814" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net813" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net812" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net811" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net810" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net809" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net808" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net807" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net806" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net805" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net804" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net803" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net802" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net801" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net800" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net799" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net798" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net797" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net796" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net795" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net794" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net793" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net792" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net791" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net790" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net789" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net788" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net787" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net786" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net785" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net784" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net783" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net782" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net781" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net780" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net779" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net778" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net777" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net776" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net775" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net774" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net773" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net772" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net771" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net770" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net769" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net768" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net767" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net766" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net765" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net764" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net763" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net762" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net761" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net760" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net759" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net758" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net757" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net756" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net755" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net754" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net753" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net752" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net751" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net750" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net749" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net748" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net747" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net746" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net745" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net744" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net743" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net742" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net741" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net740" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net739" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net738" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net737" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net736" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net735" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net734" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net733" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net732" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net731" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net730" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net729" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net728" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net727" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net726" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net725" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net724" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net723" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net722" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net721" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net720" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net719" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net718" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net717" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net716" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net715" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net714" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net713" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net712" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net711" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net710" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net709" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net708" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net707" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net706" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net705" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net704" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net703" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net702" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net701" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net700" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net699" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net698" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net697" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net696" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net695" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net694" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net693" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net692" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net691" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net690" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net689" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net688" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net687" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net686" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net685" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net684" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net683" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net682" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net681" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net680" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net679" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net678" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net677" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net676" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net675" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net674" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net673" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net672" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net671" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net670" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net669" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net668" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net667" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net666" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net665" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net664" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net663" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net662" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net661" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net660" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net659" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net658" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net657" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net656" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net655" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net654" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net653" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net652" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net651" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net650" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net649" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net648" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net647" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net646" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net645" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net644" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net643" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net642" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net641" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net640" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net639" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net638" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net637" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net636" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net635" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net634" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net633" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net632" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net631" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net630" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net629" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net628" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net627" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net626" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net625" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net624" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net623" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net622" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net621" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net620" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net619" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net618" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net617" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net616" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net615" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net614" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net613" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net612" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net611" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net610" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net609" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net608" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net607" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net606" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net605" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net604" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net603" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net602" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net601" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net600" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net599" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net598" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net597" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net596" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net595" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net594" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net593" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net592" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net591" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net590" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net589" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net588" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net587" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net586" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net585" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net584" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net583" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net582" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net581" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net580" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net579" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net578" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net577" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net576" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net575" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net574" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net573" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net572" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net571" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net570" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net569" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net568" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net567" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net566" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net565" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net564" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net563" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net562" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net561" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net560" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net559" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net558" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net557" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net556" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net555" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net554" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net553" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net552" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net551" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net550" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net549" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net548" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net547" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net546" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net545" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net544" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net543" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net542" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net541" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net540" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net539" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net538" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net537" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net536" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net535" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net534" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net533" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net532" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net531" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net530" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net529" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net528" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net527" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net526" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net525" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net524" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net523" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net522" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net521" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net520" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net519" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net518" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net517" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net516" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net515" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net514" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net513" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net512" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net511" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net510" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net509" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net508" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net507" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net506" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net505" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net504" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net503" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net502" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net501" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net500" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net499" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net498" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net497" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net496" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net495" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net494" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net493" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net492" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net491" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net490" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net489" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net488" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net487" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net486" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net485" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0846_" has 64 sinks.
[WARNING CTS-0041] Net "net484" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net483" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net482" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net481" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net480" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net479" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net478" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net477" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net476" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net475" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net474" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net473" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net472" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net471" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net470" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net469" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net468" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net467" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net466" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net465" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net464" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net463" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net462" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net461" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net460" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net459" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net458" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net457" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net456" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net455" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net454" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net453" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net452" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net451" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net450" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net449" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net448" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net447" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net446" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] Net "net445" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o" has 16 sinks.
[WARNING CTS-0041] message limit reached, this message will no longer print
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o" has 16 sinks.
[INFO CTS-0010]  Clock net "lut/_023_" has 16 sinks.
[INFO CTS-0008] TritonCTS found 530 clock nets.
[INFO CTS-0097] Characterization used 4 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 120.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168965, 161175), (691715, 578025)].
[INFO CTS-0024]  Normalized sink region: [(12.0689, 11.5125), (49.4082, 41.2875)].
[INFO CTS-0025]     Width:  37.3393.
[INFO CTS-0026]     Height: 29.7750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 60
    Sub-region size: 18.6696 X 29.7750
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 9382 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 2
    Key: 30 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 120 sinks, 26 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 30
    Sub-region size: 18.6696 X 14.8875
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 9460 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 8 delay: 2
 Out of 72 sinks, 16 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 9.3348 X 14.8875
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 104 inSlew: 3 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 13
      location: 1 buffer: BUF_X4
 Out of 29 sinks, 4 sinks closer to other cluster.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.3348 X 7.4437
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 348 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 8 sinks, 2 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 120.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(569220, 285600), (593270, 332850)].
[INFO CTS-0024]  Normalized sink region: [(40.6586, 20.4), (42.3764, 23.775)].
[INFO CTS-0025]     Width:  1.7179.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.7179 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.8589 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 30 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8589 X 0.8438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594840, 295575), (639680, 317975)].
[INFO CTS-0024]  Normalized sink region: [(42.4886, 21.1125), (45.6914, 22.7125)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(532140, 301175), (573560, 312375)].
[INFO CTS-0024]  Normalized sink region: [(38.01, 21.5125), (40.9686, 22.3125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594460, 289975), (647660, 314825)].
[INFO CTS-0024]  Normalized sink region: [(42.4614, 20.7125), (46.2614, 22.4875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(587240, 317975), (652600, 362775)].
[INFO CTS-0024]  Normalized sink region: [(41.9457, 22.7125), (46.6143, 25.9125)].
[INFO CTS-0025]     Width:  4.6686.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3343 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(581260, 323575), (625720, 368375)].
[INFO CTS-0024]  Normalized sink region: [(41.5186, 23.1125), (44.6943, 26.3125)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(583920, 320425), (624200, 365225)].
[INFO CTS-0024]  Normalized sink region: [(41.7086, 22.8875), (44.5857, 26.0875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(594080, 329175), (637500, 370825)].
[INFO CTS-0024]  Normalized sink region: [(42.4343, 23.5125), (45.5357, 26.4875)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5507 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590660, 323575), (630560, 370825)].
[INFO CTS-0024]  Normalized sink region: [(42.19, 23.1125), (45.04, 26.4875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597500, 256375), (643100, 281225)].
[INFO CTS-0024]  Normalized sink region: [(42.6786, 18.3125), (45.9357, 20.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595600, 256375), (639300, 286825)].
[INFO CTS-0024]  Normalized sink region: [(42.5429, 18.3125), (45.6643, 20.4875)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(595320, 253225), (633980, 284375)].
[INFO CTS-0024]  Normalized sink region: [(42.5229, 18.0875), (45.2843, 20.3125)].
[INFO CTS-0025]     Width:  2.7614.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3807 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591800, 253225), (632180, 284375)].
[INFO CTS-0024]  Normalized sink region: [(42.2714, 18.0875), (45.1557, 20.3125)].
[INFO CTS-0025]     Width:  2.8843.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4421 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(535180, 242025), (583060, 298025)].
[INFO CTS-0024]  Normalized sink region: [(38.2271, 17.2875), (41.6471, 21.2875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4200 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531480, 236425), (580020, 292425)].
[INFO CTS-0024]  Normalized sink region: [(37.9629, 16.8875), (41.43, 20.8875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4671 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531480, 236425), (582020, 295575)].
[INFO CTS-0024]  Normalized sink region: [(37.9629, 16.8875), (41.5729, 21.1125)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523780, 253225), (583060, 298025)].
[INFO CTS-0024]  Normalized sink region: [(37.4129, 18.0875), (41.6471, 21.2875)].
[INFO CTS-0025]     Width:  4.2343.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(524260, 250775), (584580, 292425)].
[INFO CTS-0024]  Normalized sink region: [(37.4471, 17.9125), (41.7557, 20.8875)].
[INFO CTS-0025]     Width:  4.3086.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1543 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523020, 261975), (581160, 281225)].
[INFO CTS-0024]  Normalized sink region: [(37.3586, 18.7125), (41.5114, 20.0875)].
[INFO CTS-0025]     Width:  4.1529.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0764 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(526540, 261975), (577360, 281225)].
[INFO CTS-0024]  Normalized sink region: [(37.61, 18.7125), (41.24, 20.0875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(587620, 320425), (646520, 362775)].
[INFO CTS-0024]  Normalized sink region: [(41.9729, 22.8875), (46.18, 25.9125)].
[INFO CTS-0025]     Width:  4.2071.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1036 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(583920, 323575), (643580, 359625)].
[INFO CTS-0024]  Normalized sink region: [(41.7086, 23.1125), (45.97, 25.6875)].
[INFO CTS-0025]     Width:  4.2614.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1307 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(590280, 314825), (656400, 359625)].
[INFO CTS-0024]  Normalized sink region: [(42.1629, 22.4875), (46.8857, 25.6875)].
[INFO CTS-0025]     Width:  4.7229.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(591420, 289975), (637400, 317975)].
[INFO CTS-0024]  Normalized sink region: [(42.2443, 20.7125), (45.5286, 22.7125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(597980, 286825), (652980, 314825)].
[INFO CTS-0024]  Normalized sink region: [(42.7129, 20.4875), (46.6414, 22.4875)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(532520, 320425), (569000, 359625)].
[INFO CTS-0024]  Normalized sink region: [(38.0371, 22.8875), (40.6429, 25.6875)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537840, 320425), (572800, 359625)].
[INFO CTS-0024]  Normalized sink region: [(38.4171, 22.8875), (40.9143, 25.6875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 323575), (572800, 359625)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 23.1125), (40.9143, 25.6875)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(520460, 317975), (573660, 368375)].
[INFO CTS-0024]  Normalized sink region: [(37.1757, 22.7125), (40.9757, 26.3125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(521120, 317975), (572140, 365225)].
[INFO CTS-0024]  Normalized sink region: [(37.2229, 22.7125), (40.8671, 26.0875)].
[INFO CTS-0025]     Width:  3.6443.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8221 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527580, 326025), (578500, 376425)].
[INFO CTS-0024]  Normalized sink region: [(37.6843, 23.2875), (41.3214, 26.8875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(523780, 326025), (572800, 373975)].
[INFO CTS-0024]  Normalized sink region: [(37.4129, 23.2875), (40.9143, 26.7125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 245175), (586200, 295575)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 17.5125), (41.8714, 21.1125)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2100 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(449140, 280000), (469770, 347200)].
[INFO CTS-0024]  Normalized sink region: [(32.0814, 20), (33.555, 24.8)].
[INFO CTS-0025]     Width:  1.4736.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.4736 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.7368 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 4 sinks closer to other cluster.
 Out of 26 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7368 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 22 sinks, 2 sinks closer to other cluster.
 Out of 11 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(494140, 239575), (515040, 289975)].
[INFO CTS-0024]  Normalized sink region: [(35.2957, 17.1125), (36.7886, 20.7125)].
[INFO CTS-0025]     Width:  1.4929.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 295575), (510100, 314825)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 21.1125), (36.4357, 22.4875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(493380, 230825), (516560, 286825)].
[INFO CTS-0024]  Normalized sink region: [(35.2414, 16.4875), (36.8971, 20.4875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468680, 314825), (511240, 348425)].
[INFO CTS-0024]  Normalized sink region: [(33.4771, 22.4875), (36.5171, 24.8875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(463740, 348425), (501080, 376425)].
[INFO CTS-0024]  Normalized sink region: [(33.1243, 24.8875), (35.7914, 26.8875)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3336 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459940, 348425), (496420, 379575)].
[INFO CTS-0024]  Normalized sink region: [(32.8529, 24.8875), (35.4586, 27.1125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(463740, 348425), (517700, 382025)].
[INFO CTS-0024]  Normalized sink region: [(33.1243, 24.8875), (36.9786, 27.2875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461460, 351575), (511620, 382025)].
[INFO CTS-0024]  Normalized sink region: [(32.9614, 25.1125), (36.5443, 27.2875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465640, 233975), (490340, 281225)].
[INFO CTS-0024]  Normalized sink region: [(33.26, 16.7125), (35.0243, 20.0875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465260, 233975), (490340, 292425)].
[INFO CTS-0024]  Normalized sink region: [(33.2329, 16.7125), (35.0243, 20.8875)].
[INFO CTS-0025]     Width:  1.7914.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465640, 225225), (485400, 286825)].
[INFO CTS-0024]  Normalized sink region: [(33.26, 16.0875), (34.6714, 20.4875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462600, 228375), (485020, 292425)].
[INFO CTS-0024]  Normalized sink region: [(33.0429, 16.3125), (34.6443, 20.8875)].
[INFO CTS-0025]     Width:  1.6014.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405600, 233975), (449680, 286825)].
[INFO CTS-0024]  Normalized sink region: [(28.9714, 16.7125), (32.12, 20.4875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417000, 222775), (458800, 281225)].
[INFO CTS-0024]  Normalized sink region: [(29.7857, 15.9125), (32.7714, 20.0875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9857 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(418900, 222775), (455000, 275625)].
[INFO CTS-0024]  Normalized sink region: [(29.9214, 15.9125), (32.5, 19.6875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410540, 250775), (463740, 301175)].
[INFO CTS-0024]  Normalized sink region: [(29.3243, 17.9125), (33.1243, 21.5125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415480, 245175), (464880, 301175)].
[INFO CTS-0024]  Normalized sink region: [(29.6771, 17.5125), (33.2057, 21.5125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423840, 256375), (458800, 292425)].
[INFO CTS-0024]  Normalized sink region: [(30.2743, 18.3125), (32.7714, 20.8875)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427640, 256375), (453860, 295575)].
[INFO CTS-0024]  Normalized sink region: [(30.5457, 18.3125), (32.4186, 21.1125)].
[INFO CTS-0025]     Width:  1.8729.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464600, 317975), (504400, 342825)].
[INFO CTS-0024]  Normalized sink region: [(33.1857, 22.7125), (36.0286, 24.4875)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4214 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(461080, 314825), (500320, 342825)].
[INFO CTS-0024]  Normalized sink region: [(32.9343, 22.4875), (35.7371, 24.4875)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4014 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(465640, 314825), (516560, 348425)].
[INFO CTS-0024]  Normalized sink region: [(33.26, 22.4875), (36.8971, 24.8875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(490440, 239575), (508680, 295575)].
[INFO CTS-0024]  Normalized sink region: [(35.0314, 17.1125), (36.3343, 21.1125)].
[INFO CTS-0025]     Width:  1.3029.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(495660, 230825), (521120, 284375)].
[INFO CTS-0024]  Normalized sink region: [(35.4043, 16.4875), (37.2229, 20.3125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411400, 309225), (451200, 351575)].
[INFO CTS-0024]  Normalized sink region: [(29.3857, 22.0875), (32.2286, 25.1125)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8429 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415480, 303625), (452340, 345975)].
[INFO CTS-0024]  Normalized sink region: [(29.6771, 21.6875), (32.31, 24.7125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(421560, 303625), (449680, 348425)].
[INFO CTS-0024]  Normalized sink region: [(30.1114, 21.6875), (32.12, 24.8875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415480, 334775), (453100, 376425)].
[INFO CTS-0024]  Normalized sink region: [(29.6771, 23.9125), (32.3643, 26.8875)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6871 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(412920, 337225), (456140, 373975)].
[INFO CTS-0024]  Normalized sink region: [(29.4943, 24.0875), (32.5814, 26.7125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5436 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411400, 331625), (453100, 382025)].
[INFO CTS-0024]  Normalized sink region: [(29.3857, 23.6875), (32.3643, 27.2875)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9786 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406840, 329175), (452060, 382025)].
[INFO CTS-0024]  Normalized sink region: [(29.06, 23.5125), (32.29, 27.2875)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409120, 233975), (454240, 286825)].
[INFO CTS-0024]  Normalized sink region: [(29.2229, 16.7125), (32.4457, 20.4875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2229 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350340, 212800), (382750, 263200)].
[INFO CTS-0024]  Normalized sink region: [(25.0243, 15.2), (27.3393, 18.8)].
[INFO CTS-0025]     Width:  2.3150.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.3150 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.1575 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 32 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1575 X 0.9000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(338720, 155575), (379760, 197225)].
[INFO CTS-0024]  Normalized sink region: [(24.1943, 11.1125), (27.1257, 14.0875)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9314 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(321240, 230825), (360860, 247625)].
[INFO CTS-0024]  Normalized sink region: [(22.9457, 16.4875), (25.7757, 17.6875)].
[INFO CTS-0025]     Width:  2.8300.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4150 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(344420, 146825), (369880, 191625)].
[INFO CTS-0024]  Normalized sink region: [(24.6014, 10.4875), (26.42, 13.6875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376060, 194775), (404940, 239575)].
[INFO CTS-0024]  Normalized sink region: [(26.8614, 13.9125), (28.9243, 17.1125)].
[INFO CTS-0025]     Width:  2.0629.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0629 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381660, 169225), (417380, 247625)].
[INFO CTS-0024]  Normalized sink region: [(27.2614, 12.0875), (29.8129, 17.6875)].
[INFO CTS-0025]     Width:  2.5514.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5514 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384320, 169225), (417380, 247625)].
[INFO CTS-0024]  Normalized sink region: [(27.4514, 12.0875), (29.8129, 17.6875)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(383940, 158025), (415860, 239575)].
[INFO CTS-0024]  Normalized sink region: [(27.4243, 11.2875), (29.7043, 17.1125)].
[INFO CTS-0025]     Width:  2.2800.
[INFO CTS-0026]     Height: 5.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 2.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(384320, 161175), (414820, 245175)].
[INFO CTS-0024]  Normalized sink region: [(27.4514, 11.5125), (29.63, 17.5125)].
[INFO CTS-0025]     Width:  2.1786.
[INFO CTS-0026]     Height: 6.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1786 X 3.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(319720, 141225), (364560, 200375)].
[INFO CTS-0024]  Normalized sink region: [(22.8371, 10.0875), (26.04, 14.3125)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(317440, 144375), (359240, 202825)].
[INFO CTS-0024]  Normalized sink region: [(22.6743, 10.3125), (25.66, 14.4875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9857 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(311740, 152425), (355160, 200375)].
[INFO CTS-0024]  Normalized sink region: [(22.2671, 10.8875), (25.3686, 14.3125)].
[INFO CTS-0025]     Width:  3.1014.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1014 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(309460, 155575), (356300, 202825)].
[INFO CTS-0024]  Normalized sink region: [(22.1043, 11.1125), (25.45, 14.4875)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3457 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295880, 180425), (347840, 225225)].
[INFO CTS-0024]  Normalized sink region: [(21.1343, 12.8875), (24.8457, 16.0875)].
[INFO CTS-0025]     Width:  3.7114.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8557 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301100, 177975), (353920, 219625)].
[INFO CTS-0024]  Normalized sink region: [(21.5071, 12.7125), (25.28, 15.6875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(301860, 177975), (351640, 217175)].
[INFO CTS-0024]  Normalized sink region: [(21.5614, 12.7125), (25.1171, 15.5125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(297400, 228375), (353920, 258825)].
[INFO CTS-0024]  Normalized sink region: [(21.2429, 16.3125), (25.28, 18.4875)].
[INFO CTS-0025]     Width:  4.0371.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0186 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299680, 230825), (356960, 258825)].
[INFO CTS-0024]  Normalized sink region: [(21.4057, 16.4875), (25.4971, 18.4875)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306420, 230825), (347840, 267575)].
[INFO CTS-0024]  Normalized sink region: [(21.8871, 16.4875), (24.8457, 19.1125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(306420, 236425), (353540, 267575)].
[INFO CTS-0024]  Normalized sink region: [(21.8871, 16.8875), (25.2529, 19.1125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(373680, 180425), (402660, 242025)].
[INFO CTS-0024]  Normalized sink region: [(26.6914, 12.8875), (28.7614, 17.2875)].
[INFO CTS-0025]     Width:  2.0700.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0700 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(369880, 186025), (404560, 245175)].
[INFO CTS-0024]  Normalized sink region: [(26.42, 13.2875), (28.8971, 17.5125)].
[INFO CTS-0025]     Width:  2.4771.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4771 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376440, 197225), (407500, 239575)].
[INFO CTS-0024]  Normalized sink region: [(26.8886, 14.0875), (29.1071, 17.1125)].
[INFO CTS-0025]     Width:  2.2186.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2186 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(335680, 161175), (377860, 194775)].
[INFO CTS-0024]  Normalized sink region: [(23.9771, 11.5125), (26.99, 13.9125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345560, 146825), (375960, 194775)].
[INFO CTS-0024]  Normalized sink region: [(24.6829, 10.4875), (26.8543, 13.9125)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(314500, 261975), (376340, 292425)].
[INFO CTS-0024]  Normalized sink region: [(22.4643, 18.7125), (26.8814, 20.8875)].
[INFO CTS-0025]     Width:  4.4171.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2086 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318960, 264425), (373780, 295575)].
[INFO CTS-0024]  Normalized sink region: [(22.7829, 18.8875), (26.6986, 21.1125)].
[INFO CTS-0025]     Width:  3.9157.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9579 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(323520, 264425), (374820, 298025)].
[INFO CTS-0024]  Normalized sink region: [(23.1086, 18.8875), (26.7729, 21.2875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(355060, 256375), (398000, 286825)].
[INFO CTS-0024]  Normalized sink region: [(25.3614, 18.3125), (28.4286, 20.4875)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5336 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(354680, 256375), (396860, 289975)].
[INFO CTS-0024]  Normalized sink region: [(25.3343, 18.3125), (28.3471, 20.7125)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349740, 258825), (398380, 298025)].
[INFO CTS-0024]  Normalized sink region: [(24.9814, 18.4875), (28.4557, 21.2875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(347460, 256375), (401520, 295575)].
[INFO CTS-0024]  Normalized sink region: [(24.8186, 18.3125), (28.68, 21.1125)].
[INFO CTS-0025]     Width:  3.8614.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9307 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296160, 189175), (343760, 225225)].
[INFO CTS-0024]  Normalized sink region: [(21.1543, 13.5125), (24.5543, 16.0875)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7000 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(217830, 212800), (239110, 276850)].
[INFO CTS-0024]  Normalized sink region: [(15.5593, 15.2), (17.0793, 19.775)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.5200 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.7600 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 36 sinks, 1 sinks closer to other cluster.
 Out of 28 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.7600 X 1.1438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(192420, 177975), (232700, 211575)].
[INFO CTS-0024]  Normalized sink region: [(13.7443, 12.7125), (16.6214, 15.1125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(237640, 225225), (276500, 256375)].
[INFO CTS-0024]  Normalized sink region: [(16.9743, 16.0875), (19.75, 18.3125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3879 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183300, 166775), (232320, 217175)].
[INFO CTS-0024]  Normalized sink region: [(13.0929, 11.9125), (16.5943, 15.5125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5014 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183020, 233975), (219400, 264425)].
[INFO CTS-0024]  Normalized sink region: [(13.0729, 16.7125), (15.6714, 18.8875)].
[INFO CTS-0025]     Width:  2.5986.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2993 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174660, 273175), (221680, 298025)].
[INFO CTS-0024]  Normalized sink region: [(12.4757, 19.5125), (15.8343, 21.2875)].
[INFO CTS-0025]     Width:  3.3586.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6793 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(173520, 267575), (224340, 298025)].
[INFO CTS-0024]  Normalized sink region: [(12.3943, 19.1125), (16.0243, 21.2875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187860, 270025), (225960, 295575)].
[INFO CTS-0024]  Normalized sink region: [(13.4186, 19.2875), (16.14, 21.1125)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3607 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182540, 267575), (225200, 298025)].
[INFO CTS-0024]  Normalized sink region: [(13.0386, 19.1125), (16.0857, 21.2875)].
[INFO CTS-0025]     Width:  3.0471.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5236 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176080, 191625), (223200, 228375)].
[INFO CTS-0024]  Normalized sink region: [(12.5771, 13.6875), (15.9429, 16.3125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171620, 194775), (218260, 228375)].
[INFO CTS-0024]  Normalized sink region: [(12.2586, 13.9125), (15.59, 16.3125)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6657 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166680, 189175), (222060, 225225)].
[INFO CTS-0024]  Normalized sink region: [(11.9057, 13.5125), (15.8614, 16.0875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(164400, 189175), (221780, 228375)].
[INFO CTS-0024]  Normalized sink region: [(11.7429, 13.5125), (15.8414, 16.3125)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236120, 174825), (283240, 211575)].
[INFO CTS-0024]  Normalized sink region: [(16.8657, 12.4875), (20.2314, 15.1125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240020, 169225), (278780, 219625)].
[INFO CTS-0024]  Normalized sink region: [(17.1443, 12.0875), (19.9129, 15.6875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7686 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(237640, 166775), (273460, 219625)].
[INFO CTS-0024]  Normalized sink region: [(16.9743, 11.9125), (19.5329, 15.6875)].
[INFO CTS-0025]     Width:  2.5586.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5586 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241920, 200375), (285140, 250775)].
[INFO CTS-0024]  Normalized sink region: [(17.28, 14.3125), (20.3671, 17.9125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0871 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240400, 194775), (290460, 253225)].
[INFO CTS-0024]  Normalized sink region: [(17.1714, 13.9125), (20.7471, 18.0875)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5757 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239920, 197225), (289700, 242025)].
[INFO CTS-0024]  Normalized sink region: [(17.1371, 14.0875), (20.6929, 17.2875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241540, 200375), (292360, 239575)].
[INFO CTS-0024]  Normalized sink region: [(17.2529, 14.3125), (20.8829, 17.1125)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170860, 230825), (220160, 261975)].
[INFO CTS-0024]  Normalized sink region: [(12.2043, 16.4875), (15.7257, 18.7125)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(168960, 236425), (217500, 264425)].
[INFO CTS-0024]  Normalized sink region: [(12.0686, 16.8875), (15.5357, 18.8875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(178360, 236425), (221680, 261975)].
[INFO CTS-0024]  Normalized sink region: [(12.74, 16.8875), (15.8343, 18.7125)].
[INFO CTS-0025]     Width:  3.0943.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187100, 180425), (225480, 217175)].
[INFO CTS-0024]  Normalized sink region: [(13.3643, 12.8875), (16.1057, 15.5125)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(182160, 169225), (230800, 211575)].
[INFO CTS-0024]  Normalized sink region: [(13.0114, 12.0875), (16.4857, 15.1125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233080, 258825), (301100, 292425)].
[INFO CTS-0024]  Normalized sink region: [(16.6486, 18.4875), (21.5071, 20.8875)].
[INFO CTS-0025]     Width:  4.8586.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4293 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240680, 261975), (302620, 292425)].
[INFO CTS-0024]  Normalized sink region: [(17.1914, 18.7125), (21.6157, 20.8875)].
[INFO CTS-0025]     Width:  4.4243.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2121 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239540, 264425), (309460, 289975)].
[INFO CTS-0024]  Normalized sink region: [(17.11, 18.8875), (22.1043, 20.7125)].
[INFO CTS-0025]     Width:  4.9943.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(234700, 267575), (280960, 301175)].
[INFO CTS-0024]  Normalized sink region: [(16.7643, 19.1125), (20.0686, 21.5125)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233560, 270025), (276120, 301175)].
[INFO CTS-0024]  Normalized sink region: [(16.6829, 19.2875), (19.7229, 21.5125)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236120, 264425), (284000, 306775)].
[INFO CTS-0024]  Normalized sink region: [(16.8657, 18.8875), (20.2857, 21.9125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(241160, 267575), (281820, 309225)].
[INFO CTS-0024]  Normalized sink region: [(17.2257, 19.1125), (20.13, 22.0875)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239160, 177975), (289700, 214025)].
[INFO CTS-0024]  Normalized sink region: [(17.0829, 12.7125), (20.6929, 15.2875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(240900, 84000), (297630, 103250)].
[INFO CTS-0024]  Normalized sink region: [(17.2071, 6), (21.2593, 7.375)].
[INFO CTS-0025]     Width:  4.0521.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.0261 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.0261 X 0.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0130 X 0.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 13 sinks, 2 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296540, 26775), (318580, 82775)].
[INFO CTS-0024]  Normalized sink region: [(21.1814, 1.9125), (22.7557, 5.9125)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(257400, 102025), (271080, 149975)].
[INFO CTS-0024]  Normalized sink region: [(18.3857, 7.2875), (19.3629, 10.7125)].
[INFO CTS-0025]     Width:  0.9771.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9771 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300340, 37975), (327320, 79625)].
[INFO CTS-0024]  Normalized sink region: [(21.4529, 2.7125), (23.38, 5.6875)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(223300, 23625), (258160, 79625)].
[INFO CTS-0024]  Normalized sink region: [(15.95, 1.6875), (18.44, 5.6875)].
[INFO CTS-0025]     Width:  2.4900.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4900 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(210000, 34825), (255220, 88375)].
[INFO CTS-0024]  Normalized sink region: [(15, 2.4875), (18.23, 6.3125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(208480, 37975), (254080, 85225)].
[INFO CTS-0024]  Normalized sink region: [(14.8914, 2.7125), (18.1486, 6.0875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(217120, 40425), (262340, 88375)].
[INFO CTS-0024]  Normalized sink region: [(15.5086, 2.8875), (18.7386, 6.3125)].
[INFO CTS-0025]     Width:  3.2300.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2300 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(214180, 43575), (259680, 85225)].
[INFO CTS-0024]  Normalized sink region: [(15.2986, 3.1125), (18.5486, 6.0875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276020, 34825), (295780, 82775)].
[INFO CTS-0024]  Normalized sink region: [(19.7157, 2.4875), (21.1271, 5.9125)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272700, 34825), (292460, 79625)].
[INFO CTS-0024]  Normalized sink region: [(19.4786, 2.4875), (20.89, 5.6875)].
[INFO CTS-0025]     Width:  1.4114.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269180, 23625), (295020, 82775)].
[INFO CTS-0024]  Normalized sink region: [(19.2271, 1.6875), (21.0729, 5.9125)].
[INFO CTS-0025]     Width:  1.8457.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(267280, 23625), (290940, 79625)].
[INFO CTS-0024]  Normalized sink region: [(19.0914, 1.6875), (20.7814, 5.6875)].
[INFO CTS-0025]     Width:  1.6900.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6900 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274500, 93975), (321340, 135625)].
[INFO CTS-0024]  Normalized sink region: [(19.6071, 6.7125), (22.9529, 9.6875)].
[INFO CTS-0025]     Width:  3.3457.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6729 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282480, 99575), (330360, 144375)].
[INFO CTS-0024]  Normalized sink region: [(20.1771, 7.1125), (23.5971, 10.3125)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279160, 102025), (328460, 141225)].
[INFO CTS-0024]  Normalized sink region: [(19.94, 7.2875), (23.4614, 10.0875)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272320, 102025), (309940, 161175)].
[INFO CTS-0024]  Normalized sink region: [(19.4514, 7.2875), (22.1386, 11.5125)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6871 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(277920, 99575), (312880, 161175)].
[INFO CTS-0024]  Normalized sink region: [(19.8514, 7.1125), (22.3486, 11.5125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283720, 93975), (312120, 169225)].
[INFO CTS-0024]  Normalized sink region: [(20.2657, 6.7125), (22.2943, 12.0875)].
[INFO CTS-0025]     Width:  2.0286.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0286 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284760, 96425), (309460, 169225)].
[INFO CTS-0024]  Normalized sink region: [(20.34, 6.8875), (22.1043, 12.0875)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221680, 26775), (264620, 88375)].
[INFO CTS-0024]  Normalized sink region: [(15.8343, 1.9125), (18.9014, 6.3125)].
[INFO CTS-0025]     Width:  3.0671.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0671 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(219880, 21175), (255500, 82775)].
[INFO CTS-0024]  Normalized sink region: [(15.7057, 1.5125), (18.25, 5.9125)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225480, 21175), (260820, 79625)].
[INFO CTS-0024]  Normalized sink region: [(16.1057, 1.5125), (18.63, 5.6875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5243 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(296920, 26775), (314780, 82775)].
[INFO CTS-0024]  Normalized sink region: [(21.2086, 1.9125), (22.4843, 5.9125)].
[INFO CTS-0025]     Width:  1.2757.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.2757 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(300720, 37975), (326180, 82775)].
[INFO CTS-0024]  Normalized sink region: [(21.48, 2.7125), (23.2986, 5.9125)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218740, 102025), (253700, 144375)].
[INFO CTS-0024]  Normalized sink region: [(15.6243, 7.2875), (18.1214, 10.3125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221020, 93975), (250660, 141225)].
[INFO CTS-0024]  Normalized sink region: [(15.7871, 6.7125), (17.9043, 10.0875)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1171 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(221400, 99575), (248280, 141225)].
[INFO CTS-0024]  Normalized sink region: [(15.8143, 7.1125), (17.7343, 10.0875)].
[INFO CTS-0025]     Width:  1.9200.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9200 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206580, 96425), (251420, 158025)].
[INFO CTS-0024]  Normalized sink region: [(14.7557, 6.8875), (17.9586, 11.2875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(206860, 96425), (250660, 161175)].
[INFO CTS-0024]  Normalized sink region: [(14.7757, 6.8875), (17.9043, 11.5125)].
[INFO CTS-0025]     Width:  3.1286.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1286 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(215320, 93975), (261960, 163625)].
[INFO CTS-0024]  Normalized sink region: [(15.38, 6.7125), (18.7114, 11.6875)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 4.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3314 X 2.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(213040, 96425), (256640, 163625)].
[INFO CTS-0024]  Normalized sink region: [(15.2171, 6.8875), (18.3314, 11.6875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276780, 93975), (325420, 133175)].
[INFO CTS-0024]  Normalized sink region: [(19.77, 6.7125), (23.2443, 9.5125)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(138300, 80850), (163870, 156800)].
[INFO CTS-0024]  Normalized sink region: [(9.87857, 5.775), (11.705, 11.2)].
[INFO CTS-0025]     Width:  1.8264.
[INFO CTS-0026]     Height: 5.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8264 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9132 X 2.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 28 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9132 X 1.3563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(99320, 49175), (148720, 82775)].
[INFO CTS-0024]  Normalized sink region: [(7.09429, 3.5125), (10.6229, 5.9125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(158600, 116375), (193940, 141225)].
[INFO CTS-0024]  Normalized sink region: [(11.3286, 8.3125), (13.8529, 10.0875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(93240, 46025), (154420, 79625)].
[INFO CTS-0024]  Normalized sink region: [(6.66, 3.2875), (11.03, 5.6875)].
[INFO CTS-0025]     Width:  4.3700.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1850 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82600, 121975), (136180, 144375)].
[INFO CTS-0024]  Normalized sink region: [(5.9, 8.7125), (9.72714, 10.3125)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9136 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89540, 155575), (138080, 177975)].
[INFO CTS-0024]  Normalized sink region: [(6.39571, 11.1125), (9.86286, 12.7125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85740, 152425), (134280, 174825)].
[INFO CTS-0024]  Normalized sink region: [(6.12429, 10.8875), (9.59143, 12.4875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(94000, 152425), (139980, 180425)].
[INFO CTS-0024]  Normalized sink region: [(6.71429, 10.8875), (9.99857, 12.8875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(94760, 149975), (141220, 180425)].
[INFO CTS-0024]  Normalized sink region: [(6.76857, 10.7125), (10.0871, 12.8875)].
[INFO CTS-0025]     Width:  3.3186.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6593 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89060, 57225), (139980, 102025)].
[INFO CTS-0024]  Normalized sink region: [(6.36143, 4.0875), (9.99857, 7.2875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85740, 57225), (140740, 99575)].
[INFO CTS-0024]  Normalized sink region: [(6.12429, 4.0875), (10.0529, 7.1125)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9643 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(86400, 65975), (142640, 96425)].
[INFO CTS-0024]  Normalized sink region: [(6.17143, 4.7125), (10.1886, 6.8875)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(82600, 65975), (143780, 90825)].
[INFO CTS-0024]  Normalized sink region: [(5.9, 4.7125), (10.27, 6.4875)].
[INFO CTS-0025]     Width:  4.3700.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1850 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(101980, 77175), (175800, 110775)].
[INFO CTS-0024]  Normalized sink region: [(7.28429, 5.5125), (12.5571, 7.9125)].
[INFO CTS-0025]     Width:  5.2729.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6364 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117560, 68425), (188620, 116375)].
[INFO CTS-0024]  Normalized sink region: [(8.39714, 4.8875), (13.4729, 8.3125)].
[INFO CTS-0025]     Width:  5.0757.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5379 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111480, 68425), (187100, 113225)].
[INFO CTS-0024]  Normalized sink region: [(7.96286, 4.8875), (13.3643, 8.0875)].
[INFO CTS-0025]     Width:  5.4014.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7007 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(157940, 51625), (195460, 105175)].
[INFO CTS-0024]  Normalized sink region: [(11.2814, 3.6875), (13.9614, 7.5125)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6800 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(160980, 51625), (201920, 107625)].
[INFO CTS-0024]  Normalized sink region: [(11.4986, 3.6875), (14.4229, 7.6875)].
[INFO CTS-0025]     Width:  2.9243.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9243 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(162120, 49175), (201640, 96425)].
[INFO CTS-0024]  Normalized sink region: [(11.58, 3.5125), (14.4029, 6.8875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(164680, 51625), (206100, 93975)].
[INFO CTS-0024]  Normalized sink region: [(11.7629, 3.6875), (14.7214, 6.7125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9586 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(92480, 113225), (136660, 146825)].
[INFO CTS-0024]  Normalized sink region: [(6.60571, 8.0875), (9.76143, 10.4875)].
[INFO CTS-0025]     Width:  3.1557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5779 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(89160, 118825), (139220, 149975)].
[INFO CTS-0024]  Normalized sink region: [(6.36857, 8.4875), (9.94429, 10.7125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7879 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(85740, 118825), (137320, 146825)].
[INFO CTS-0024]  Normalized sink region: [(6.12429, 8.4875), (9.80857, 10.4875)].
[INFO CTS-0025]     Width:  3.6843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(96280, 49175), (148720, 85225)].
[INFO CTS-0024]  Normalized sink region: [(6.87714, 3.5125), (10.6229, 6.0875)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(91820, 43575), (155180, 77175)].
[INFO CTS-0024]  Normalized sink region: [(6.55857, 3.1125), (11.0843, 5.5125)].
[INFO CTS-0025]     Width:  4.5257.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2629 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(149480, 116375), (200020, 155575)].
[INFO CTS-0024]  Normalized sink region: [(10.6771, 8.3125), (14.2871, 11.1125)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(153660, 118825), (208000, 158025)].
[INFO CTS-0024]  Normalized sink region: [(10.9757, 8.4875), (14.8571, 11.2875)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(152520, 121975), (207240, 155575)].
[INFO CTS-0024]  Normalized sink region: [(10.8943, 8.7125), (14.8029, 11.1125)].
[INFO CTS-0025]     Width:  3.9086.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9543 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(146540, 149975), (183020, 177975)].
[INFO CTS-0024]  Normalized sink region: [(10.4671, 10.7125), (13.0729, 12.7125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(147960, 146825), (179980, 174825)].
[INFO CTS-0024]  Normalized sink region: [(10.5686, 10.4875), (12.8557, 12.4875)].
[INFO CTS-0025]     Width:  2.2871.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1436 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(144920, 141225), (192900, 186025)].
[INFO CTS-0024]  Normalized sink region: [(10.3514, 10.0875), (13.7786, 13.2875)].
[INFO CTS-0025]     Width:  3.4271.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7136 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(144260, 138775), (188720, 186025)].
[INFO CTS-0024]  Normalized sink region: [(10.3043, 9.9125), (13.48, 13.2875)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1757 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103500, 77175), (178080, 116375)].
[INFO CTS-0024]  Normalized sink region: [(7.39286, 5.5125), (12.72, 8.3125)].
[INFO CTS-0025]     Width:  5.3271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6636 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(218100, 453600), (294210, 495250)].
[INFO CTS-0024]  Normalized sink region: [(15.5786, 32.4), (21.015, 35.375)].
[INFO CTS-0025]     Width:  5.4364.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 2.7182 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 2.7182 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 26 sinks, 4 sinks closer to other cluster.
 Out of 38 sinks, 7 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3591 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 4 sinks closer to other cluster.
 Out of 16 sinks, 4 sinks closer to other cluster.
 Out of 22 sinks, 7 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(280680, 421225), (348600, 457975)].
[INFO CTS-0024]  Normalized sink region: [(20.0486, 30.0875), (24.9, 32.7125)].
[INFO CTS-0025]     Width:  4.8514.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4257 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(249420, 438025), (271940, 463575)].
[INFO CTS-0024]  Normalized sink region: [(17.8157, 31.2875), (19.4243, 33.1125)].
[INFO CTS-0025]     Width:  1.6086.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6086 X 0.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288660, 421225), (356580, 457975)].
[INFO CTS-0024]  Normalized sink region: [(20.6186, 30.0875), (25.47, 32.7125)].
[INFO CTS-0025]     Width:  4.8514.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4257 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292460, 463575), (360760, 499625)].
[INFO CTS-0024]  Normalized sink region: [(20.89, 33.1125), (25.7686, 35.6875)].
[INFO CTS-0025]     Width:  4.8786.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4393 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295780, 466025), (331980, 510825)].
[INFO CTS-0024]  Normalized sink region: [(21.1271, 33.2875), (23.7129, 36.4875)].
[INFO CTS-0025]     Width:  2.5857.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5857 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292460, 463575), (331980, 510825)].
[INFO CTS-0024]  Normalized sink region: [(20.89, 33.1125), (23.7129, 36.4875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8229 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(291700, 469175), (344040, 510825)].
[INFO CTS-0024]  Normalized sink region: [(20.8357, 33.5125), (24.5743, 36.4875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292740, 466025), (341380, 510825)].
[INFO CTS-0024]  Normalized sink region: [(20.91, 33.2875), (24.3843, 36.4875)].
[INFO CTS-0025]     Width:  3.4743.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283240, 413175), (337580, 457975)].
[INFO CTS-0024]  Normalized sink region: [(20.2314, 29.5125), (24.1129, 32.7125)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(276780, 413175), (333020, 452375)].
[INFO CTS-0024]  Normalized sink region: [(19.77, 29.5125), (23.7871, 32.3125)].
[INFO CTS-0025]     Width:  4.0171.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(271180, 415625), (327320, 460425)].
[INFO CTS-0024]  Normalized sink region: [(19.37, 29.6875), (23.38, 32.8875)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(274500, 415625), (326660, 460425)].
[INFO CTS-0024]  Normalized sink region: [(19.6071, 29.6875), (23.3329, 32.8875)].
[INFO CTS-0025]     Width:  3.7257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8629 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(189000, 424375), (219880, 463575)].
[INFO CTS-0024]  Normalized sink region: [(13.5, 30.3125), (15.7057, 33.1125)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2057 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(203060, 418775), (218640, 474775)].
[INFO CTS-0024]  Normalized sink region: [(14.5043, 29.9125), (15.6171, 33.9125)].
[INFO CTS-0025]     Width:  1.1129.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1129 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(199360, 415625), (223300, 471625)].
[INFO CTS-0024]  Normalized sink region: [(14.24, 29.6875), (15.95, 33.6875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(224060, 413175), (264240, 477225)].
[INFO CTS-0024]  Normalized sink region: [(16.0043, 29.5125), (18.8743, 34.0875)].
[INFO CTS-0025]     Width:  2.8700.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8700 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(225100, 413175), (263200, 471625)].
[INFO CTS-0024]  Normalized sink region: [(16.0786, 29.5125), (18.8, 33.6875)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7214 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(233840, 426825), (259300, 471625)].
[INFO CTS-0024]  Normalized sink region: [(16.7029, 30.4875), (18.5214, 33.6875)].
[INFO CTS-0025]     Width:  1.8186.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(230800, 424375), (261580, 463575)].
[INFO CTS-0024]  Normalized sink region: [(16.4857, 30.3125), (18.6843, 33.1125)].
[INFO CTS-0025]     Width:  2.1986.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1986 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294260, 457975), (368840, 497175)].
[INFO CTS-0024]  Normalized sink region: [(21.0186, 32.7125), (26.3457, 35.5125)].
[INFO CTS-0025]     Width:  5.3271.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6636 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(292360, 463575), (367980, 497175)].
[INFO CTS-0024]  Normalized sink region: [(20.8829, 33.1125), (26.2843, 35.5125)].
[INFO CTS-0025]     Width:  5.4014.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.7007 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(297020, 466025), (364560, 502775)].
[INFO CTS-0024]  Normalized sink region: [(21.2157, 33.2875), (26.04, 35.9125)].
[INFO CTS-0025]     Width:  4.8243.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4121 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279540, 421225), (344040, 454825)].
[INFO CTS-0024]  Normalized sink region: [(19.9671, 30.0875), (24.5743, 32.4875)].
[INFO CTS-0025]     Width:  4.6071.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3036 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(290460, 426825), (360760, 452375)].
[INFO CTS-0024]  Normalized sink region: [(20.7471, 30.4875), (25.7686, 32.3125)].
[INFO CTS-0025]     Width:  5.0214.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5107 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(229000, 477225), (272980, 516425)].
[INFO CTS-0024]  Normalized sink region: [(16.3571, 34.0875), (19.4986, 36.8875)].
[INFO CTS-0025]     Width:  3.1414.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5707 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(226720, 474775), (277920, 510825)].
[INFO CTS-0024]  Normalized sink region: [(16.1943, 33.9125), (19.8514, 36.4875)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(227480, 477225), (274120, 508375)].
[INFO CTS-0024]  Normalized sink region: [(16.2486, 34.0875), (19.58, 36.3125)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6657 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(239640, 491575), (285620, 530775)].
[INFO CTS-0024]  Normalized sink region: [(17.1171, 35.1125), (20.4014, 37.9125)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(236120, 488425), (285520, 530775)].
[INFO CTS-0024]  Normalized sink region: [(16.8657, 34.8875), (20.3943, 37.9125)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(245620, 491575), (286660, 536375)].
[INFO CTS-0024]  Normalized sink region: [(17.5443, 35.1125), (20.4757, 38.3125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9314 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(243440, 485975), (284380, 538825)].
[INFO CTS-0024]  Normalized sink region: [(17.3886, 34.7125), (20.3129, 38.4875)].
[INFO CTS-0025]     Width:  2.9243.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9243 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(191000, 424375), (222440, 469175)].
[INFO CTS-0024]  Normalized sink region: [(13.6429, 30.3125), (15.8886, 33.5125)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(134120, 537600), (179830, 565600)].
[INFO CTS-0024]  Normalized sink region: [(9.58, 38.4), (12.845, 40.4)].
[INFO CTS-0025]     Width:  3.2650.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.6325 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.6325 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.8163 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 12 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103600, 575575), (156420, 603575)].
[INFO CTS-0024]  Normalized sink region: [(7.4, 41.1125), (11.1729, 43.1125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(176560, 485975), (222060, 522025)].
[INFO CTS-0024]  Normalized sink region: [(12.6114, 34.7125), (15.8614, 37.2875)].
[INFO CTS-0025]     Width:  3.2500.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6250 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111480, 572425), (157840, 603575)].
[INFO CTS-0024]  Normalized sink region: [(7.96286, 40.8875), (11.2743, 43.1125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(171520, 558775), (224720, 589225)].
[INFO CTS-0024]  Normalized sink region: [(12.2514, 39.9125), (16.0514, 42.0875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(170380, 558775), (240680, 597975)].
[INFO CTS-0024]  Normalized sink region: [(12.17, 39.9125), (17.1914, 42.7125)].
[INFO CTS-0025]     Width:  5.0214.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5107 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166200, 561225), (238400, 603575)].
[INFO CTS-0024]  Normalized sink region: [(11.8714, 40.0875), (17.0286, 43.1125)].
[INFO CTS-0025]     Width:  5.1571.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(175320, 561225), (232700, 606025)].
[INFO CTS-0024]  Normalized sink region: [(12.5229, 40.0875), (16.6214, 43.2875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177980, 558775), (230520, 603575)].
[INFO CTS-0024]  Normalized sink region: [(12.7129, 39.9125), (16.4657, 43.1125)].
[INFO CTS-0025]     Width:  3.7529.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8764 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(102080, 541975), (142360, 578025)].
[INFO CTS-0024]  Normalized sink region: [(7.29143, 38.7125), (10.1686, 41.2875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(97900, 544425), (147200, 578025)].
[INFO CTS-0024]  Normalized sink region: [(6.99286, 38.8875), (10.5143, 41.2875)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7607 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(109960, 538825), (147960, 569975)].
[INFO CTS-0024]  Normalized sink region: [(7.85429, 38.4875), (10.5686, 40.7125)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(103880, 538825), (142640, 566825)].
[INFO CTS-0024]  Normalized sink region: [(7.42, 38.4875), (10.1886, 40.4875)].
[INFO CTS-0025]     Width:  2.7686.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3843 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(105780, 488425), (133900, 533225)].
[INFO CTS-0024]  Normalized sink region: [(7.55571, 34.8875), (9.56429, 38.0875)].
[INFO CTS-0025]     Width:  2.0086.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0086 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(105120, 497175), (136560, 530775)].
[INFO CTS-0024]  Normalized sink region: [(7.50857, 35.5125), (9.75429, 37.9125)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(104360, 497175), (135800, 527625)].
[INFO CTS-0024]  Normalized sink region: [(7.45429, 35.5125), (9.7, 37.6875)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.1229 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(141500, 488425), (160500, 536375)].
[INFO CTS-0024]  Normalized sink region: [(10.1071, 34.8875), (11.4643, 38.3125)].
[INFO CTS-0025]     Width:  1.3571.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3571 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(139220, 485975), (169620, 533225)].
[INFO CTS-0024]  Normalized sink region: [(9.94429, 34.7125), (12.1157, 38.0875)].
[INFO CTS-0025]     Width:  2.1714.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(137700, 477225), (166960, 530775)].
[INFO CTS-0024]  Normalized sink region: [(9.83571, 34.0875), (11.9257, 37.9125)].
[INFO CTS-0025]     Width:  2.0900.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(142260, 477225), (173420, 527625)].
[INFO CTS-0024]  Normalized sink region: [(10.1614, 34.0875), (12.3871, 37.6875)].
[INFO CTS-0025]     Width:  2.2257.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2257 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(166680, 555625), (220160, 592375)].
[INFO CTS-0024]  Normalized sink region: [(11.9057, 39.6875), (15.7257, 42.3125)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(164300, 555625), (217980, 589225)].
[INFO CTS-0024]  Normalized sink region: [(11.7357, 39.6875), (15.57, 42.0875)].
[INFO CTS-0025]     Width:  3.8343.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9171 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174180, 561225), (224340, 589225)].
[INFO CTS-0024]  Normalized sink region: [(12.4414, 40.0875), (16.0243, 42.0875)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(100560, 572425), (154800, 600425)].
[INFO CTS-0024]  Normalized sink region: [(7.18286, 40.8875), (11.0571, 42.8875)].
[INFO CTS-0025]     Width:  3.8743.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9371 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110340, 575575), (155940, 603575)].
[INFO CTS-0024]  Normalized sink region: [(7.88143, 41.1125), (11.1386, 43.1125)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(172000, 488425), (212660, 525175)].
[INFO CTS-0024]  Normalized sink region: [(12.2857, 34.8875), (15.19, 37.5125)].
[INFO CTS-0025]     Width:  2.9043.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4521 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180260, 494025), (220540, 527625)].
[INFO CTS-0024]  Normalized sink region: [(12.8757, 35.2875), (15.7529, 37.6875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177220, 497175), (223300, 525175)].
[INFO CTS-0024]  Normalized sink region: [(12.6586, 35.5125), (15.95, 37.5125)].
[INFO CTS-0025]     Width:  3.2914.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179500, 530775), (218640, 550025)].
[INFO CTS-0024]  Normalized sink region: [(12.8214, 37.9125), (15.6171, 39.2875)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 1.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 1.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 527625), (224820, 553175)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 37.6875), (16.0586, 39.5125)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6050 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(181400, 522025), (238020, 550025)].
[INFO CTS-0024]  Normalized sink region: [(12.9571, 37.2875), (17.0014, 39.2875)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179880, 522025), (233080, 553175)].
[INFO CTS-0024]  Normalized sink region: [(12.8486, 37.2875), (16.6486, 39.5125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(111860, 485975), (133520, 533225)].
[INFO CTS-0024]  Normalized sink region: [(7.99, 34.7125), (9.53714, 38.0875)].
[INFO CTS-0025]     Width:  1.5471.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5471 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(324880, 330400), (348930, 383250)].
[INFO CTS-0024]  Normalized sink region: [(23.2057, 23.6), (24.9236, 27.375)].
[INFO CTS-0025]     Width:  1.7179.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.7179 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.8589 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8589 X 0.9438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(288560, 303625), (339860, 348425)].
[INFO CTS-0024]  Normalized sink region: [(20.6114, 21.6875), (24.2757, 24.8875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(281340, 365225), (332640, 387625)].
[INFO CTS-0024]  Normalized sink region: [(20.0957, 26.0875), (23.76, 27.6875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(293980, 301175), (335300, 345975)].
[INFO CTS-0024]  Normalized sink region: [(20.9986, 21.5125), (23.95, 24.7125)].
[INFO CTS-0025]     Width:  2.9514.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9514 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258640, 354025), (329980, 407575)].
[INFO CTS-0024]  Normalized sink region: [(18.4743, 25.2875), (23.57, 29.1125)].
[INFO CTS-0025]     Width:  5.0957.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5479 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(295400, 362775), (342520, 407575)].
[INFO CTS-0024]  Normalized sink region: [(21.1, 25.9125), (24.4657, 29.1125)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(293880, 362775), (338340, 407575)].
[INFO CTS-0024]  Normalized sink region: [(20.9914, 25.9125), (24.1671, 29.1125)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1757 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(303000, 354025), (339100, 410025)].
[INFO CTS-0024]  Normalized sink region: [(21.6429, 25.2875), (24.2214, 29.2875)].
[INFO CTS-0025]     Width:  2.5786.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5786 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(302240, 351575), (339100, 407575)].
[INFO CTS-0024]  Normalized sink region: [(21.5886, 25.1125), (24.2214, 29.1125)].
[INFO CTS-0025]     Width:  2.6329.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6329 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(272600, 317975), (336440, 340375)].
[INFO CTS-0024]  Normalized sink region: [(19.4714, 22.7125), (24.0314, 24.3125)].
[INFO CTS-0025]     Width:  4.5600.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2800 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(269560, 314825), (330360, 345975)].
[INFO CTS-0024]  Normalized sink region: [(19.2543, 22.4875), (23.5971, 24.7125)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(265100, 314825), (326280, 345975)].
[INFO CTS-0024]  Normalized sink region: [(18.9357, 22.4875), (23.3057, 24.7125)].
[INFO CTS-0025]     Width:  4.3700.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1850 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(260160, 309225), (325420, 345975)].
[INFO CTS-0024]  Normalized sink region: [(18.5829, 22.0875), (23.2443, 24.7125)].
[INFO CTS-0025]     Width:  4.6614.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3307 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(346040, 303625), (401040, 331625)].
[INFO CTS-0024]  Normalized sink region: [(24.7171, 21.6875), (28.6457, 23.6875)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350120, 301175), (393160, 331625)].
[INFO CTS-0024]  Normalized sink region: [(25.0086, 21.5125), (28.0829, 23.6875)].
[INFO CTS-0025]     Width:  3.0743.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5371 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349840, 301175), (387360, 329175)].
[INFO CTS-0024]  Normalized sink region: [(24.9886, 21.5125), (27.6686, 23.5125)].
[INFO CTS-0025]     Width:  2.6800.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3400 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350880, 334775), (387080, 370825)].
[INFO CTS-0024]  Normalized sink region: [(25.0629, 23.9125), (27.6486, 26.4875)].
[INFO CTS-0025]     Width:  2.5857.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2929 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352400, 334775), (388880, 373975)].
[INFO CTS-0024]  Normalized sink region: [(25.1714, 23.9125), (27.7771, 26.7125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349360, 334775), (399900, 362775)].
[INFO CTS-0024]  Normalized sink region: [(24.9543, 23.9125), (28.5643, 25.9125)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349740, 340375), (404080, 365225)].
[INFO CTS-0024]  Normalized sink region: [(24.9814, 24.3125), (28.8629, 26.0875)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9407 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(266900, 354025), (322480, 398825)].
[INFO CTS-0024]  Normalized sink region: [(19.0643, 25.2875), (23.0343, 28.4875)].
[INFO CTS-0025]     Width:  3.9700.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9850 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(262720, 354025), (324660, 407575)].
[INFO CTS-0024]  Normalized sink region: [(18.7657, 25.2875), (23.19, 29.1125)].
[INFO CTS-0025]     Width:  4.4243.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2121 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(258640, 351575), (329220, 407575)].
[INFO CTS-0024]  Normalized sink region: [(18.4743, 25.1125), (23.5157, 29.1125)].
[INFO CTS-0025]     Width:  5.0414.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5207 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(289320, 309225), (330740, 348425)].
[INFO CTS-0024]  Normalized sink region: [(20.6657, 22.0875), (23.6243, 24.8875)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(299200, 298025), (340240, 342825)].
[INFO CTS-0024]  Normalized sink region: [(21.3714, 21.2875), (24.3029, 24.4875)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9314 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352120, 370825), (395720, 413175)].
[INFO CTS-0024]  Normalized sink region: [(25.1514, 26.4875), (28.2657, 29.5125)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5571 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345560, 376425), (388220, 413175)].
[INFO CTS-0024]  Normalized sink region: [(24.6829, 26.8875), (27.73, 29.5125)].
[INFO CTS-0025]     Width:  3.0471.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5236 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348980, 376425), (390780, 415625)].
[INFO CTS-0024]  Normalized sink region: [(24.9271, 26.8875), (27.9129, 29.6875)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348220, 368375), (411020, 404425)].
[INFO CTS-0024]  Normalized sink region: [(24.8729, 26.3125), (29.3586, 28.8875)].
[INFO CTS-0025]     Width:  4.4857.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2429 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348980, 373975), (413680, 401975)].
[INFO CTS-0024]  Normalized sink region: [(24.9271, 26.7125), (29.5486, 28.7125)].
[INFO CTS-0025]     Width:  4.6214.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3107 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 3 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350500, 376425), (431060, 404425)].
[INFO CTS-0024]  Normalized sink region: [(25.0357, 26.8875), (30.79, 28.8875)].
[INFO CTS-0025]     Width:  5.7543.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345560, 376425), (426880, 404425)].
[INFO CTS-0024]  Normalized sink region: [(24.6829, 26.8875), (30.4914, 28.8875)].
[INFO CTS-0025]     Width:  5.8086.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.9043 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(345280, 303625), (404840, 326025)].
[INFO CTS-0024]  Normalized sink region: [(24.6629, 21.6875), (28.9171, 23.2875)].
[INFO CTS-0025]     Width:  4.2543.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1271 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(559340, 537600), (584530, 596050)].
[INFO CTS-0024]  Normalized sink region: [(39.9529, 38.4), (41.7521, 42.575)].
[INFO CTS-0025]     Width:  1.7993.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.7993 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.8996 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.8996 X 1.0437
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578980, 519575), (628660, 561225)].
[INFO CTS-0024]  Normalized sink region: [(41.3557, 37.1125), (44.9043, 40.0875)].
[INFO CTS-0025]     Width:  3.5486.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7743 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(534040, 533225), (565680, 566825)].
[INFO CTS-0024]  Normalized sink region: [(38.1457, 38.0875), (40.4057, 40.4875)].
[INFO CTS-0025]     Width:  2.2600.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2600 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(585060, 510825), (618120, 564375)].
[INFO CTS-0024]  Normalized sink region: [(41.79, 36.4875), (44.1514, 40.3125)].
[INFO CTS-0025]     Width:  2.3614.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3614 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(582680, 589225), (611180, 634025)].
[INFO CTS-0024]  Normalized sink region: [(41.62, 42.0875), (43.6557, 45.2875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(570900, 575575), (624100, 642775)].
[INFO CTS-0024]  Normalized sink region: [(40.7786, 41.1125), (44.5786, 45.9125)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8000 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(577360, 578025), (623820, 639625)].
[INFO CTS-0024]  Normalized sink region: [(41.24, 41.2875), (44.5586, 45.6875)].
[INFO CTS-0025]     Width:  3.3186.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3186 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578880, 581175), (632460, 639625)].
[INFO CTS-0024]  Normalized sink region: [(41.3486, 41.5125), (45.1757, 45.6875)].
[INFO CTS-0025]     Width:  3.8271.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8271 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(576980, 583625), (631320, 642775)].
[INFO CTS-0024]  Normalized sink region: [(41.2129, 41.6875), (45.0943, 45.9125)].
[INFO CTS-0025]     Width:  3.8814.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.8814 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(587240, 533225), (639680, 575575)].
[INFO CTS-0024]  Normalized sink region: [(41.9457, 38.0875), (45.6914, 41.1125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(589140, 533225), (640440, 572425)].
[INFO CTS-0024]  Normalized sink region: [(42.0814, 38.0875), (45.7457, 40.8875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(582300, 527625), (637780, 569975)].
[INFO CTS-0024]  Normalized sink region: [(41.5929, 37.6875), (45.5557, 40.7125)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(582680, 525175), (632180, 572425)].
[INFO CTS-0024]  Normalized sink region: [(41.62, 37.5125), (45.1557, 40.8875)].
[INFO CTS-0025]     Width:  3.5357.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7679 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(532140, 497175), (579640, 522025)].
[INFO CTS-0024]  Normalized sink region: [(38.01, 35.5125), (41.4029, 37.2875)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6964 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 485975), (580400, 519575)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 34.7125), (41.4571, 37.1125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3979 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540500, 485975), (581540, 522025)].
[INFO CTS-0024]  Normalized sink region: [(38.6071, 34.7125), (41.5386, 37.2875)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(522360, 519575), (565960, 572425)].
[INFO CTS-0024]  Normalized sink region: [(37.3114, 37.1125), (40.4257, 40.8875)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(524640, 519575), (569000, 575575)].
[INFO CTS-0024]  Normalized sink region: [(37.4743, 37.1125), (40.6429, 41.1125)].
[INFO CTS-0025]     Width:  3.1686.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1686 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(525780, 527625), (572420, 558775)].
[INFO CTS-0024]  Normalized sink region: [(37.5557, 37.6875), (40.8871, 39.9125)].
[INFO CTS-0025]     Width:  3.3314.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6657 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(530240, 530775), (568620, 561225)].
[INFO CTS-0024]  Normalized sink region: [(37.8743, 37.9125), (40.6157, 40.0875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3707 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578500, 581175), (615840, 622825)].
[INFO CTS-0024]  Normalized sink region: [(41.3214, 41.5125), (43.9886, 44.4875)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6671 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(582300, 583625), (613180, 625975)].
[INFO CTS-0024]  Normalized sink region: [(41.5929, 41.6875), (43.7986, 44.7125)].
[INFO CTS-0025]     Width:  2.2057.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2057 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(583440, 586775), (612040, 628425)].
[INFO CTS-0024]  Normalized sink region: [(41.6743, 41.9125), (43.7171, 44.8875)].
[INFO CTS-0025]     Width:  2.0429.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0429 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(578880, 519575), (622960, 572425)].
[INFO CTS-0024]  Normalized sink region: [(41.3486, 37.1125), (44.4971, 40.8875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(584960, 513975), (619160, 561225)].
[INFO CTS-0024]  Normalized sink region: [(41.7829, 36.7125), (44.2257, 40.0875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(520360, 581175), (564440, 625975)].
[INFO CTS-0024]  Normalized sink region: [(37.1686, 41.5125), (40.3171, 44.7125)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(515800, 581175), (565960, 625975)].
[INFO CTS-0024]  Normalized sink region: [(36.8429, 41.5125), (40.4257, 44.7125)].
[INFO CTS-0025]     Width:  3.5829.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7914 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(518840, 583625), (570520, 628425)].
[INFO CTS-0024]  Normalized sink region: [(37.06, 41.6875), (40.7514, 44.8875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(528440, 592375), (564440, 642775)].
[INFO CTS-0024]  Normalized sink region: [(37.7457, 42.3125), (40.3171, 45.9125)].
[INFO CTS-0025]     Width:  2.5714.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5714 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(527680, 592375), (567100, 639625)].
[INFO CTS-0024]  Normalized sink region: [(37.6914, 42.3125), (40.5071, 45.6875)].
[INFO CTS-0025]     Width:  2.8157.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8157 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(535180, 592375), (567580, 642775)].
[INFO CTS-0024]  Normalized sink region: [(38.2271, 42.3125), (40.5414, 45.9125)].
[INFO CTS-0025]     Width:  2.3143.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3143 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(534420, 594825), (571660, 645225)].
[INFO CTS-0024]  Normalized sink region: [(38.1729, 42.4875), (40.8329, 46.0875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(531100, 497175), (579260, 519575)].
[INFO CTS-0024]  Normalized sink region: [(37.9357, 35.5125), (41.3757, 37.1125)].
[INFO CTS-0025]     Width:  3.4400.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7200 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(307020, 565600), (361850, 593600)].
[INFO CTS-0024]  Normalized sink region: [(21.93, 40.4), (25.8464, 42.4)].
[INFO CTS-0025]     Width:  3.9164.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9582 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9582 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 28 sinks, 3 sinks closer to other cluster.
 Out of 36 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9791 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 15 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(316300, 592375), (339480, 634025)].
[INFO CTS-0024]  Normalized sink region: [(22.5929, 42.3125), (24.2486, 45.2875)].
[INFO CTS-0025]     Width:  1.6557.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(361520, 527625), (382040, 566825)].
[INFO CTS-0024]  Normalized sink region: [(25.8229, 37.6875), (27.2886, 40.4875)].
[INFO CTS-0025]     Width:  1.4657.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(318960, 592375), (343280, 642775)].
[INFO CTS-0024]  Normalized sink region: [(22.7829, 42.3125), (24.52, 45.9125)].
[INFO CTS-0025]     Width:  1.7371.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7371 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349460, 589225), (379760, 634025)].
[INFO CTS-0024]  Normalized sink region: [(24.9614, 42.0875), (27.1257, 45.2875)].
[INFO CTS-0025]     Width:  2.1643.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1643 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(358100, 578025), (392300, 650825)].
[INFO CTS-0024]  Normalized sink region: [(25.5786, 41.2875), (28.0214, 46.4875)].
[INFO CTS-0025]     Width:  2.4429.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348600, 581175), (389740, 656425)].
[INFO CTS-0024]  Normalized sink region: [(24.9, 41.5125), (27.8386, 46.8875)].
[INFO CTS-0025]     Width:  2.9386.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9386 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352120, 581175), (395340, 656425)].
[INFO CTS-0024]  Normalized sink region: [(25.1514, 41.5125), (28.2386, 46.8875)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 5.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0871 X 2.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(353160, 583625), (393060, 656425)].
[INFO CTS-0024]  Normalized sink region: [(25.2257, 41.6875), (28.0757, 46.8875)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 5.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8500 X 2.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(286660, 589225), (313260, 642775)].
[INFO CTS-0024]  Normalized sink region: [(20.4757, 42.0875), (22.3757, 45.9125)].
[INFO CTS-0025]     Width:  1.9000.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284100, 592375), (309460, 639625)].
[INFO CTS-0024]  Normalized sink region: [(20.2929, 42.3125), (22.1043, 45.6875)].
[INFO CTS-0025]     Width:  1.8114.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8114 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(287520, 586775), (308700, 628425)].
[INFO CTS-0024]  Normalized sink region: [(20.5371, 41.9125), (22.05, 44.8875)].
[INFO CTS-0025]     Width:  1.5129.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5129 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(285620, 583625), (307940, 631575)].
[INFO CTS-0024]  Normalized sink region: [(20.4014, 41.6875), (21.9957, 45.1125)].
[INFO CTS-0025]     Width:  1.5943.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5943 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(279920, 536375), (329320, 578025)].
[INFO CTS-0024]  Normalized sink region: [(19.9943, 38.3125), (23.5229, 41.2875)].
[INFO CTS-0025]     Width:  3.5286.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(291980, 547575), (336060, 578025)].
[INFO CTS-0024]  Normalized sink region: [(20.8557, 39.1125), (24.0043, 41.2875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(291600, 544425), (332740, 581175)].
[INFO CTS-0024]  Normalized sink region: [(20.8286, 38.8875), (23.7671, 41.5125)].
[INFO CTS-0025]     Width:  2.9386.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4693 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(282960, 516425), (345180, 561225)].
[INFO CTS-0024]  Normalized sink region: [(20.2114, 36.8875), (24.6557, 40.0875)].
[INFO CTS-0025]     Width:  4.4443.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2221 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(284480, 516425), (341760, 564375)].
[INFO CTS-0024]  Normalized sink region: [(20.32, 36.8875), (24.4114, 40.3125)].
[INFO CTS-0025]     Width:  4.0914.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0457 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(294640, 516425), (338340, 564375)].
[INFO CTS-0024]  Normalized sink region: [(21.0457, 36.8875), (24.1671, 40.3125)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1214 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(298440, 516425), (335780, 564375)].
[INFO CTS-0024]  Normalized sink region: [(21.3171, 36.8875), (23.9843, 40.3125)].
[INFO CTS-0025]     Width:  2.6671.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6671 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352880, 581175), (376440, 645225)].
[INFO CTS-0024]  Normalized sink region: [(25.2057, 41.5125), (26.8886, 46.0875)].
[INFO CTS-0025]     Width:  1.6829.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6829 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(348320, 578025), (380900, 645225)].
[INFO CTS-0024]  Normalized sink region: [(24.88, 41.2875), (27.2071, 46.0875)].
[INFO CTS-0025]     Width:  2.3271.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3271 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350600, 589225), (385560, 631575)].
[INFO CTS-0024]  Normalized sink region: [(25.0429, 42.0875), (27.54, 45.1125)].
[INFO CTS-0025]     Width:  2.4971.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(313640, 594825), (338060, 634025)].
[INFO CTS-0024]  Normalized sink region: [(22.4029, 42.4875), (24.1471, 45.2875)].
[INFO CTS-0025]     Width:  1.7443.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7443 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(320100, 592375), (342140, 645225)].
[INFO CTS-0024]  Normalized sink region: [(22.8643, 42.3125), (24.4386, 46.0875)].
[INFO CTS-0025]     Width:  1.5743.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(352120, 522025), (391260, 564375)].
[INFO CTS-0024]  Normalized sink region: [(25.1514, 37.2875), (27.9471, 40.3125)].
[INFO CTS-0025]     Width:  2.7957.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7957 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(349740, 516425), (391640, 561225)].
[INFO CTS-0024]  Normalized sink region: [(24.9814, 36.8875), (27.9743, 40.0875)].
[INFO CTS-0025]     Width:  2.9929.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9929 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(350120, 519575), (388980, 558775)].
[INFO CTS-0024]  Normalized sink region: [(25.0086, 37.1125), (27.7843, 39.9125)].
[INFO CTS-0025]     Width:  2.7757.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7757 X 1.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(351740, 508375), (402560, 569975)].
[INFO CTS-0024]  Normalized sink region: [(25.1243, 36.3125), (28.7543, 40.7125)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6300 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(353260, 505225), (397240, 569975)].
[INFO CTS-0024]  Normalized sink region: [(25.2329, 36.0875), (28.3743, 40.7125)].
[INFO CTS-0025]     Width:  3.1414.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1414 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(363420, 491575), (401040, 572425)].
[INFO CTS-0024]  Normalized sink region: [(25.9586, 35.1125), (28.6457, 40.8875)].
[INFO CTS-0025]     Width:  2.6871.
[INFO CTS-0026]     Height: 5.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6871 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(363420, 491575), (397240, 572425)].
[INFO CTS-0024]  Normalized sink region: [(25.9586, 35.1125), (28.3743, 40.8875)].
[INFO CTS-0025]     Width:  2.4157.
[INFO CTS-0026]     Height: 5.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 2.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(283720, 533225), (331500, 581175)].
[INFO CTS-0024]  Normalized sink region: [(20.2657, 38.0875), (23.6786, 41.5125)].
[INFO CTS-0025]     Width:  3.4129.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4129 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416840, 579250), (472050, 601650)].
[INFO CTS-0024]  Normalized sink region: [(29.7743, 41.375), (33.7179, 42.975)].
[INFO CTS-0025]     Width:  3.9436.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.9718 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.9718 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9859 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 11 sinks, 2 sinks closer to other cluster.
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468300, 594825), (506680, 645225)].
[INFO CTS-0024]  Normalized sink region: [(33.45, 42.4875), (36.1914, 46.0875)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(462220, 525175), (486160, 578025)].
[INFO CTS-0024]  Normalized sink region: [(33.0157, 37.5125), (34.7257, 41.2875)].
[INFO CTS-0025]     Width:  1.7100.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7100 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(467260, 603575), (508960, 637175)].
[INFO CTS-0024]  Normalized sink region: [(33.3757, 43.1125), (36.3543, 45.5125)].
[INFO CTS-0025]     Width:  2.9786.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4893 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424600, 594825), (446740, 659575)].
[INFO CTS-0024]  Normalized sink region: [(30.3286, 42.4875), (31.91, 47.1125)].
[INFO CTS-0025]     Width:  1.5814.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5814 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(403800, 592375), (419660, 642775)].
[INFO CTS-0024]  Normalized sink region: [(28.8429, 42.3125), (29.9757, 45.9125)].
[INFO CTS-0025]     Width:  1.1329.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.1329 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397720, 594825), (422320, 645225)].
[INFO CTS-0024]  Normalized sink region: [(28.4086, 42.4875), (30.1657, 46.0875)].
[INFO CTS-0025]     Width:  1.7571.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7571 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(405220, 597975), (424700, 659575)].
[INFO CTS-0024]  Normalized sink region: [(28.9443, 42.7125), (30.3357, 47.1125)].
[INFO CTS-0025]     Width:  1.3914.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.3914 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(399140, 597975), (420420, 656425)].
[INFO CTS-0024]  Normalized sink region: [(28.51, 42.7125), (30.03, 46.8875)].
[INFO CTS-0025]     Width:  1.5200.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.5200 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460320, 600425), (494900, 659575)].
[INFO CTS-0024]  Normalized sink region: [(32.88, 42.8875), (35.35, 47.1125)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4700 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(456900, 603575), (494140, 656425)].
[INFO CTS-0024]  Normalized sink region: [(32.6357, 43.1125), (35.2957, 46.8875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454240, 594825), (499840, 656425)].
[INFO CTS-0024]  Normalized sink region: [(32.4457, 42.4875), (35.7029, 46.8875)].
[INFO CTS-0025]     Width:  3.2571.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2571 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(451960, 597975), (499840, 656425)].
[INFO CTS-0024]  Normalized sink region: [(32.2829, 42.7125), (35.7029, 46.8875)].
[INFO CTS-0025]     Width:  3.4200.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4200 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470960, 538825), (513520, 583625)].
[INFO CTS-0024]  Normalized sink region: [(33.64, 38.4875), (36.68, 41.6875)].
[INFO CTS-0025]     Width:  3.0400.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0400 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475900, 525175), (519980, 589225)].
[INFO CTS-0024]  Normalized sink region: [(33.9929, 37.5125), (37.1414, 42.0875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1486 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477040, 522025), (517420, 589225)].
[INFO CTS-0024]  Normalized sink region: [(34.0743, 37.2875), (36.9586, 42.0875)].
[INFO CTS-0025]     Width:  2.8843.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8843 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453960, 519575), (493760, 586775)].
[INFO CTS-0024]  Normalized sink region: [(32.4257, 37.1125), (35.2686, 41.9125)].
[INFO CTS-0025]     Width:  2.8429.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8429 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(452060, 516425), (499460, 583625)].
[INFO CTS-0024]  Normalized sink region: [(32.29, 36.8875), (35.6757, 41.6875)].
[INFO CTS-0025]     Width:  3.3857.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3857 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455480, 527625), (490340, 581175)].
[INFO CTS-0024]  Normalized sink region: [(32.5343, 37.6875), (35.0243, 41.5125)].
[INFO CTS-0025]     Width:  2.4900.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4900 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(459560, 527625), (491100, 586775)].
[INFO CTS-0024]  Normalized sink region: [(32.8257, 37.6875), (35.0786, 41.9125)].
[INFO CTS-0025]     Width:  2.2529.
[INFO CTS-0026]     Height: 4.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2529 X 2.1125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(423460, 594825), (450440, 642775)].
[INFO CTS-0024]  Normalized sink region: [(30.2471, 42.4875), (32.1743, 45.9125)].
[INFO CTS-0025]     Width:  1.9271.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420800, 600425), (446740, 648375)].
[INFO CTS-0024]  Normalized sink region: [(30.0571, 42.8875), (31.91, 46.3125)].
[INFO CTS-0025]     Width:  1.8529.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.8529 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(427640, 597975), (448260, 659575)].
[INFO CTS-0024]  Normalized sink region: [(30.5457, 42.7125), (32.0186, 47.1125)].
[INFO CTS-0025]     Width:  1.4729.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.4729 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(464880, 592375), (501840, 645225)].
[INFO CTS-0024]  Normalized sink region: [(33.2057, 42.3125), (35.8457, 46.0875)].
[INFO CTS-0025]     Width:  2.6400.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6400 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(470580, 600425), (512380, 637175)].
[INFO CTS-0024]  Normalized sink region: [(33.6129, 42.8875), (36.5986, 45.5125)].
[INFO CTS-0025]     Width:  2.9857.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4929 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(410260, 516425), (446740, 586775)].
[INFO CTS-0024]  Normalized sink region: [(29.3043, 36.8875), (31.91, 41.9125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 5.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 2.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(415860, 513975), (450920, 581175)].
[INFO CTS-0024]  Normalized sink region: [(29.7043, 36.7125), (32.2086, 41.5125)].
[INFO CTS-0025]     Width:  2.5043.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5043 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(417000, 513975), (447020, 578025)].
[INFO CTS-0024]  Normalized sink region: [(29.7857, 36.7125), (31.93, 41.2875)].
[INFO CTS-0025]     Width:  2.1443.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1443 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(406740, 530775), (439140, 583625)].
[INFO CTS-0024]  Normalized sink region: [(29.0529, 37.9125), (31.3671, 41.6875)].
[INFO CTS-0025]     Width:  2.3143.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3143 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(407220, 533225), (437900, 589225)].
[INFO CTS-0024]  Normalized sink region: [(29.0871, 38.0875), (31.2786, 42.0875)].
[INFO CTS-0025]     Width:  2.1914.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1914 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401520, 536375), (447780, 578025)].
[INFO CTS-0024]  Normalized sink region: [(28.68, 38.3125), (31.9843, 41.2875)].
[INFO CTS-0025]     Width:  3.3043.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6521 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401900, 533225), (445500, 581175)].
[INFO CTS-0024]  Normalized sink region: [(28.7071, 38.0875), (31.8214, 41.5125)].
[INFO CTS-0025]     Width:  3.1143.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.1143 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479040, 536375), (514660, 586775)].
[INFO CTS-0024]  Normalized sink region: [(34.2171, 38.3125), (36.7614, 41.9125)].
[INFO CTS-0025]     Width:  2.5443.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.5443 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426450, 436800), (478890, 464800)].
[INFO CTS-0024]  Normalized sink region: [(30.4607, 31.2), (34.2064, 33.2)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 32
    Sub-region size: 1.8729 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 1.8729 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 33 sinks, 1 sinks closer to other cluster.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 0.9364 X 1.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477520, 443625), (529860, 494025)].
[INFO CTS-0024]  Normalized sink region: [(34.1086, 31.6875), (37.8471, 35.2875)].
[INFO CTS-0025]     Width:  3.7386.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8693 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(460700, 463575), (485400, 497175)].
[INFO CTS-0024]  Normalized sink region: [(32.9071, 33.1125), (34.6714, 35.5125)].
[INFO CTS-0025]     Width:  1.7643.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.7643 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 449225), (533280, 488425)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 32.0875), (38.0914, 34.8875)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(391640, 460425), (440180, 494025)].
[INFO CTS-0024]  Normalized sink region: [(27.9743, 32.8875), (31.4414, 35.2875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(387080, 457975), (459560, 508375)].
[INFO CTS-0024]  Normalized sink region: [(27.6486, 32.7125), (32.8257, 36.3125)].
[INFO CTS-0025]     Width:  5.1771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.5886 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(385460, 463575), (459940, 505225)].
[INFO CTS-0024]  Normalized sink region: [(27.5329, 33.1125), (32.8529, 36.0875)].
[INFO CTS-0025]     Width:  5.3200.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(390780, 454825), (458420, 508375)].
[INFO CTS-0024]  Normalized sink region: [(27.9129, 32.4875), (32.7443, 36.3125)].
[INFO CTS-0025]     Width:  4.8314.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4157 X 3.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(386700, 457975), (454620, 508375)].
[INFO CTS-0024]  Normalized sink region: [(27.6214, 32.7125), (32.4729, 36.3125)].
[INFO CTS-0025]     Width:  4.8514.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4257 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(478940, 457975), (523780, 510825)].
[INFO CTS-0024]  Normalized sink region: [(34.21, 32.7125), (37.4129, 36.4875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(471720, 452375), (519320, 510825)].
[INFO CTS-0024]  Normalized sink region: [(33.6943, 32.3125), (37.0943, 36.4875)].
[INFO CTS-0025]     Width:  3.4000.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.4000 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(472480, 454825), (519220, 502775)].
[INFO CTS-0024]  Normalized sink region: [(33.7486, 32.4875), (37.0871, 35.9125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 1.7125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(468400, 457975), (513240, 499625)].
[INFO CTS-0024]  Normalized sink region: [(33.4571, 32.7125), (36.66, 35.6875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6014 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(453580, 387625), (502880, 441175)].
[INFO CTS-0024]  Normalized sink region: [(32.3986, 27.6875), (35.92, 31.5125)].
[INFO CTS-0025]     Width:  3.5214.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5214 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(463740, 390775), (510100, 449225)].
[INFO CTS-0024]  Normalized sink region: [(33.1243, 27.9125), (36.4357, 32.0875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3114 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458900, 390775), (505640, 446775)].
[INFO CTS-0024]  Normalized sink region: [(32.7786, 27.9125), (36.1171, 31.9125)].
[INFO CTS-0025]     Width:  3.3386.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3386 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(440280, 393225), (477040, 435575)].
[INFO CTS-0024]  Normalized sink region: [(31.4486, 28.0875), (34.0743, 31.1125)].
[INFO CTS-0025]     Width:  2.6257.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6257 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436860, 398825), (478280, 435575)].
[INFO CTS-0024]  Normalized sink region: [(31.2043, 28.4875), (34.1629, 31.1125)].
[INFO CTS-0025]     Width:  2.9586.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4793 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(454340, 401975), (488820, 443625)].
[INFO CTS-0024]  Normalized sink region: [(32.4529, 28.7125), (34.9157, 31.6875)].
[INFO CTS-0025]     Width:  2.4629.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.4629 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(458800, 401975), (487300, 443625)].
[INFO CTS-0024]  Normalized sink region: [(32.7714, 28.7125), (34.8071, 31.6875)].
[INFO CTS-0025]     Width:  2.0357.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 1.4875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(401420, 466025), (451960, 494025)].
[INFO CTS-0024]  Normalized sink region: [(28.6729, 33.2875), (32.2829, 35.2875)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8050 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(397240, 463575), (448160, 497175)].
[INFO CTS-0024]  Normalized sink region: [(28.3743, 33.1125), (32.0114, 35.5125)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(395060, 460425), (445120, 491575)].
[INFO CTS-0024]  Normalized sink region: [(28.2186, 32.8875), (31.7943, 35.1125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7879 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(473620, 446775), (525020, 494025)].
[INFO CTS-0024]  Normalized sink region: [(33.83, 31.9125), (37.5014, 35.2875)].
[INFO CTS-0025]     Width:  3.6714.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8357 X 3.3750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(482740, 452375), (536700, 488425)].
[INFO CTS-0024]  Normalized sink region: [(34.4814, 32.3125), (38.3357, 34.8875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(369600, 415625), (432200, 441175)].
[INFO CTS-0024]  Normalized sink region: [(26.4, 29.6875), (30.8714, 31.5125)].
[INFO CTS-0025]     Width:  4.4714.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2357 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(380900, 407575), (434860, 438025)].
[INFO CTS-0024]  Normalized sink region: [(27.2071, 29.1125), (31.0614, 31.2875)].
[INFO CTS-0025]     Width:  3.8543.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9271 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(376720, 407575), (438660, 441175)].
[INFO CTS-0024]  Normalized sink region: [(26.9086, 29.1125), (31.3329, 31.5125)].
[INFO CTS-0025]     Width:  4.4243.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2121 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(371120, 429975), (430680, 480375)].
[INFO CTS-0024]  Normalized sink region: [(26.5086, 30.7125), (30.7629, 34.3125)].
[INFO CTS-0025]     Width:  4.2543.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1271 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(368460, 426825), (429920, 474775)].
[INFO CTS-0024]  Normalized sink region: [(26.3186, 30.4875), (30.7086, 33.9125)].
[INFO CTS-0025]     Width:  4.3900.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1950 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(381280, 426825), (434480, 471625)].
[INFO CTS-0024]  Normalized sink region: [(27.2343, 30.4875), (31.0343, 33.6875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(379380, 432425), (430680, 471625)].
[INFO CTS-0024]  Normalized sink region: [(27.0986, 30.8875), (30.7629, 33.6875)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(447500, 385175), (502500, 443625)].
[INFO CTS-0024]  Normalized sink region: [(31.9643, 27.5125), (35.8929, 31.6875)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9286 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(581000, 136850), (607330, 201600)].
[INFO CTS-0024]  Normalized sink region: [(41.5, 9.775), (43.3807, 14.4)].
[INFO CTS-0025]     Width:  1.8807.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8807 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9404 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 34 sinks, 3 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9404 X 1.1562
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(607000, 124425), (657920, 163625)].
[INFO CTS-0024]  Normalized sink region: [(43.3571, 8.8875), (46.9943, 11.6875)].
[INFO CTS-0025]     Width:  3.6371.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8186 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548100, 177975), (588000, 189175)].
[INFO CTS-0024]  Normalized sink region: [(39.15, 12.7125), (42, 13.5125)].
[INFO CTS-0025]     Width:  2.8500.
[INFO CTS-0026]     Height: 0.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4250 X 0.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(606620, 127575), (664000, 163625)].
[INFO CTS-0024]  Normalized sink region: [(43.33, 9.1125), (47.4286, 11.6875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(610040, 169225), (659820, 197225)].
[INFO CTS-0024]  Normalized sink region: [(43.5743, 12.0875), (47.13, 14.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601300, 202825), (647660, 230825)].
[INFO CTS-0024]  Normalized sink region: [(42.95, 14.4875), (46.2614, 16.4875)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603960, 200375), (644720, 225225)].
[INFO CTS-0024]  Normalized sink region: [(43.14, 14.3125), (46.0514, 16.0875)].
[INFO CTS-0025]     Width:  2.9114.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4557 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(609280, 200375), (659060, 228375)].
[INFO CTS-0024]  Normalized sink region: [(43.52, 14.3125), (47.0757, 16.3125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(608140, 202825), (657160, 228375)].
[INFO CTS-0024]  Normalized sink region: [(43.4386, 14.4875), (46.94, 16.3125)].
[INFO CTS-0025]     Width:  3.5014.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7507 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605480, 113225), (649560, 146825)].
[INFO CTS-0024]  Normalized sink region: [(43.2486, 8.0875), (46.3971, 10.4875)].
[INFO CTS-0025]     Width:  3.1486.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5743 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(605480, 113225), (646520, 149975)].
[INFO CTS-0024]  Normalized sink region: [(43.2486, 8.0875), (46.18, 10.7125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602820, 110775), (640820, 158025)].
[INFO CTS-0024]  Normalized sink region: [(43.0586, 7.9125), (45.7729, 11.2875)].
[INFO CTS-0025]     Width:  2.7143.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7143 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601400, 113225), (637880, 155575)].
[INFO CTS-0024]  Normalized sink region: [(42.9571, 8.0875), (45.5629, 11.1125)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6057 X 1.5125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(540500, 102025), (597880, 135625)].
[INFO CTS-0024]  Normalized sink region: [(38.6071, 7.2875), (42.7057, 9.6875)].
[INFO CTS-0025]     Width:  4.0986.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0493 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(548860, 93975), (593700, 141225)].
[INFO CTS-0024]  Normalized sink region: [(39.2043, 6.7125), (42.4071, 10.0875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(544400, 93975), (590280, 141225)].
[INFO CTS-0024]  Normalized sink region: [(38.8857, 6.7125), (42.1629, 10.0875)].
[INFO CTS-0025]     Width:  3.2771.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2771 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538700, 118825), (587240, 161175)].
[INFO CTS-0024]  Normalized sink region: [(38.4786, 8.4875), (41.9457, 11.5125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 3.0250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 3.0250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541640, 121975), (581920, 161175)].
[INFO CTS-0024]  Normalized sink region: [(38.6886, 8.7125), (41.5657, 11.5125)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4386 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(551140, 127575), (593320, 152425)].
[INFO CTS-0024]  Normalized sink region: [(39.3671, 9.1125), (42.38, 10.8875)].
[INFO CTS-0025]     Width:  3.0129.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5064 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(554940, 130025), (589520, 152425)].
[INFO CTS-0024]  Normalized sink region: [(39.6386, 9.2875), (42.1086, 10.8875)].
[INFO CTS-0025]     Width:  2.4700.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2350 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(602060, 169225), (648040, 197225)].
[INFO CTS-0024]  Normalized sink region: [(43.0043, 12.0875), (46.2886, 14.0875)].
[INFO CTS-0025]     Width:  3.2843.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6421 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(603580, 172375), (643200, 197225)].
[INFO CTS-0024]  Normalized sink region: [(43.1129, 12.3125), (45.9429, 14.0875)].
[INFO CTS-0025]     Width:  2.8300.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4150 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(611560, 169225), (661340, 197225)].
[INFO CTS-0024]  Normalized sink region: [(43.6829, 12.0875), (47.2386, 14.0875)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(601300, 121975), (653460, 166775)].
[INFO CTS-0024]  Normalized sink region: [(42.95, 8.7125), (46.6757, 11.9125)].
[INFO CTS-0025]     Width:  3.7257.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8629 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(610800, 124425), (667800, 161175)].
[INFO CTS-0024]  Normalized sink region: [(43.6286, 8.8875), (47.7, 11.5125)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0357 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541640, 172375), (593320, 208425)].
[INFO CTS-0024]  Normalized sink region: [(38.6886, 12.3125), (42.38, 14.8875)].
[INFO CTS-0025]     Width:  3.6914.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8457 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(537560, 169225), (601300, 208425)].
[INFO CTS-0024]  Normalized sink region: [(38.3971, 12.0875), (42.95, 14.8875)].
[INFO CTS-0025]     Width:  4.5529.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2764 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(542500, 166775), (592940, 205975)].
[INFO CTS-0024]  Normalized sink region: [(38.75, 11.9125), (42.3529, 14.7125)].
[INFO CTS-0025]     Width:  3.6029.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8014 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(541260, 197225), (599780, 228375)].
[INFO CTS-0024]  Normalized sink region: [(38.6614, 14.0875), (42.8414, 16.3125)].
[INFO CTS-0025]     Width:  4.1800.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0900 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(538320, 191625), (597500, 228375)].
[INFO CTS-0024]  Normalized sink region: [(38.4514, 13.6875), (42.6786, 16.3125)].
[INFO CTS-0025]     Width:  4.2271.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1136 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(550380, 197225), (596460, 233975)].
[INFO CTS-0024]  Normalized sink region: [(39.3129, 14.0875), (42.6043, 16.7125)].
[INFO CTS-0025]     Width:  3.2914.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6457 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(547340, 194775), (591800, 233975)].
[INFO CTS-0024]  Normalized sink region: [(39.0957, 13.9125), (42.2714, 16.7125)].
[INFO CTS-0025]     Width:  3.1757.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5879 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(539080, 105175), (594080, 133175)].
[INFO CTS-0024]  Normalized sink region: [(38.5057, 7.5125), (42.4343, 9.5125)].
[INFO CTS-0025]     Width:  3.9286.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9643 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(455600, 103250), (481930, 168000)].
[INFO CTS-0024]  Normalized sink region: [(32.5429, 7.375), (34.4236, 12)].
[INFO CTS-0025]     Width:  1.8807.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 1.8807 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 64 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 0.9404 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 38 sinks, 2 sinks closer to other cluster.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 0.9404 X 1.1563
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 116375), (520360, 141225)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 8.3125), (37.1686, 10.0875)].
[INFO CTS-0025]     Width:  2.5243.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2621 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485500, 155575), (514280, 189175)].
[INFO CTS-0024]  Normalized sink region: [(34.6786, 11.1125), (36.7343, 13.5125)].
[INFO CTS-0025]     Width:  2.0557.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.0557 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(485020, 113225), (530720, 141225)].
[INFO CTS-0024]  Normalized sink region: [(34.6443, 8.0875), (37.9086, 10.0875)].
[INFO CTS-0025]     Width:  3.2643.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6321 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477420, 144375), (524540, 208425)].
[INFO CTS-0024]  Normalized sink region: [(34.1014, 10.3125), (37.4671, 14.8875)].
[INFO CTS-0025]     Width:  3.3657.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.3657 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480080, 161175), (530620, 222775)].
[INFO CTS-0024]  Normalized sink region: [(34.2914, 11.5125), (37.9014, 15.9125)].
[INFO CTS-0025]     Width:  3.6100.
[INFO CTS-0026]     Height: 4.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.6100 X 2.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479040, 158025), (529100, 222775)].
[INFO CTS-0024]  Normalized sink region: [(34.2171, 11.2875), (37.7929, 15.9125)].
[INFO CTS-0025]     Width:  3.5757.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.5757 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 155575), (535940, 219625)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 11.1125), (38.2814, 15.6875)].
[INFO CTS-0025]     Width:  3.9357.
[INFO CTS-0026]     Height: 4.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.9357 X 2.2875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479320, 152425), (532140, 219625)].
[INFO CTS-0024]  Normalized sink region: [(34.2371, 10.8875), (38.01, 15.6875)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 4.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.7729 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(477040, 82775), (532520, 105175)].
[INFO CTS-0024]  Normalized sink region: [(34.0743, 5.9125), (38.0371, 7.5125)].
[INFO CTS-0025]     Width:  3.9629.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9814 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474000, 82775), (530620, 107625)].
[INFO CTS-0024]  Normalized sink region: [(33.8571, 5.9125), (37.9014, 7.6875)].
[INFO CTS-0025]     Width:  4.0443.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0221 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(480840, 85225), (524540, 107625)].
[INFO CTS-0024]  Normalized sink region: [(34.3457, 6.0875), (37.4671, 7.6875)].
[INFO CTS-0025]     Width:  3.1214.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.5607 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(483600, 82775), (520080, 107625)].
[INFO CTS-0024]  Normalized sink region: [(34.5429, 5.9125), (37.1486, 7.6875)].
[INFO CTS-0025]     Width:  2.6057.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3029 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(414060, 88375), (462600, 113225)].
[INFO CTS-0024]  Normalized sink region: [(29.5757, 6.3125), (33.0429, 8.0875)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 1.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 1.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426120, 85225), (465640, 113225)].
[INFO CTS-0024]  Normalized sink region: [(30.4371, 6.0875), (33.26, 8.0875)].
[INFO CTS-0025]     Width:  2.8229.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4114 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(421560, 85225), (467920, 116375)].
[INFO CTS-0024]  Normalized sink region: [(30.1114, 6.0875), (33.4229, 8.3125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(418520, 118825), (456620, 149975)].
[INFO CTS-0024]  Normalized sink region: [(29.8943, 8.4875), (32.6157, 10.7125)].
[INFO CTS-0025]     Width:  2.7214.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.3607 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424600, 118825), (457760, 152425)].
[INFO CTS-0024]  Normalized sink region: [(30.3286, 8.4875), (32.6971, 10.8875)].
[INFO CTS-0025]     Width:  2.3686.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.3686 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(409120, 121975), (460320, 149975)].
[INFO CTS-0024]  Normalized sink region: [(29.2229, 8.7125), (32.88, 10.7125)].
[INFO CTS-0025]     Width:  3.6571.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8286 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(411780, 124425), (465260, 149975)].
[INFO CTS-0024]  Normalized sink region: [(29.4129, 8.8875), (33.2329, 10.7125)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(479320, 146825), (517800, 202825)].
[INFO CTS-0024]  Normalized sink region: [(34.2371, 10.4875), (36.9857, 14.4875)].
[INFO CTS-0025]     Width:  2.7486.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7486 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(475620, 152425), (515900, 202825)].
[INFO CTS-0024]  Normalized sink region: [(33.9729, 10.8875), (36.85, 14.4875)].
[INFO CTS-0025]     Width:  2.8771.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.8771 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(474380, 146825), (531380, 211575)].
[INFO CTS-0024]  Normalized sink region: [(33.8843, 10.4875), (37.9557, 15.1125)].
[INFO CTS-0025]     Width:  4.0714.
[INFO CTS-0026]     Height: 4.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 4.0714 X 2.3125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(481320, 116375), (516560, 144375)].
[INFO CTS-0024]  Normalized sink region: [(34.38, 8.3125), (36.8971, 10.3125)].
[INFO CTS-0025]     Width:  2.5171.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.2586 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(484740, 110775), (533280, 138775)].
[INFO CTS-0024]  Normalized sink region: [(34.6243, 7.9125), (38.0914, 9.9125)].
[INFO CTS-0025]     Width:  3.4671.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7336 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420900, 155575), (463360, 205975)].
[INFO CTS-0024]  Normalized sink region: [(30.0643, 11.1125), (33.0971, 14.7125)].
[INFO CTS-0025]     Width:  3.0329.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0329 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(420900, 152425), (462220, 202825)].
[INFO CTS-0024]  Normalized sink region: [(30.0643, 10.8875), (33.0157, 14.4875)].
[INFO CTS-0025]     Width:  2.9514.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.9514 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(424220, 155575), (462600, 205975)].
[INFO CTS-0024]  Normalized sink region: [(30.3014, 11.1125), (33.0429, 14.7125)].
[INFO CTS-0025]     Width:  2.7414.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.7414 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(429260, 163625), (472480, 217175)].
[INFO CTS-0024]  Normalized sink region: [(30.6614, 11.6875), (33.7486, 15.5125)].
[INFO CTS-0025]     Width:  3.0871.
[INFO CTS-0026]     Height: 3.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.0871 X 1.9125
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(426980, 166775), (472100, 219625)].
[INFO CTS-0024]  Normalized sink region: [(30.4986, 11.9125), (33.7214, 15.6875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2229 X 1.8875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(436480, 163625), (467920, 219625)].
[INFO CTS-0024]  Normalized sink region: [(31.1771, 11.6875), (33.4229, 15.6875)].
[INFO CTS-0025]     Width:  2.2457.
[INFO CTS-0026]     Height: 4.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.2457 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(434860, 161175), (464980, 219625)].
[INFO CTS-0024]  Normalized sink region: [(31.0614, 11.5125), (33.2129, 15.6875)].
[INFO CTS-0025]     Width:  2.1514.
[INFO CTS-0026]     Height: 4.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.1514 X 2.0875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(416240, 90825), (462600, 116375)].
[INFO CTS-0024]  Normalized sink region: [(29.7314, 6.4875), (33.0429, 8.3125)].
[INFO CTS-0025]     Width:  3.3114.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6557 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/_0846_.
[INFO CTS-0028]  Total number of sinks: 64.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(156540, 324800), (184770, 372050)].
[INFO CTS-0024]  Normalized sink region: [(11.1814, 23.2), (13.1979, 26.575)].
[INFO CTS-0025]     Width:  2.0164.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 32
    Sub-region size: 2.0164 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.0082 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.0082 X 0.8438
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323428 inSlew: 2 inCap: 1 outSlew: 3 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 4 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 64.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(112720, 298025), (166580, 320425)].
[INFO CTS-0024]  Normalized sink region: [(8.05143, 21.2875), (11.8986, 22.8875)].
[INFO CTS-0025]     Width:  3.8471.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9236 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180640, 362775), (245620, 390775)].
[INFO CTS-0024]  Normalized sink region: [(12.9029, 25.9125), (17.5443, 27.9125)].
[INFO CTS-0025]     Width:  4.6414.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.3207 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117660, 292425), (171140, 323575)].
[INFO CTS-0024]  Normalized sink region: [(8.40429, 20.8875), (12.2243, 23.1125)].
[INFO CTS-0025]     Width:  3.8200.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9100 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(101600, 359625), (170000, 390775)].
[INFO CTS-0024]  Normalized sink region: [(7.25714, 25.6875), (12.1429, 27.9125)].
[INFO CTS-0025]     Width:  4.8857.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4429 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(118040, 368375), (168860, 404425)].
[INFO CTS-0024]  Normalized sink region: [(8.43143, 26.3125), (12.0614, 28.8875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.5750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.5750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117940, 368375), (166200, 407575)].
[INFO CTS-0024]  Normalized sink region: [(8.42429, 26.3125), (11.8714, 29.1125)].
[INFO CTS-0025]     Width:  3.4471.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7236 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126680, 362775), (171520, 410025)].
[INFO CTS-0024]  Normalized sink region: [(9.04857, 25.9125), (12.2514, 29.2875)].
[INFO CTS-0025]     Width:  3.2029.
[INFO CTS-0026]     Height: 3.3750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 3.2029 X 1.6875
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(126300, 359625), (163540, 410025)].
[INFO CTS-0024]  Normalized sink region: [(9.02143, 25.6875), (11.6814, 29.2875)].
[INFO CTS-0025]     Width:  2.6600.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 2.6600 X 1.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(117940, 326025), (158980, 345975)].
[INFO CTS-0024]  Normalized sink region: [(8.42429, 23.2875), (11.3557, 24.7125)].
[INFO CTS-0025]     Width:  2.9314.
[INFO CTS-0026]     Height: 1.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4657 X 1.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(113100, 326025), (158220, 342825)].
[INFO CTS-0024]  Normalized sink region: [(8.07857, 23.2875), (11.3014, 24.4875)].
[INFO CTS-0025]     Width:  3.2229.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6114 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(107020, 320425), (159460, 351575)].
[INFO CTS-0024]  Normalized sink region: [(7.64429, 22.8875), (11.39, 25.1125)].
[INFO CTS-0025]     Width:  3.7457.
[INFO CTS-0026]     Height: 2.2250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8729 X 2.2250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(105880, 317975), (156700, 348425)].
[INFO CTS-0024]  Normalized sink region: [(7.56286, 22.7125), (11.1929, 24.8875)].
[INFO CTS-0025]     Width:  3.6300.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8150 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(174280, 306775), (230420, 351575)].
[INFO CTS-0024]  Normalized sink region: [(12.4486, 21.9125), (16.4586, 25.1125)].
[INFO CTS-0025]     Width:  4.0100.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0050 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(183680, 303625), (234980, 351575)].
[INFO CTS-0024]  Normalized sink region: [(13.12, 21.6875), (16.7843, 25.1125)].
[INFO CTS-0025]     Width:  3.6643.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8321 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(180260, 301175), (234320, 354025)].
[INFO CTS-0024]  Normalized sink region: [(12.8757, 21.5125), (16.7371, 25.2875)].
[INFO CTS-0025]     Width:  3.8614.
[INFO CTS-0026]     Height: 3.7750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9307 X 3.7750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184060, 317975), (244860, 348425)].
[INFO CTS-0024]  Normalized sink region: [(13.1471, 22.7125), (17.49, 24.8875)].
[INFO CTS-0025]     Width:  4.3429.
[INFO CTS-0026]     Height: 2.1750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.1714 X 2.1750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184440, 314825), (252460, 351575)].
[INFO CTS-0024]  Normalized sink region: [(13.1743, 22.4875), (18.0329, 25.1125)].
[INFO CTS-0025]     Width:  4.8586.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4293 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179600, 314825), (253600, 340375)].
[INFO CTS-0024]  Normalized sink region: [(12.8286, 22.4875), (18.1143, 24.3125)].
[INFO CTS-0025]     Width:  5.2857.
[INFO CTS-0026]     Height: 1.8250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.6429 X 1.8250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184820, 320425), (254740, 342825)].
[INFO CTS-0024]  Normalized sink region: [(13.2014, 22.8875), (18.1957, 24.4875)].
[INFO CTS-0025]     Width:  4.9943.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4971 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(110720, 354025), (163920, 382025)].
[INFO CTS-0024]  Normalized sink region: [(7.90857, 25.2875), (11.7086, 27.2875)].
[INFO CTS-0025]     Width:  3.8000.
[INFO CTS-0026]     Height: 2.0000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9000 X 2.0000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(108820, 354025), (162120, 390775)].
[INFO CTS-0024]  Normalized sink region: [(7.77286, 25.2875), (11.58, 27.9125)].
[INFO CTS-0025]     Width:  3.8071.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9036 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(104360, 357175), (172660, 390775)].
[INFO CTS-0024]  Normalized sink region: [(7.45429, 25.5125), (12.3329, 27.9125)].
[INFO CTS-0025]     Width:  4.8786.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.4393 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(107780, 303625), (163160, 320425)].
[INFO CTS-0024]  Normalized sink region: [(7.69857, 21.6875), (11.6543, 22.8875)].
[INFO CTS-0025]     Width:  3.9557.
[INFO CTS-0026]     Height: 1.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.9779 X 1.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(119460, 295575), (165160, 317975)].
[INFO CTS-0024]  Normalized sink region: [(8.53286, 21.1125), (11.7971, 22.7125)].
[INFO CTS-0025]     Width:  3.2643.
[INFO CTS-0026]     Height: 1.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6321 X 1.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(187480, 357175), (240020, 398825)].
[INFO CTS-0024]  Normalized sink region: [(13.3914, 25.5125), (17.1443, 28.4875)].
[INFO CTS-0025]     Width:  3.7529.
[INFO CTS-0026]     Height: 2.9750.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8764 X 2.9750
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(185960, 357175), (247900, 407575)].
[INFO CTS-0024]  Normalized sink region: [(13.2829, 25.5125), (17.7071, 29.1125)].
[INFO CTS-0025]     Width:  4.4243.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2121 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(184820, 357175), (248280, 407575)].
[INFO CTS-0024]  Normalized sink region: [(13.2014, 25.5125), (17.7343, 29.1125)].
[INFO CTS-0025]     Width:  4.5329.
[INFO CTS-0026]     Height: 3.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.2664 X 3.6000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(175320, 370825), (220260, 404425)].
[INFO CTS-0024]  Normalized sink region: [(12.5229, 26.4875), (15.7329, 28.8875)].
[INFO CTS-0025]     Width:  3.2100.
[INFO CTS-0026]     Height: 2.4000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.6050 X 2.4000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179120, 368375), (218360, 407575)].
[INFO CTS-0024]  Normalized sink region: [(12.7943, 26.3125), (15.5971, 29.1125)].
[INFO CTS-0025]     Width:  2.8029.
[INFO CTS-0026]     Height: 2.8000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.4014 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(179500, 368375), (229280, 413175)].
[INFO CTS-0024]  Normalized sink region: [(12.8214, 26.3125), (16.3771, 29.5125)].
[INFO CTS-0025]     Width:  3.5557.
[INFO CTS-0026]     Height: 3.2000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.7779 X 3.2000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(175700, 365225), (227480, 413175)].
[INFO CTS-0024]  Normalized sink region: [(12.55, 26.0875), (16.2486, 29.5125)].
[INFO CTS-0025]     Width:  3.6986.
[INFO CTS-0026]     Height: 3.4250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8493 X 3.4250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(177600, 309225), (230420, 345975)].
[INFO CTS-0024]  Normalized sink region: [(12.6857, 22.0875), (16.4586, 24.7125)].
[INFO CTS-0025]     Width:  3.7729.
[INFO CTS-0026]     Height: 2.6250.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.8864 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Out of 16 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0027] Generating H-Tree topology for net lut/_023_.
[INFO CTS-0028]  Total number of sinks: 16.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(663190, 310205), (692830, 330645)].
[INFO CTS-0024]  Normalized sink region: [(47.3707, 22.1575), (49.4879, 23.6175)].
[INFO CTS-0025]     Width:  2.1171.
[INFO CTS-0026]     Height: 1.4600.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 1.0586 X 1.4600
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 323424 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 16.
[INFO CTS-0018]     Created 25 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 25 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:2, 5:2, 6:3, 7:1, 8:2, 9:3, 10:2, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:3, 8:1, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:2, 8:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:2, 9:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 10:3..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 7:3, 8:3, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:3, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:1, 7:1, 8:2, 10:3..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:1, 7:1, 9:3, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:1, 9:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 5:1, 6:2, 7:1, 9:2, 11:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:1, 8:3, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:5, 9:2, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:3, 7:1, 8:1, 9:1, 10:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 9:3, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 120
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 393.29 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 27.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[9\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[8\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 24.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.52 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[7\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[6\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 72.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.30 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[5\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.66 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[4\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 23.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.58 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.83 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[3\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[2\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[1\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.78 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.47 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[15\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.69 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.25 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 60.57 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[14\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 53.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.92 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.99 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.12 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.38 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[13\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 30.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.43 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.34 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.76 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[12\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.75 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 22.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.28 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.05 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 34.61 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.64 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.22 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.85 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.36 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[11\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.51 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.77 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.41 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 55.01 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.72 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 29.98 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.50 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.19 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 32.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 50.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 46.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.71 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[10\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 33.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/_0846_"
[INFO CTS-0099]  Sinks 64
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.06 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[4\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[0\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[1\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.32 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[13\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[12\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.54 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[11\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.53 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[10\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 47.56 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[9\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[8\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 31.21 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[7\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[6\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[5\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[23\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[22\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.82 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[21\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 45.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[20\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.73 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[19\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[18\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[17\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.31 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[16\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[15\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 43.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[14\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 52.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[3\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 35.40 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[2\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 44.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[31\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[30\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 54.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[29\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 51.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[28\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[27\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.07 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[26\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[25\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 48.63 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/gen_sub_units_scm\[0\].sub_unit_i/gen_cg_word_iter\[24\].cg_i.clk_o"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.59 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0098] Clock net "lut/_023_"
[INFO CTS-0099]  Sinks 16
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 36.23 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -3.63

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.19

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.19

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2474_/G ^
   0.46
_484_/CK ^
   0.11      0.00       0.35


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_221_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.01    0.00    0.32 ^ lut/_221_/RN (DFFR_X2)
                                  0.32   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   13.18                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/_128_/ZN (NAND2_X1)
     1   25.61                           lut/_023_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.51                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   13.31                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_12/A (INV_X1)
                  0.00    0.01    0.25 ^ net399_12/ZN (INV_X1)
     1    1.07                           net416 (net)
                  0.00    0.00    0.25 ^ lut/_221_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.18    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2429_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.49                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   32.25                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.49                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.42                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     7   13.63                           clknet_3_4__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net1110_712/A (INV_X1)
                  0.00    0.01    1.76 v net1110_712/ZN (INV_X1)
     1    1.00                           net1116 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.05    1.81 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2925_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.81 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2429_/A2 (AND2_X1)
                                  1.81   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.49                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   32.25                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.49                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.42                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8   15.49                           clknet_3_6__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__664/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__664/ZN (INV_X1)
     1    0.98                           net1068 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2429_/A1 (AND2_X1)
                          0.00    1.76   clock reconvergence pessimism
                          0.00    1.76   clock gating hold time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: we_i (input port clocked by clk_i)
Endpoint: lut/_227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ we_i (in)
     1   12.80                           we_i (net)
                  0.00    0.00    0.30 ^ input37/A (BUF_X16)
                  0.01    0.03    0.33 ^ input37/Z (BUF_X16)
    38  113.44                           net37 (net)
                  0.01    0.00    0.33 ^ lut/_201_/B1 (OAI21_X1)
                  0.01    0.01    0.34 v lut/_201_/ZN (OAI21_X1)
     1    1.20                           lut/_010_ (net)
                  0.01    0.00    0.34 v lut/_227_/D (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   13.18                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/_128_/ZN (NAND2_X1)
     1   25.61                           lut/_023_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.51                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   17.03                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_6/A (INV_X1)
                  0.00    0.01    0.25 ^ net399_6/ZN (INV_X1)
     1    1.07                           net410 (net)
                  0.00    0.00    0.25 ^ lut/_227_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   library hold time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.04    0.03    0.36 ^ _479_/RN (DFFR_X1)
                                  0.36   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.41                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.81   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2923_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2427_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   53.25                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.09                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    1.60 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.43                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.30                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.36                           clknet_3_4__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net982_582/A (INV_X1)
                  0.00    0.01    1.76 v net982_582/ZN (INV_X1)
     1    1.00                           net986 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/GN (DLL_X1)
                  0.01    0.07    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/Q (DLL_X1)
     1    0.97                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A2 (AND2_X1)
                                  1.82   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.42                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.30                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.25                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    10   17.14                           clknet_3_5__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/A (INV_X1)
                  0.00    0.01    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/ZN (INV_X1)
     1    1.02                           net938 (net)
                  0.00    0.00    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   18.05                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _485_/CK (DFFR_X2)
                  0.01    0.10    0.21 v _485_/Q (DFFR_X2)
     5    8.95                           rdata_o_q[8] (net)
                  0.01    0.00    0.21 v fp_adder/converter/_176_/A2 (NOR2_X1)
                  0.03    0.04    0.26 ^ fp_adder/converter/_176_/ZN (NOR2_X1)
     2    4.85                           fp_adder/converter/_108_ (net)
                  0.03    0.00    0.26 ^ fp_adder/converter/_178_/A1 (NAND2_X2)
                  0.02    0.03    0.28 v fp_adder/converter/_178_/ZN (NAND2_X2)
     3    9.19                           fp_adder/converter/_110_ (net)
                  0.02    0.00    0.28 v fp_adder/converter/_189_/A2 (NOR2_X1)
                  0.04    0.06    0.35 ^ fp_adder/converter/_189_/ZN (NOR2_X1)
     2    7.95                           fp_adder/converter/_121_ (net)
                  0.04    0.00    0.35 ^ fp_adder/converter/_192_/A1 (NAND2_X4)
                  0.02    0.03    0.38 v fp_adder/converter/_192_/ZN (NAND2_X4)
    11   24.92                           fp_adder/converter/_124_ (net)
                  0.02    0.00    0.38 v fp_adder/converter/_193_/A2 (NAND2_X4)
                  0.02    0.04    0.42 ^ fp_adder/converter/_193_/ZN (NAND2_X4)
    14   32.36                           fp_adder/converter/_125_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_329_/A1 (NAND3_X1)
                  0.02    0.03    0.45 v fp_adder/converter/_329_/ZN (NAND3_X1)
     2    3.98                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.45 v fp_adder/converter/_334_/A (XOR2_X1)
                  0.01    0.06    0.50 v fp_adder/converter/_334_/Z (XOR2_X1)
     1    2.89                           fp_adder/converter/_093_ (net)
                  0.01    0.00    0.50 v fp_adder/converter/_335_/B1 (OAI21_X2)
                  0.03    0.04    0.54 ^ fp_adder/converter/_335_/ZN (OAI21_X2)
     3    8.33                           fp_adder/operand_fp16_fp32[26] (net)
                  0.03    0.00    0.54 ^ fp_adder/adder/adder/_1264_/A (INV_X1)
                  0.01    0.01    0.56 v fp_adder/adder/adder/_1264_/ZN (INV_X1)
     2    3.36                           fp_adder/adder/adder/_0376_ (net)
                  0.01    0.00    0.56 v fp_adder/adder/adder/_1265_/A1 (NAND2_X1)
                  0.01    0.02    0.58 ^ fp_adder/adder/adder/_1265_/ZN (NAND2_X1)
     2    3.72                           fp_adder/adder/adder/_0377_ (net)
                  0.01    0.00    0.58 ^ fp_adder/adder/adder/_1266_/A2 (NAND2_X1)
                  0.01    0.02    0.60 v fp_adder/adder/adder/_1266_/ZN (NAND2_X1)
     4    6.10                           fp_adder/adder/adder/_0378_ (net)
                  0.01    0.00    0.60 v fp_adder/adder/adder/_1272_/A1 (NOR2_X1)
                  0.03    0.04    0.65 ^ fp_adder/adder/adder/_1272_/ZN (NOR2_X1)
     3    5.51                           fp_adder/adder/adder/_0384_ (net)
                  0.03    0.00    0.65 ^ fp_adder/adder/adder/_1295_/A2 (NAND2_X1)
                  0.01    0.02    0.66 v fp_adder/adder/adder/_1295_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/adder/_0407_ (net)
                  0.01    0.00    0.66 v fp_adder/adder/adder/_1299_/A1 (NAND2_X1)
                  0.02    0.03    0.70 ^ fp_adder/adder/adder/_1299_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.70 ^ fp_adder/adder/adder/_1301_/A1 (NAND2_X1)
                  0.01    0.02    0.72 v fp_adder/adder/adder/_1301_/ZN (NAND2_X1)
     1    3.00                           fp_adder/adder/adder/_0413_ (net)
                  0.01    0.00    0.72 v fp_adder/adder/adder/_1311_/A1 (NAND2_X2)
                  0.02    0.02    0.74 ^ fp_adder/adder/adder/_1311_/ZN (NAND2_X2)
     2    9.37                           fp_adder/adder/adder/_0423_ (net)
                  0.02    0.00    0.74 ^ fp_adder/adder/adder/_1313_/A1 (NAND2_X4)
                  0.10    0.11    0.85 v fp_adder/adder/adder/_1313_/ZN (NAND2_X4)
   106  221.63                           fp_adder/adder/adder/_0425_ (net)
                  0.10    0.01    0.86 v fp_adder/adder/adder/_1334_/A (INV_X8)
                  0.03    0.05    0.92 ^ fp_adder/adder/adder/_1334_/ZN (INV_X8)
    19   40.97                           fp_adder/adder/adder/_0440_ (net)
                  0.03    0.00    0.92 ^ fp_adder/adder/adder/_1352_/A1 (NAND2_X1)
                  0.02    0.03    0.94 v fp_adder/adder/adder/_1352_/ZN (NAND2_X1)
     1    5.84                           fp_adder/adder/adder/_0455_ (net)
                  0.02    0.00    0.94 v fp_adder/adder/adder/_1356_/A1 (NAND2_X4)
                  0.03    0.04    0.99 ^ fp_adder/adder/adder/_1356_/ZN (NAND2_X4)
    25   53.62                           fp_adder/adder/adder/_0459_ (net)
                  0.03    0.00    0.99 ^ fp_adder/adder/adder/_1359_/A2 (NAND2_X1)
                  0.02    0.04    1.03 v fp_adder/adder/adder/_1359_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0462_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1382_/A1 (NAND3_X2)
                  0.02    0.03    1.05 ^ fp_adder/adder/adder/_1382_/ZN (NAND3_X2)
     4    8.57                           fp_adder/adder/adder/_0485_ (net)
                  0.02    0.00    1.05 ^ fp_adder/adder/adder/_1393_/A1 (NAND2_X1)
                  0.01    0.02    1.07 v fp_adder/adder/adder/_1393_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/adder/_0496_ (net)
                  0.01    0.00    1.07 v fp_adder/adder/adder/_1413_/A1 (NAND2_X1)
                  0.02    0.03    1.10 ^ fp_adder/adder/adder/_1413_/ZN (NAND2_X1)
     1    6.13                           fp_adder/adder/adder/_0516_ (net)
                  0.02    0.00    1.10 ^ fp_adder/adder/adder/_1417_/A1 (NAND2_X4)
                  0.03    0.04    1.14 v fp_adder/adder/adder/_1417_/ZN (NAND2_X4)
    31   53.19                           fp_adder/adder/adder/_0520_ (net)
                  0.03    0.00    1.14 v fp_adder/adder/adder/_1574_/A1 (NAND2_X1)
                  0.02    0.03    1.17 ^ fp_adder/adder/adder/_1574_/ZN (NAND2_X1)
     2    3.69                           fp_adder/adder/adder/_0677_ (net)
                  0.02    0.00    1.17 ^ fp_adder/adder/adder/_1575_/A1 (NAND2_X1)
                  0.01    0.02    1.18 v fp_adder/adder/adder/_1575_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/adder/_0678_ (net)
                  0.01    0.00    1.18 v fp_adder/adder/adder/_1577_/A1 (NAND2_X1)
                  0.01    0.01    1.20 ^ fp_adder/adder/adder/_1577_/ZN (NAND2_X1)
     1    1.05                           fp_adder/adder/adder/_0680_ (net)
                  0.01    0.00    1.20 ^ fp_adder/adder/adder/_1578_/A2 (AND2_X1)
                  0.01    0.04    1.23 ^ fp_adder/adder/adder/_1578_/ZN (AND2_X1)
     2    3.65                           fp_adder/adder/adder/_0681_ (net)
                  0.01    0.00    1.23 ^ fp_adder/adder/adder/_1579_/A1 (NAND2_X1)
                  0.01    0.02    1.25 v fp_adder/adder/adder/_1579_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0682_ (net)
                  0.01    0.00    1.25 v fp_adder/adder/adder/_1593_/A1 (NAND3_X1)
                  0.01    0.02    1.27 ^ fp_adder/adder/adder/_1593_/ZN (NAND3_X1)
     1    1.83                           fp_adder/adder/adder/_0696_ (net)
                  0.01    0.00    1.27 ^ fp_adder/adder/adder/_1601_/A1 (NAND2_X1)
                  0.01    0.01    1.28 v fp_adder/adder/adder/_1601_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/adder/_0704_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_1602_/A (INV_X1)
                  0.01    0.02    1.30 ^ fp_adder/adder/adder/_1602_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/adder/_0705_ (net)
                  0.01    0.00    1.30 ^ fp_adder/adder/adder/_1629_/A1 (NAND3_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_1629_/ZN (NAND3_X1)
     1    1.70                           fp_adder/adder/adder/_0732_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_1641_/A1 (NOR2_X1)
                  0.02    0.02    1.34 ^ fp_adder/adder/adder/_1641_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/adder/_0744_ (net)
                  0.02    0.00    1.34 ^ fp_adder/adder/adder/_1642_/A2 (NAND2_X1)
                  0.01    0.02    1.36 v fp_adder/adder/adder/_1642_/ZN (NAND2_X1)
     1    1.85                           fp_adder/adder/adder/_0745_ (net)
                  0.01    0.00    1.36 v fp_adder/adder/adder/_1649_/A1 (NAND2_X1)
                  0.01    0.01    1.37 ^ fp_adder/adder/adder/_1649_/ZN (NAND2_X1)
     1    1.86                           fp_adder/adder/adder/_0752_ (net)
                  0.01    0.00    1.37 ^ fp_adder/adder/adder/_1669_/A1 (NAND2_X1)
                  0.01    0.02    1.39 v fp_adder/adder/adder/_1669_/ZN (NAND2_X1)
     2    5.25                           fp_adder/adder/adder/_0772_ (net)
                  0.01    0.00    1.39 v fp_adder/adder/adder/_1681_/A1 (NAND3_X1)
                  0.02    0.03    1.42 ^ fp_adder/adder/adder/_1681_/ZN (NAND3_X1)
     3    5.31                           fp_adder/adder/adder/_0784_ (net)
                  0.02    0.00    1.42 ^ fp_adder/adder/adder/_1867_/A1 (NAND4_X1)
                  0.02    0.03    1.44 v fp_adder/adder/adder/_1867_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/adder/_0970_ (net)
                  0.02    0.00    1.44 v fp_adder/adder/adder/_1868_/A1 (NAND2_X1)
                  0.02    0.04    1.48 ^ fp_adder/adder/adder/_1868_/ZN (NAND2_X1)
     3    8.09                           fp_adder/adder/adder/_0971_ (net)
                  0.02    0.00    1.48 ^ fp_adder/adder/adder/_1948_/A1 (NAND2_X1)
                  0.01    0.02    1.50 v fp_adder/adder/adder/_1948_/ZN (NAND2_X1)
     1    3.10                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.50 v fp_adder/adder/adder/_1960_/A1 (NAND2_X2)
                  0.02    0.03    1.53 ^ fp_adder/adder/adder/_1960_/ZN (NAND2_X2)
     4   11.56                           fp_adder/adder/adder/_1063_ (net)
                  0.02    0.00    1.53 ^ fp_adder/adder/adder/_2053_/A1 (NAND2_X1)
                  0.01    0.02    1.55 v fp_adder/adder/adder/_2053_/ZN (NAND2_X1)
     1    3.13                           fp_adder/adder/adder/_0047_ (net)
                  0.01    0.00    1.55 v fp_adder/adder/adder/_2074_/A1 (NAND2_X2)
                  0.02    0.03    1.57 ^ fp_adder/adder/adder/_2074_/ZN (NAND2_X2)
     5   11.86                           fp_adder/adder/adder/_0070_ (net)
                  0.02    0.00    1.57 ^ fp_adder/adder/adder/_2234_/A1 (NAND2_X1)
                  0.01    0.02    1.59 v fp_adder/adder/adder/_2234_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_0225_ (net)
                  0.01    0.00    1.59 v fp_adder/adder/adder/_2236_/A1 (NAND2_X1)
                  0.02    0.03    1.62 ^ fp_adder/adder/adder/_2236_/ZN (NAND2_X1)
     3    7.95                           fp_adder/adder/adder/_0228_ (net)
                  0.02    0.00    1.62 ^ fp_adder/adder/adder/_2241_/A1 (NAND2_X1)
                  0.01    0.02    1.63 v fp_adder/adder/adder/_2241_/ZN (NAND2_X1)
     1    1.62                           fp_adder/adder/adder/_0231_ (net)
                  0.01    0.00    1.63 v fp_adder/adder/adder/_2242_/A1 (NAND2_X1)
                  0.02    0.03    1.66 ^ fp_adder/adder/adder/_2242_/ZN (NAND2_X1)
     2    6.24                           fp_adder/adder/adder/_0232_ (net)
                  0.02    0.00    1.66 ^ fp_adder/adder/adder/_2245_/A1 (NAND2_X1)
                  0.01    0.02    1.68 v fp_adder/adder/adder/_2245_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0234_ (net)
                  0.01    0.00    1.68 v fp_adder/adder/adder/_2249_/A1 (NAND3_X1)
                  0.02    0.02    1.70 ^ fp_adder/adder/adder/_2249_/ZN (NAND3_X1)
     1    3.60                           fp_adder/adder/adder/_0239_ (net)
                  0.02    0.00    1.70 ^ fp_adder/adder/adder/_2250_/A2 (NAND2_X2)
                  0.02    0.03    1.72 v fp_adder/adder/adder/_2250_/ZN (NAND2_X2)
     6   14.24                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.02    0.00    1.73 v fp_adder/adder/norm/LOD/_169_/A2 (NOR2_X1)
                  0.02    0.04    1.77 ^ fp_adder/adder/norm/LOD/_169_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_125_ (net)
                  0.02    0.00    1.77 ^ fp_adder/adder/norm/LOD/_170_/A2 (NAND2_X1)
                  0.01    0.02    1.79 v fp_adder/adder/norm/LOD/_170_/ZN (NAND2_X1)
     2    4.97                           fp_adder/adder/norm/LOD/_126_ (net)
                  0.01    0.00    1.79 v fp_adder/adder/norm/LOD/_171_/A2 (NOR2_X2)
                  0.03    0.05    1.84 ^ fp_adder/adder/norm/LOD/_171_/ZN (NOR2_X2)
     5   10.26                           fp_adder/adder/norm/LOD/_127_ (net)
                  0.03    0.00    1.84 ^ fp_adder/adder/norm/LOD/_191_/A1 (NAND2_X2)
                  0.02    0.03    1.87 v fp_adder/adder/norm/LOD/_191_/ZN (NAND2_X2)
     6   14.81                           fp_adder/adder/norm/LOD/_147_ (net)
                  0.02    0.00    1.87 v fp_adder/adder/norm/LOD/_235_/A2 (NOR2_X1)
                  0.04    0.07    1.94 ^ fp_adder/adder/norm/LOD/_235_/ZN (NOR2_X1)
     3    8.33                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.04    0.00    1.94 ^ fp_adder/adder/norm/LOD/_236_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/LOD/_236_/ZN (NAND2_X1)
     1    1.56                           fp_adder/adder/norm/LOD/_034_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/LOD/_237_/A2 (NAND2_X1)
                  0.01    0.02    1.98 ^ fp_adder/adder/norm/LOD/_237_/ZN (NAND2_X1)
     1    3.62                           fp_adder/adder/norm/LOD/_035_ (net)
                  0.01    0.00    1.98 ^ fp_adder/adder/norm/LOD/_238_/A (INV_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/LOD/_238_/ZN (INV_X1)
     1    3.06                           fp_adder/adder/norm/LOD/_036_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/LOD/_277_/A1 (NAND2_X2)
                  0.02    0.03    2.02 ^ fp_adder/adder/norm/LOD/_277_/ZN (NAND2_X2)
     4   15.92                           fp_adder/adder/norm/Mant_leadingOne_D[0] (net)
                  0.02    0.00    2.02 ^ fp_adder/adder/norm/_1481_/A2 (NOR2_X1)
                  0.01    0.01    2.03 v fp_adder/adder/norm/_1481_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/norm/_0042_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1482_/B2 (OAI21_X1)
                  0.02    0.03    2.06 ^ fp_adder/adder/norm/_1482_/ZN (OAI21_X1)
     1    1.87                           fp_adder/adder/norm/_0051_ (net)
                  0.02    0.00    2.06 ^ fp_adder/adder/norm/_1494_/A1 (NAND2_X1)
                  0.01    0.02    2.08 v fp_adder/adder/norm/_1494_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/norm/_0178_ (net)
                  0.01    0.00    2.08 v fp_adder/adder/norm/_1498_/A1 (NAND2_X1)
                  0.01    0.01    2.09 ^ fp_adder/adder/norm/_1498_/ZN (NAND2_X1)
     1    1.92                           fp_adder/adder/norm/_0222_ (net)
                  0.01    0.00    2.09 ^ fp_adder/adder/norm/_1519_/A1 (NAND2_X1)
                  0.01    0.02    2.11 v fp_adder/adder/norm/_1519_/ZN (NAND2_X1)
     2    3.21                           fp_adder/adder/norm/_0453_ (net)
                  0.01    0.00    2.11 v fp_adder/adder/norm/_1528_/A1 (NAND2_X1)
                  0.01    0.01    2.12 ^ fp_adder/adder/norm/_1528_/ZN (NAND2_X1)
     1    1.79                           fp_adder/adder/norm/_0552_ (net)
                  0.01    0.00    2.12 ^ fp_adder/adder/norm/_1530_/A1 (NAND2_X1)
                  0.01    0.01    2.14 v fp_adder/adder/norm/_1530_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0574_ (net)
                  0.01    0.00    2.14 v fp_adder/adder/norm/_1532_/A1 (NAND2_X1)
                  0.01    0.02    2.15 ^ fp_adder/adder/norm/_1532_/ZN (NAND2_X1)
     1    3.19                           fp_adder/adder/norm/_0596_ (net)
                  0.01    0.00    2.15 ^ fp_adder/adder/norm/_1534_/A1 (NAND2_X2)
                  0.02    0.03    2.18 v fp_adder/adder/norm/_1534_/ZN (NAND2_X2)
     4   15.66                           fp_adder/adder/norm/_0609_ (net)
                  0.02    0.00    2.18 v fp_adder/adder/norm/_1536_/A1 (NAND2_X4)
                  0.03    0.04    2.22 ^ fp_adder/adder/norm/_1536_/ZN (NAND2_X4)
    10   38.83                           fp_adder/adder/norm/_0622_ (net)
                  0.03    0.00    2.22 ^ fp_adder/adder/norm/_1540_/A1 (NAND2_X1)
                  0.02    0.03    2.24 v fp_adder/adder/norm/_1540_/ZN (NAND2_X1)
     1    5.87                           fp_adder/adder/norm/_0636_ (net)
                  0.02    0.00    2.24 v fp_adder/adder/norm/_1542_/A1 (NAND2_X4)
                  0.10    0.11    2.36 ^ fp_adder/adder/norm/_1542_/ZN (NAND2_X4)
    81  192.12                           fp_adder/adder/norm/_0638_ (net)
                  0.11    0.01    2.36 ^ fp_adder/adder/norm/_1547_/A2 (NAND3_X4)
                  0.03    0.05    2.41 v fp_adder/adder/norm/_1547_/ZN (NAND3_X4)
     6   19.19                           fp_adder/adder/norm/_0643_ (net)
                  0.03    0.00    2.41 v fp_adder/adder/norm/_1562_/A1 (NAND4_X4)
                  0.06    0.07    2.49 ^ fp_adder/adder/norm/_1562_/ZN (NAND4_X4)
    41   86.53                           fp_adder/adder/norm/_0658_ (net)
                  0.06    0.01    2.50 ^ fp_adder/adder/norm/_1563_/A2 (NAND2_X4)
                  0.03    0.05    2.55 v fp_adder/adder/norm/_1563_/ZN (NAND2_X4)
    22   55.54                           fp_adder/adder/norm/_0659_ (net)
                  0.03    0.00    2.55 v fp_adder/adder/norm/_1564_/A (INV_X8)
                  0.03    0.05    2.60 ^ fp_adder/adder/norm/_1564_/ZN (INV_X8)
    40   96.94                           fp_adder/adder/norm/_0660_ (net)
                  0.03    0.01    2.60 ^ fp_adder/adder/norm/_1765_/A1 (NAND3_X1)
                  0.02    0.04    2.64 v fp_adder/adder/norm/_1765_/ZN (NAND3_X1)
     3    5.40                           fp_adder/adder/norm/_0861_ (net)
                  0.02    0.00    2.64 v fp_adder/adder/norm/_2025_/A1 (NAND3_X1)
                  0.02    0.03    2.66 ^ fp_adder/adder/norm/_2025_/ZN (NAND3_X1)
     2    3.49                           fp_adder/adder/norm/_1121_ (net)
                  0.02    0.00    2.66 ^ fp_adder/adder/norm/_2142_/A2 (NAND2_X1)
                  0.01    0.02    2.68 v fp_adder/adder/norm/_2142_/ZN (NAND2_X1)
     1    2.10                           fp_adder/adder/norm/_1238_ (net)
                  0.01    0.00    2.68 v fp_adder/adder/norm/_2143_/A (INV_X1)
                  0.01    0.02    2.70 ^ fp_adder/adder/norm/_2143_/ZN (INV_X1)
     2    3.58                           fp_adder/adder/norm/_1239_ (net)
                  0.01    0.00    2.70 ^ fp_adder/adder/norm/_2144_/A1 (NAND2_X1)
                  0.02    0.02    2.71 v fp_adder/adder/norm/_2144_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/norm/_1240_ (net)
                  0.02    0.00    2.71 v fp_adder/adder/norm/_2145_/A1 (NAND2_X1)
                  0.02    0.02    2.74 ^ fp_adder/adder/norm/_2145_/ZN (NAND2_X1)
     2    3.42                           fp_adder/adder/norm/_1241_ (net)
                  0.02    0.00    2.74 ^ fp_adder/adder/norm/_2221_/A2 (NAND2_X1)
                  0.01    0.02    2.76 v fp_adder/adder/norm/_2221_/ZN (NAND2_X1)
     1    2.01                           fp_adder/adder/norm/_1317_ (net)
                  0.01    0.00    2.76 v fp_adder/adder/norm/_2222_/A1 (NAND2_X1)
                  0.01    0.01    2.77 ^ fp_adder/adder/norm/_2222_/ZN (NAND2_X1)
     1    1.75                           fp_adder/adder/norm/_1318_ (net)
                  0.01    0.00    2.77 ^ fp_adder/adder/norm/_2223_/A2 (NAND2_X1)
                  0.01    0.02    2.79 v fp_adder/adder/norm/_2223_/ZN (NAND2_X1)
     1    3.34                           fp_adder/adder/norm/_1319_ (net)
                  0.01    0.00    2.79 v fp_adder/adder/norm/_2224_/A2 (NOR2_X2)
                  0.03    0.04    2.83 ^ fp_adder/adder/norm/_2224_/ZN (NOR2_X2)
     3    9.18                           fp_adder/adder/norm/_1320_ (net)
                  0.03    0.00    2.83 ^ fp_adder/adder/norm/_2225_/A3 (NAND3_X2)
                  0.02    0.03    2.86 v fp_adder/adder/norm/_2225_/ZN (NAND3_X2)
     3    6.88                           fp_adder/adder/norm/_1321_ (net)
                  0.02    0.00    2.86 v fp_adder/adder/norm/_2262_/A1 (NOR2_X2)
                  0.04    0.05    2.92 ^ fp_adder/adder/norm/_2262_/ZN (NOR2_X2)
     7   14.40                           fp_adder/adder/norm/_1358_ (net)
                  0.04    0.00    2.92 ^ fp_adder/adder/norm/_2333_/A1 (NAND2_X1)
                  0.02    0.03    2.95 v fp_adder/adder/norm/_2333_/ZN (NAND2_X1)
     2    5.70                           fp_adder/adder/norm/_1429_ (net)
                  0.02    0.00    2.95 v fp_adder/adder/norm/_2334_/A2 (NOR2_X2)
                  0.04    0.06    3.01 ^ fp_adder/adder/norm/_2334_/ZN (NOR2_X2)
     7   13.60                           fp_adder/adder/norm/_1430_ (net)
                  0.04    0.00    3.01 ^ fp_adder/adder/norm/_2416_/A1 (NAND4_X1)
                  0.02    0.03    3.04 v fp_adder/adder/norm/_2416_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    3.04 v fp_adder/adder/norm/_2417_/A1 (NAND2_X1)
                  0.02    0.03    3.07 ^ fp_adder/adder/norm/_2417_/ZN (NAND2_X1)
     3    6.05                           fp_adder/adder/norm/_0041_ (net)
                  0.02    0.00    3.07 ^ fp_adder/adder/norm/_2427_/A1 (NAND2_X1)
                  0.01    0.02    3.08 v fp_adder/adder/norm/_2427_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0050_ (net)
                  0.01    0.00    3.08 v fp_adder/adder/norm/_2430_/A1 (NAND2_X1)
                  0.02    0.02    3.11 ^ fp_adder/adder/norm/_2430_/ZN (NAND2_X1)
     3    5.83                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    3.11 ^ fp_adder/adder/norm/_2442_/A1 (NAND2_X1)
                  0.01    0.01    3.12 v fp_adder/adder/norm/_2442_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0065_ (net)
                  0.01    0.00    3.12 v fp_adder/adder/norm/_2445_/A1 (NAND2_X1)
                  0.01    0.02    3.14 ^ fp_adder/adder/norm/_2445_/ZN (NAND2_X1)
     2    4.17                           fp_adder/adder/norm/_0068_ (net)
                  0.01    0.00    3.14 ^ fp_adder/adder/norm/_2451_/A1 (NAND2_X1)
                  0.01    0.02    3.16 v fp_adder/adder/norm/_2451_/ZN (NAND2_X1)
     2    3.43                           fp_adder/adder/norm/_0074_ (net)
                  0.01    0.00    3.16 v fp_adder/adder/norm/_2452_/A1 (NAND2_X1)
                  0.01    0.01    3.18 ^ fp_adder/adder/norm/_2452_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/norm/_0075_ (net)
                  0.01    0.00    3.18 ^ fp_adder/adder/norm/_2455_/A1 (NAND2_X1)
                  0.01    0.01    3.19 v fp_adder/adder/norm/_2455_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0078_ (net)
                  0.01    0.00    3.19 v fp_adder/adder/norm/_2457_/A1 (NAND2_X1)
                  0.02    0.02    3.21 ^ fp_adder/adder/norm/_2457_/ZN (NAND2_X1)
     2    5.55                           result_int_d[30] (net)
                  0.02    0.00    3.21 ^ _435_/A4 (NAND4_X1)
                  0.03    0.03    3.24 v _435_/ZN (NAND4_X1)
     1    1.64                           _146_ (net)
                  0.03    0.00    3.24 v _436_/A2 (NAND2_X1)
                  0.01    0.02    3.27 ^ _436_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.27 ^ _475_/D (DFFR_X1)
                                  3.27   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   58.75                           clknet_3_5_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_10__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_10__f_clk_i/Z (BUF_X32)
     8   11.95                           clknet_4_10__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _475_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                         -0.03    3.08   library setup time
                                  3.08   data required time
-----------------------------------------------------------------------------
                                  3.08   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.04    0.03    0.36 ^ _479_/RN (DFFR_X1)
                                  0.36   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.41                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.81   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2923_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2427_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   53.25                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.09                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    1.60 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.43                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.30                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.36                           clknet_3_4__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net982_582/A (INV_X1)
                  0.00    0.01    1.76 v net982_582/ZN (INV_X1)
     1    1.00                           net986 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/GN (DLL_X1)
                  0.01    0.07    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/Q (DLL_X1)
     1    0.97                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A2 (AND2_X1)
                                  1.82   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.42                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.30                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.25                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    10   17.14                           clknet_3_5__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/A (INV_X1)
                  0.00    0.01    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/ZN (INV_X1)
     1    1.02                           net938 (net)
                  0.00    0.00    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   18.05                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _485_/CK (DFFR_X2)
                  0.01    0.10    0.21 v _485_/Q (DFFR_X2)
     5    8.95                           rdata_o_q[8] (net)
                  0.01    0.00    0.21 v fp_adder/converter/_176_/A2 (NOR2_X1)
                  0.03    0.04    0.26 ^ fp_adder/converter/_176_/ZN (NOR2_X1)
     2    4.85                           fp_adder/converter/_108_ (net)
                  0.03    0.00    0.26 ^ fp_adder/converter/_178_/A1 (NAND2_X2)
                  0.02    0.03    0.28 v fp_adder/converter/_178_/ZN (NAND2_X2)
     3    9.19                           fp_adder/converter/_110_ (net)
                  0.02    0.00    0.28 v fp_adder/converter/_189_/A2 (NOR2_X1)
                  0.04    0.06    0.35 ^ fp_adder/converter/_189_/ZN (NOR2_X1)
     2    7.95                           fp_adder/converter/_121_ (net)
                  0.04    0.00    0.35 ^ fp_adder/converter/_192_/A1 (NAND2_X4)
                  0.02    0.03    0.38 v fp_adder/converter/_192_/ZN (NAND2_X4)
    11   24.92                           fp_adder/converter/_124_ (net)
                  0.02    0.00    0.38 v fp_adder/converter/_193_/A2 (NAND2_X4)
                  0.02    0.04    0.42 ^ fp_adder/converter/_193_/ZN (NAND2_X4)
    14   32.36                           fp_adder/converter/_125_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_329_/A1 (NAND3_X1)
                  0.02    0.03    0.45 v fp_adder/converter/_329_/ZN (NAND3_X1)
     2    3.98                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.45 v fp_adder/converter/_334_/A (XOR2_X1)
                  0.01    0.06    0.50 v fp_adder/converter/_334_/Z (XOR2_X1)
     1    2.89                           fp_adder/converter/_093_ (net)
                  0.01    0.00    0.50 v fp_adder/converter/_335_/B1 (OAI21_X2)
                  0.03    0.04    0.54 ^ fp_adder/converter/_335_/ZN (OAI21_X2)
     3    8.33                           fp_adder/operand_fp16_fp32[26] (net)
                  0.03    0.00    0.54 ^ fp_adder/adder/adder/_1264_/A (INV_X1)
                  0.01    0.01    0.56 v fp_adder/adder/adder/_1264_/ZN (INV_X1)
     2    3.36                           fp_adder/adder/adder/_0376_ (net)
                  0.01    0.00    0.56 v fp_adder/adder/adder/_1265_/A1 (NAND2_X1)
                  0.01    0.02    0.58 ^ fp_adder/adder/adder/_1265_/ZN (NAND2_X1)
     2    3.72                           fp_adder/adder/adder/_0377_ (net)
                  0.01    0.00    0.58 ^ fp_adder/adder/adder/_1266_/A2 (NAND2_X1)
                  0.01    0.02    0.60 v fp_adder/adder/adder/_1266_/ZN (NAND2_X1)
     4    6.10                           fp_adder/adder/adder/_0378_ (net)
                  0.01    0.00    0.60 v fp_adder/adder/adder/_1272_/A1 (NOR2_X1)
                  0.03    0.04    0.65 ^ fp_adder/adder/adder/_1272_/ZN (NOR2_X1)
     3    5.51                           fp_adder/adder/adder/_0384_ (net)
                  0.03    0.00    0.65 ^ fp_adder/adder/adder/_1295_/A2 (NAND2_X1)
                  0.01    0.02    0.66 v fp_adder/adder/adder/_1295_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/adder/_0407_ (net)
                  0.01    0.00    0.66 v fp_adder/adder/adder/_1299_/A1 (NAND2_X1)
                  0.02    0.03    0.70 ^ fp_adder/adder/adder/_1299_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.70 ^ fp_adder/adder/adder/_1301_/A1 (NAND2_X1)
                  0.01    0.02    0.72 v fp_adder/adder/adder/_1301_/ZN (NAND2_X1)
     1    3.00                           fp_adder/adder/adder/_0413_ (net)
                  0.01    0.00    0.72 v fp_adder/adder/adder/_1311_/A1 (NAND2_X2)
                  0.02    0.02    0.74 ^ fp_adder/adder/adder/_1311_/ZN (NAND2_X2)
     2    9.37                           fp_adder/adder/adder/_0423_ (net)
                  0.02    0.00    0.74 ^ fp_adder/adder/adder/_1313_/A1 (NAND2_X4)
                  0.10    0.11    0.85 v fp_adder/adder/adder/_1313_/ZN (NAND2_X4)
   106  221.63                           fp_adder/adder/adder/_0425_ (net)
                  0.10    0.01    0.86 v fp_adder/adder/adder/_1334_/A (INV_X8)
                  0.03    0.05    0.92 ^ fp_adder/adder/adder/_1334_/ZN (INV_X8)
    19   40.97                           fp_adder/adder/adder/_0440_ (net)
                  0.03    0.00    0.92 ^ fp_adder/adder/adder/_1352_/A1 (NAND2_X1)
                  0.02    0.03    0.94 v fp_adder/adder/adder/_1352_/ZN (NAND2_X1)
     1    5.84                           fp_adder/adder/adder/_0455_ (net)
                  0.02    0.00    0.94 v fp_adder/adder/adder/_1356_/A1 (NAND2_X4)
                  0.03    0.04    0.99 ^ fp_adder/adder/adder/_1356_/ZN (NAND2_X4)
    25   53.62                           fp_adder/adder/adder/_0459_ (net)
                  0.03    0.00    0.99 ^ fp_adder/adder/adder/_1359_/A2 (NAND2_X1)
                  0.02    0.04    1.03 v fp_adder/adder/adder/_1359_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0462_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1382_/A1 (NAND3_X2)
                  0.02    0.03    1.05 ^ fp_adder/adder/adder/_1382_/ZN (NAND3_X2)
     4    8.57                           fp_adder/adder/adder/_0485_ (net)
                  0.02    0.00    1.05 ^ fp_adder/adder/adder/_1393_/A1 (NAND2_X1)
                  0.01    0.02    1.07 v fp_adder/adder/adder/_1393_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/adder/_0496_ (net)
                  0.01    0.00    1.07 v fp_adder/adder/adder/_1413_/A1 (NAND2_X1)
                  0.02    0.03    1.10 ^ fp_adder/adder/adder/_1413_/ZN (NAND2_X1)
     1    6.13                           fp_adder/adder/adder/_0516_ (net)
                  0.02    0.00    1.10 ^ fp_adder/adder/adder/_1417_/A1 (NAND2_X4)
                  0.03    0.04    1.14 v fp_adder/adder/adder/_1417_/ZN (NAND2_X4)
    31   53.19                           fp_adder/adder/adder/_0520_ (net)
                  0.03    0.00    1.14 v fp_adder/adder/adder/_1574_/A1 (NAND2_X1)
                  0.02    0.03    1.17 ^ fp_adder/adder/adder/_1574_/ZN (NAND2_X1)
     2    3.69                           fp_adder/adder/adder/_0677_ (net)
                  0.02    0.00    1.17 ^ fp_adder/adder/adder/_1575_/A1 (NAND2_X1)
                  0.01    0.02    1.18 v fp_adder/adder/adder/_1575_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/adder/_0678_ (net)
                  0.01    0.00    1.18 v fp_adder/adder/adder/_1577_/A1 (NAND2_X1)
                  0.01    0.01    1.20 ^ fp_adder/adder/adder/_1577_/ZN (NAND2_X1)
     1    1.05                           fp_adder/adder/adder/_0680_ (net)
                  0.01    0.00    1.20 ^ fp_adder/adder/adder/_1578_/A2 (AND2_X1)
                  0.01    0.04    1.23 ^ fp_adder/adder/adder/_1578_/ZN (AND2_X1)
     2    3.65                           fp_adder/adder/adder/_0681_ (net)
                  0.01    0.00    1.23 ^ fp_adder/adder/adder/_1579_/A1 (NAND2_X1)
                  0.01    0.02    1.25 v fp_adder/adder/adder/_1579_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0682_ (net)
                  0.01    0.00    1.25 v fp_adder/adder/adder/_1593_/A1 (NAND3_X1)
                  0.01    0.02    1.27 ^ fp_adder/adder/adder/_1593_/ZN (NAND3_X1)
     1    1.83                           fp_adder/adder/adder/_0696_ (net)
                  0.01    0.00    1.27 ^ fp_adder/adder/adder/_1601_/A1 (NAND2_X1)
                  0.01    0.01    1.28 v fp_adder/adder/adder/_1601_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/adder/_0704_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_1602_/A (INV_X1)
                  0.01    0.02    1.30 ^ fp_adder/adder/adder/_1602_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/adder/_0705_ (net)
                  0.01    0.00    1.30 ^ fp_adder/adder/adder/_1629_/A1 (NAND3_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_1629_/ZN (NAND3_X1)
     1    1.70                           fp_adder/adder/adder/_0732_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_1641_/A1 (NOR2_X1)
                  0.02    0.02    1.34 ^ fp_adder/adder/adder/_1641_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/adder/_0744_ (net)
                  0.02    0.00    1.34 ^ fp_adder/adder/adder/_1642_/A2 (NAND2_X1)
                  0.01    0.02    1.36 v fp_adder/adder/adder/_1642_/ZN (NAND2_X1)
     1    1.85                           fp_adder/adder/adder/_0745_ (net)
                  0.01    0.00    1.36 v fp_adder/adder/adder/_1649_/A1 (NAND2_X1)
                  0.01    0.01    1.37 ^ fp_adder/adder/adder/_1649_/ZN (NAND2_X1)
     1    1.86                           fp_adder/adder/adder/_0752_ (net)
                  0.01    0.00    1.37 ^ fp_adder/adder/adder/_1669_/A1 (NAND2_X1)
                  0.01    0.02    1.39 v fp_adder/adder/adder/_1669_/ZN (NAND2_X1)
     2    5.25                           fp_adder/adder/adder/_0772_ (net)
                  0.01    0.00    1.39 v fp_adder/adder/adder/_1681_/A1 (NAND3_X1)
                  0.02    0.03    1.42 ^ fp_adder/adder/adder/_1681_/ZN (NAND3_X1)
     3    5.31                           fp_adder/adder/adder/_0784_ (net)
                  0.02    0.00    1.42 ^ fp_adder/adder/adder/_1867_/A1 (NAND4_X1)
                  0.02    0.03    1.44 v fp_adder/adder/adder/_1867_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/adder/_0970_ (net)
                  0.02    0.00    1.44 v fp_adder/adder/adder/_1868_/A1 (NAND2_X1)
                  0.02    0.04    1.48 ^ fp_adder/adder/adder/_1868_/ZN (NAND2_X1)
     3    8.09                           fp_adder/adder/adder/_0971_ (net)
                  0.02    0.00    1.48 ^ fp_adder/adder/adder/_1948_/A1 (NAND2_X1)
                  0.01    0.02    1.50 v fp_adder/adder/adder/_1948_/ZN (NAND2_X1)
     1    3.10                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.50 v fp_adder/adder/adder/_1960_/A1 (NAND2_X2)
                  0.02    0.03    1.53 ^ fp_adder/adder/adder/_1960_/ZN (NAND2_X2)
     4   11.56                           fp_adder/adder/adder/_1063_ (net)
                  0.02    0.00    1.53 ^ fp_adder/adder/adder/_2053_/A1 (NAND2_X1)
                  0.01    0.02    1.55 v fp_adder/adder/adder/_2053_/ZN (NAND2_X1)
     1    3.13                           fp_adder/adder/adder/_0047_ (net)
                  0.01    0.00    1.55 v fp_adder/adder/adder/_2074_/A1 (NAND2_X2)
                  0.02    0.03    1.57 ^ fp_adder/adder/adder/_2074_/ZN (NAND2_X2)
     5   11.86                           fp_adder/adder/adder/_0070_ (net)
                  0.02    0.00    1.57 ^ fp_adder/adder/adder/_2234_/A1 (NAND2_X1)
                  0.01    0.02    1.59 v fp_adder/adder/adder/_2234_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_0225_ (net)
                  0.01    0.00    1.59 v fp_adder/adder/adder/_2236_/A1 (NAND2_X1)
                  0.02    0.03    1.62 ^ fp_adder/adder/adder/_2236_/ZN (NAND2_X1)
     3    7.95                           fp_adder/adder/adder/_0228_ (net)
                  0.02    0.00    1.62 ^ fp_adder/adder/adder/_2241_/A1 (NAND2_X1)
                  0.01    0.02    1.63 v fp_adder/adder/adder/_2241_/ZN (NAND2_X1)
     1    1.62                           fp_adder/adder/adder/_0231_ (net)
                  0.01    0.00    1.63 v fp_adder/adder/adder/_2242_/A1 (NAND2_X1)
                  0.02    0.03    1.66 ^ fp_adder/adder/adder/_2242_/ZN (NAND2_X1)
     2    6.24                           fp_adder/adder/adder/_0232_ (net)
                  0.02    0.00    1.66 ^ fp_adder/adder/adder/_2245_/A1 (NAND2_X1)
                  0.01    0.02    1.68 v fp_adder/adder/adder/_2245_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0234_ (net)
                  0.01    0.00    1.68 v fp_adder/adder/adder/_2249_/A1 (NAND3_X1)
                  0.02    0.02    1.70 ^ fp_adder/adder/adder/_2249_/ZN (NAND3_X1)
     1    3.60                           fp_adder/adder/adder/_0239_ (net)
                  0.02    0.00    1.70 ^ fp_adder/adder/adder/_2250_/A2 (NAND2_X2)
                  0.02    0.03    1.72 v fp_adder/adder/adder/_2250_/ZN (NAND2_X2)
     6   14.24                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.02    0.00    1.73 v fp_adder/adder/norm/LOD/_169_/A2 (NOR2_X1)
                  0.02    0.04    1.77 ^ fp_adder/adder/norm/LOD/_169_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_125_ (net)
                  0.02    0.00    1.77 ^ fp_adder/adder/norm/LOD/_170_/A2 (NAND2_X1)
                  0.01    0.02    1.79 v fp_adder/adder/norm/LOD/_170_/ZN (NAND2_X1)
     2    4.97                           fp_adder/adder/norm/LOD/_126_ (net)
                  0.01    0.00    1.79 v fp_adder/adder/norm/LOD/_171_/A2 (NOR2_X2)
                  0.03    0.05    1.84 ^ fp_adder/adder/norm/LOD/_171_/ZN (NOR2_X2)
     5   10.26                           fp_adder/adder/norm/LOD/_127_ (net)
                  0.03    0.00    1.84 ^ fp_adder/adder/norm/LOD/_191_/A1 (NAND2_X2)
                  0.02    0.03    1.87 v fp_adder/adder/norm/LOD/_191_/ZN (NAND2_X2)
     6   14.81                           fp_adder/adder/norm/LOD/_147_ (net)
                  0.02    0.00    1.87 v fp_adder/adder/norm/LOD/_235_/A2 (NOR2_X1)
                  0.04    0.07    1.94 ^ fp_adder/adder/norm/LOD/_235_/ZN (NOR2_X1)
     3    8.33                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.04    0.00    1.94 ^ fp_adder/adder/norm/LOD/_236_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/LOD/_236_/ZN (NAND2_X1)
     1    1.56                           fp_adder/adder/norm/LOD/_034_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/LOD/_237_/A2 (NAND2_X1)
                  0.01    0.02    1.98 ^ fp_adder/adder/norm/LOD/_237_/ZN (NAND2_X1)
     1    3.62                           fp_adder/adder/norm/LOD/_035_ (net)
                  0.01    0.00    1.98 ^ fp_adder/adder/norm/LOD/_238_/A (INV_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/LOD/_238_/ZN (INV_X1)
     1    3.06                           fp_adder/adder/norm/LOD/_036_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/LOD/_277_/A1 (NAND2_X2)
                  0.02    0.03    2.02 ^ fp_adder/adder/norm/LOD/_277_/ZN (NAND2_X2)
     4   15.92                           fp_adder/adder/norm/Mant_leadingOne_D[0] (net)
                  0.02    0.00    2.02 ^ fp_adder/adder/norm/_1481_/A2 (NOR2_X1)
                  0.01    0.01    2.03 v fp_adder/adder/norm/_1481_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/norm/_0042_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1482_/B2 (OAI21_X1)
                  0.02    0.03    2.06 ^ fp_adder/adder/norm/_1482_/ZN (OAI21_X1)
     1    1.87                           fp_adder/adder/norm/_0051_ (net)
                  0.02    0.00    2.06 ^ fp_adder/adder/norm/_1494_/A1 (NAND2_X1)
                  0.01    0.02    2.08 v fp_adder/adder/norm/_1494_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/norm/_0178_ (net)
                  0.01    0.00    2.08 v fp_adder/adder/norm/_1498_/A1 (NAND2_X1)
                  0.01    0.01    2.09 ^ fp_adder/adder/norm/_1498_/ZN (NAND2_X1)
     1    1.92                           fp_adder/adder/norm/_0222_ (net)
                  0.01    0.00    2.09 ^ fp_adder/adder/norm/_1519_/A1 (NAND2_X1)
                  0.01    0.02    2.11 v fp_adder/adder/norm/_1519_/ZN (NAND2_X1)
     2    3.21                           fp_adder/adder/norm/_0453_ (net)
                  0.01    0.00    2.11 v fp_adder/adder/norm/_1528_/A1 (NAND2_X1)
                  0.01    0.01    2.12 ^ fp_adder/adder/norm/_1528_/ZN (NAND2_X1)
     1    1.79                           fp_adder/adder/norm/_0552_ (net)
                  0.01    0.00    2.12 ^ fp_adder/adder/norm/_1530_/A1 (NAND2_X1)
                  0.01    0.01    2.14 v fp_adder/adder/norm/_1530_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0574_ (net)
                  0.01    0.00    2.14 v fp_adder/adder/norm/_1532_/A1 (NAND2_X1)
                  0.01    0.02    2.15 ^ fp_adder/adder/norm/_1532_/ZN (NAND2_X1)
     1    3.19                           fp_adder/adder/norm/_0596_ (net)
                  0.01    0.00    2.15 ^ fp_adder/adder/norm/_1534_/A1 (NAND2_X2)
                  0.02    0.03    2.18 v fp_adder/adder/norm/_1534_/ZN (NAND2_X2)
     4   15.66                           fp_adder/adder/norm/_0609_ (net)
                  0.02    0.00    2.18 v fp_adder/adder/norm/_1536_/A1 (NAND2_X4)
                  0.03    0.04    2.22 ^ fp_adder/adder/norm/_1536_/ZN (NAND2_X4)
    10   38.83                           fp_adder/adder/norm/_0622_ (net)
                  0.03    0.00    2.22 ^ fp_adder/adder/norm/_1540_/A1 (NAND2_X1)
                  0.02    0.03    2.24 v fp_adder/adder/norm/_1540_/ZN (NAND2_X1)
     1    5.87                           fp_adder/adder/norm/_0636_ (net)
                  0.02    0.00    2.24 v fp_adder/adder/norm/_1542_/A1 (NAND2_X4)
                  0.10    0.11    2.36 ^ fp_adder/adder/norm/_1542_/ZN (NAND2_X4)
    81  192.12                           fp_adder/adder/norm/_0638_ (net)
                  0.11    0.01    2.36 ^ fp_adder/adder/norm/_1547_/A2 (NAND3_X4)
                  0.03    0.05    2.41 v fp_adder/adder/norm/_1547_/ZN (NAND3_X4)
     6   19.19                           fp_adder/adder/norm/_0643_ (net)
                  0.03    0.00    2.41 v fp_adder/adder/norm/_1562_/A1 (NAND4_X4)
                  0.06    0.07    2.49 ^ fp_adder/adder/norm/_1562_/ZN (NAND4_X4)
    41   86.53                           fp_adder/adder/norm/_0658_ (net)
                  0.06    0.01    2.50 ^ fp_adder/adder/norm/_1563_/A2 (NAND2_X4)
                  0.03    0.05    2.55 v fp_adder/adder/norm/_1563_/ZN (NAND2_X4)
    22   55.54                           fp_adder/adder/norm/_0659_ (net)
                  0.03    0.00    2.55 v fp_adder/adder/norm/_1564_/A (INV_X8)
                  0.03    0.05    2.60 ^ fp_adder/adder/norm/_1564_/ZN (INV_X8)
    40   96.94                           fp_adder/adder/norm/_0660_ (net)
                  0.03    0.01    2.60 ^ fp_adder/adder/norm/_1765_/A1 (NAND3_X1)
                  0.02    0.04    2.64 v fp_adder/adder/norm/_1765_/ZN (NAND3_X1)
     3    5.40                           fp_adder/adder/norm/_0861_ (net)
                  0.02    0.00    2.64 v fp_adder/adder/norm/_2025_/A1 (NAND3_X1)
                  0.02    0.03    2.66 ^ fp_adder/adder/norm/_2025_/ZN (NAND3_X1)
     2    3.49                           fp_adder/adder/norm/_1121_ (net)
                  0.02    0.00    2.66 ^ fp_adder/adder/norm/_2142_/A2 (NAND2_X1)
                  0.01    0.02    2.68 v fp_adder/adder/norm/_2142_/ZN (NAND2_X1)
     1    2.10                           fp_adder/adder/norm/_1238_ (net)
                  0.01    0.00    2.68 v fp_adder/adder/norm/_2143_/A (INV_X1)
                  0.01    0.02    2.70 ^ fp_adder/adder/norm/_2143_/ZN (INV_X1)
     2    3.58                           fp_adder/adder/norm/_1239_ (net)
                  0.01    0.00    2.70 ^ fp_adder/adder/norm/_2144_/A1 (NAND2_X1)
                  0.02    0.02    2.71 v fp_adder/adder/norm/_2144_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/norm/_1240_ (net)
                  0.02    0.00    2.71 v fp_adder/adder/norm/_2145_/A1 (NAND2_X1)
                  0.02    0.02    2.74 ^ fp_adder/adder/norm/_2145_/ZN (NAND2_X1)
     2    3.42                           fp_adder/adder/norm/_1241_ (net)
                  0.02    0.00    2.74 ^ fp_adder/adder/norm/_2221_/A2 (NAND2_X1)
                  0.01    0.02    2.76 v fp_adder/adder/norm/_2221_/ZN (NAND2_X1)
     1    2.01                           fp_adder/adder/norm/_1317_ (net)
                  0.01    0.00    2.76 v fp_adder/adder/norm/_2222_/A1 (NAND2_X1)
                  0.01    0.01    2.77 ^ fp_adder/adder/norm/_2222_/ZN (NAND2_X1)
     1    1.75                           fp_adder/adder/norm/_1318_ (net)
                  0.01    0.00    2.77 ^ fp_adder/adder/norm/_2223_/A2 (NAND2_X1)
                  0.01    0.02    2.79 v fp_adder/adder/norm/_2223_/ZN (NAND2_X1)
     1    3.34                           fp_adder/adder/norm/_1319_ (net)
                  0.01    0.00    2.79 v fp_adder/adder/norm/_2224_/A2 (NOR2_X2)
                  0.03    0.04    2.83 ^ fp_adder/adder/norm/_2224_/ZN (NOR2_X2)
     3    9.18                           fp_adder/adder/norm/_1320_ (net)
                  0.03    0.00    2.83 ^ fp_adder/adder/norm/_2225_/A3 (NAND3_X2)
                  0.02    0.03    2.86 v fp_adder/adder/norm/_2225_/ZN (NAND3_X2)
     3    6.88                           fp_adder/adder/norm/_1321_ (net)
                  0.02    0.00    2.86 v fp_adder/adder/norm/_2262_/A1 (NOR2_X2)
                  0.04    0.05    2.92 ^ fp_adder/adder/norm/_2262_/ZN (NOR2_X2)
     7   14.40                           fp_adder/adder/norm/_1358_ (net)
                  0.04    0.00    2.92 ^ fp_adder/adder/norm/_2333_/A1 (NAND2_X1)
                  0.02    0.03    2.95 v fp_adder/adder/norm/_2333_/ZN (NAND2_X1)
     2    5.70                           fp_adder/adder/norm/_1429_ (net)
                  0.02    0.00    2.95 v fp_adder/adder/norm/_2334_/A2 (NOR2_X2)
                  0.04    0.06    3.01 ^ fp_adder/adder/norm/_2334_/ZN (NOR2_X2)
     7   13.60                           fp_adder/adder/norm/_1430_ (net)
                  0.04    0.00    3.01 ^ fp_adder/adder/norm/_2416_/A1 (NAND4_X1)
                  0.02    0.03    3.04 v fp_adder/adder/norm/_2416_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    3.04 v fp_adder/adder/norm/_2417_/A1 (NAND2_X1)
                  0.02    0.03    3.07 ^ fp_adder/adder/norm/_2417_/ZN (NAND2_X1)
     3    6.05                           fp_adder/adder/norm/_0041_ (net)
                  0.02    0.00    3.07 ^ fp_adder/adder/norm/_2427_/A1 (NAND2_X1)
                  0.01    0.02    3.08 v fp_adder/adder/norm/_2427_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0050_ (net)
                  0.01    0.00    3.08 v fp_adder/adder/norm/_2430_/A1 (NAND2_X1)
                  0.02    0.02    3.11 ^ fp_adder/adder/norm/_2430_/ZN (NAND2_X1)
     3    5.83                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    3.11 ^ fp_adder/adder/norm/_2442_/A1 (NAND2_X1)
                  0.01    0.01    3.12 v fp_adder/adder/norm/_2442_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0065_ (net)
                  0.01    0.00    3.12 v fp_adder/adder/norm/_2445_/A1 (NAND2_X1)
                  0.01    0.02    3.14 ^ fp_adder/adder/norm/_2445_/ZN (NAND2_X1)
     2    4.17                           fp_adder/adder/norm/_0068_ (net)
                  0.01    0.00    3.14 ^ fp_adder/adder/norm/_2451_/A1 (NAND2_X1)
                  0.01    0.02    3.16 v fp_adder/adder/norm/_2451_/ZN (NAND2_X1)
     2    3.43                           fp_adder/adder/norm/_0074_ (net)
                  0.01    0.00    3.16 v fp_adder/adder/norm/_2452_/A1 (NAND2_X1)
                  0.01    0.01    3.18 ^ fp_adder/adder/norm/_2452_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/norm/_0075_ (net)
                  0.01    0.00    3.18 ^ fp_adder/adder/norm/_2455_/A1 (NAND2_X1)
                  0.01    0.01    3.19 v fp_adder/adder/norm/_2455_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0078_ (net)
                  0.01    0.00    3.19 v fp_adder/adder/norm/_2457_/A1 (NAND2_X1)
                  0.02    0.02    3.21 ^ fp_adder/adder/norm/_2457_/ZN (NAND2_X1)
     2    5.55                           result_int_d[30] (net)
                  0.02    0.00    3.21 ^ _435_/A4 (NAND4_X1)
                  0.03    0.03    3.24 v _435_/ZN (NAND4_X1)
     1    1.64                           _146_ (net)
                  0.03    0.00    3.24 v _436_/A2 (NAND2_X1)
                  0.01    0.02    3.27 ^ _436_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.27 ^ _475_/D (DFFR_X1)
                                  3.27   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   58.75                           clknet_3_5_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_10__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_10__f_clk_i/Z (BUF_X32)
     8   11.95                           clknet_4_10__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _475_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                         -0.03    3.08   library setup time
                                  3.08   data required time
-----------------------------------------------------------------------------
                                  3.08   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06277719885110855

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3162

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.738192617893219

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0061

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
3.2681

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.1875

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-5.737279

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.68e-03   5.88e-04   3.66e-04   3.63e-03  15.8%
Combinational          8.65e-03   8.95e-03   1.73e-03   1.93e-02  84.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-02   9.54e-03   2.09e-03   2.30e-02 100.0%
                          49.3%      41.5%       9.1%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 69885 u^2 58% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -3.63

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.19

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.19

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2474_/G ^
   0.46
_484_/CK ^
   0.11      0.00       0.35


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_221_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.01    0.00    0.32 ^ lut/_221_/RN (DFFR_X2)
                                  0.32   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   13.18                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/_128_/ZN (NAND2_X1)
     1   25.61                           lut/_023_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.51                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   13.31                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_12/A (INV_X1)
                  0.00    0.01    0.25 ^ net399_12/ZN (INV_X1)
     1    1.07                           net416 (net)
                  0.00    0.00    0.25 ^ lut/_221_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.18    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2429_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.49                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   32.25                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.49                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.42                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     7   13.63                           clknet_3_4__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net1110_712/A (INV_X1)
                  0.00    0.01    1.76 v net1110_712/ZN (INV_X1)
     1    1.00                           net1116 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.05    1.81 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2925_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[31].cg_i.en_latch (net)
                  0.01    0.00    1.81 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2429_/A2 (AND2_X1)
                                  1.81   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.49                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   32.25                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.69 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   29.49                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.42                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_6__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8   15.49                           clknet_3_6__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__664/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__664/ZN (INV_X1)
     1    0.98                           net1068 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2429_/A1 (AND2_X1)
                          0.00    1.76   clock reconvergence pessimism
                          0.00    1.76   clock gating hold time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: we_i (input port clocked by clk_i)
Endpoint: lut/_227_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ we_i (in)
     1   12.80                           we_i (net)
                  0.00    0.00    0.30 ^ input37/A (BUF_X16)
                  0.01    0.03    0.33 ^ input37/Z (BUF_X16)
    38  113.44                           net37 (net)
                  0.01    0.00    0.33 ^ lut/_201_/B1 (OAI21_X1)
                  0.01    0.01    0.34 v lut/_201_/ZN (OAI21_X1)
     1    1.20                           lut/_010_ (net)
                  0.01    0.00    0.34 v lut/_227_/D (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   13.18                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.18 v lut/_128_/ZN (NAND2_X1)
     1   25.61                           lut/_023_ (net)
                  0.05    0.00    0.18 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.51                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   17.03                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_6/A (INV_X1)
                  0.00    0.01    0.25 ^ net399_6/ZN (INV_X1)
     1    1.07                           net410 (net)
                  0.00    0.00    0.25 ^ lut/_227_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   library hold time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.04    0.03    0.36 ^ _479_/RN (DFFR_X1)
                                  0.36   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.41                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.81   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2923_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2427_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   53.25                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.09                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    1.60 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.43                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.30                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.36                           clknet_3_4__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net982_582/A (INV_X1)
                  0.00    0.01    1.76 v net982_582/ZN (INV_X1)
     1    1.00                           net986 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/GN (DLL_X1)
                  0.01    0.07    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/Q (DLL_X1)
     1    0.97                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A2 (AND2_X1)
                                  1.82   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.42                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.30                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.25                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    10   17.14                           clknet_3_5__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/A (INV_X1)
                  0.00    0.01    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/ZN (INV_X1)
     1    1.02                           net938 (net)
                  0.00    0.00    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   18.05                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _485_/CK (DFFR_X2)
                  0.01    0.10    0.21 v _485_/Q (DFFR_X2)
     5    8.95                           rdata_o_q[8] (net)
                  0.01    0.00    0.21 v fp_adder/converter/_176_/A2 (NOR2_X1)
                  0.03    0.04    0.26 ^ fp_adder/converter/_176_/ZN (NOR2_X1)
     2    4.85                           fp_adder/converter/_108_ (net)
                  0.03    0.00    0.26 ^ fp_adder/converter/_178_/A1 (NAND2_X2)
                  0.02    0.03    0.28 v fp_adder/converter/_178_/ZN (NAND2_X2)
     3    9.19                           fp_adder/converter/_110_ (net)
                  0.02    0.00    0.28 v fp_adder/converter/_189_/A2 (NOR2_X1)
                  0.04    0.06    0.35 ^ fp_adder/converter/_189_/ZN (NOR2_X1)
     2    7.95                           fp_adder/converter/_121_ (net)
                  0.04    0.00    0.35 ^ fp_adder/converter/_192_/A1 (NAND2_X4)
                  0.02    0.03    0.38 v fp_adder/converter/_192_/ZN (NAND2_X4)
    11   24.92                           fp_adder/converter/_124_ (net)
                  0.02    0.00    0.38 v fp_adder/converter/_193_/A2 (NAND2_X4)
                  0.02    0.04    0.42 ^ fp_adder/converter/_193_/ZN (NAND2_X4)
    14   32.36                           fp_adder/converter/_125_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_329_/A1 (NAND3_X1)
                  0.02    0.03    0.45 v fp_adder/converter/_329_/ZN (NAND3_X1)
     2    3.98                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.45 v fp_adder/converter/_334_/A (XOR2_X1)
                  0.01    0.06    0.50 v fp_adder/converter/_334_/Z (XOR2_X1)
     1    2.89                           fp_adder/converter/_093_ (net)
                  0.01    0.00    0.50 v fp_adder/converter/_335_/B1 (OAI21_X2)
                  0.03    0.04    0.54 ^ fp_adder/converter/_335_/ZN (OAI21_X2)
     3    8.33                           fp_adder/operand_fp16_fp32[26] (net)
                  0.03    0.00    0.54 ^ fp_adder/adder/adder/_1264_/A (INV_X1)
                  0.01    0.01    0.56 v fp_adder/adder/adder/_1264_/ZN (INV_X1)
     2    3.36                           fp_adder/adder/adder/_0376_ (net)
                  0.01    0.00    0.56 v fp_adder/adder/adder/_1265_/A1 (NAND2_X1)
                  0.01    0.02    0.58 ^ fp_adder/adder/adder/_1265_/ZN (NAND2_X1)
     2    3.72                           fp_adder/adder/adder/_0377_ (net)
                  0.01    0.00    0.58 ^ fp_adder/adder/adder/_1266_/A2 (NAND2_X1)
                  0.01    0.02    0.60 v fp_adder/adder/adder/_1266_/ZN (NAND2_X1)
     4    6.10                           fp_adder/adder/adder/_0378_ (net)
                  0.01    0.00    0.60 v fp_adder/adder/adder/_1272_/A1 (NOR2_X1)
                  0.03    0.04    0.65 ^ fp_adder/adder/adder/_1272_/ZN (NOR2_X1)
     3    5.51                           fp_adder/adder/adder/_0384_ (net)
                  0.03    0.00    0.65 ^ fp_adder/adder/adder/_1295_/A2 (NAND2_X1)
                  0.01    0.02    0.66 v fp_adder/adder/adder/_1295_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/adder/_0407_ (net)
                  0.01    0.00    0.66 v fp_adder/adder/adder/_1299_/A1 (NAND2_X1)
                  0.02    0.03    0.70 ^ fp_adder/adder/adder/_1299_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.70 ^ fp_adder/adder/adder/_1301_/A1 (NAND2_X1)
                  0.01    0.02    0.72 v fp_adder/adder/adder/_1301_/ZN (NAND2_X1)
     1    3.00                           fp_adder/adder/adder/_0413_ (net)
                  0.01    0.00    0.72 v fp_adder/adder/adder/_1311_/A1 (NAND2_X2)
                  0.02    0.02    0.74 ^ fp_adder/adder/adder/_1311_/ZN (NAND2_X2)
     2    9.37                           fp_adder/adder/adder/_0423_ (net)
                  0.02    0.00    0.74 ^ fp_adder/adder/adder/_1313_/A1 (NAND2_X4)
                  0.10    0.11    0.85 v fp_adder/adder/adder/_1313_/ZN (NAND2_X4)
   106  221.63                           fp_adder/adder/adder/_0425_ (net)
                  0.10    0.01    0.86 v fp_adder/adder/adder/_1334_/A (INV_X8)
                  0.03    0.05    0.92 ^ fp_adder/adder/adder/_1334_/ZN (INV_X8)
    19   40.97                           fp_adder/adder/adder/_0440_ (net)
                  0.03    0.00    0.92 ^ fp_adder/adder/adder/_1352_/A1 (NAND2_X1)
                  0.02    0.03    0.94 v fp_adder/adder/adder/_1352_/ZN (NAND2_X1)
     1    5.84                           fp_adder/adder/adder/_0455_ (net)
                  0.02    0.00    0.94 v fp_adder/adder/adder/_1356_/A1 (NAND2_X4)
                  0.03    0.04    0.99 ^ fp_adder/adder/adder/_1356_/ZN (NAND2_X4)
    25   53.62                           fp_adder/adder/adder/_0459_ (net)
                  0.03    0.00    0.99 ^ fp_adder/adder/adder/_1359_/A2 (NAND2_X1)
                  0.02    0.04    1.03 v fp_adder/adder/adder/_1359_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0462_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1382_/A1 (NAND3_X2)
                  0.02    0.03    1.05 ^ fp_adder/adder/adder/_1382_/ZN (NAND3_X2)
     4    8.57                           fp_adder/adder/adder/_0485_ (net)
                  0.02    0.00    1.05 ^ fp_adder/adder/adder/_1393_/A1 (NAND2_X1)
                  0.01    0.02    1.07 v fp_adder/adder/adder/_1393_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/adder/_0496_ (net)
                  0.01    0.00    1.07 v fp_adder/adder/adder/_1413_/A1 (NAND2_X1)
                  0.02    0.03    1.10 ^ fp_adder/adder/adder/_1413_/ZN (NAND2_X1)
     1    6.13                           fp_adder/adder/adder/_0516_ (net)
                  0.02    0.00    1.10 ^ fp_adder/adder/adder/_1417_/A1 (NAND2_X4)
                  0.03    0.04    1.14 v fp_adder/adder/adder/_1417_/ZN (NAND2_X4)
    31   53.19                           fp_adder/adder/adder/_0520_ (net)
                  0.03    0.00    1.14 v fp_adder/adder/adder/_1574_/A1 (NAND2_X1)
                  0.02    0.03    1.17 ^ fp_adder/adder/adder/_1574_/ZN (NAND2_X1)
     2    3.69                           fp_adder/adder/adder/_0677_ (net)
                  0.02    0.00    1.17 ^ fp_adder/adder/adder/_1575_/A1 (NAND2_X1)
                  0.01    0.02    1.18 v fp_adder/adder/adder/_1575_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/adder/_0678_ (net)
                  0.01    0.00    1.18 v fp_adder/adder/adder/_1577_/A1 (NAND2_X1)
                  0.01    0.01    1.20 ^ fp_adder/adder/adder/_1577_/ZN (NAND2_X1)
     1    1.05                           fp_adder/adder/adder/_0680_ (net)
                  0.01    0.00    1.20 ^ fp_adder/adder/adder/_1578_/A2 (AND2_X1)
                  0.01    0.04    1.23 ^ fp_adder/adder/adder/_1578_/ZN (AND2_X1)
     2    3.65                           fp_adder/adder/adder/_0681_ (net)
                  0.01    0.00    1.23 ^ fp_adder/adder/adder/_1579_/A1 (NAND2_X1)
                  0.01    0.02    1.25 v fp_adder/adder/adder/_1579_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0682_ (net)
                  0.01    0.00    1.25 v fp_adder/adder/adder/_1593_/A1 (NAND3_X1)
                  0.01    0.02    1.27 ^ fp_adder/adder/adder/_1593_/ZN (NAND3_X1)
     1    1.83                           fp_adder/adder/adder/_0696_ (net)
                  0.01    0.00    1.27 ^ fp_adder/adder/adder/_1601_/A1 (NAND2_X1)
                  0.01    0.01    1.28 v fp_adder/adder/adder/_1601_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/adder/_0704_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_1602_/A (INV_X1)
                  0.01    0.02    1.30 ^ fp_adder/adder/adder/_1602_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/adder/_0705_ (net)
                  0.01    0.00    1.30 ^ fp_adder/adder/adder/_1629_/A1 (NAND3_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_1629_/ZN (NAND3_X1)
     1    1.70                           fp_adder/adder/adder/_0732_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_1641_/A1 (NOR2_X1)
                  0.02    0.02    1.34 ^ fp_adder/adder/adder/_1641_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/adder/_0744_ (net)
                  0.02    0.00    1.34 ^ fp_adder/adder/adder/_1642_/A2 (NAND2_X1)
                  0.01    0.02    1.36 v fp_adder/adder/adder/_1642_/ZN (NAND2_X1)
     1    1.85                           fp_adder/adder/adder/_0745_ (net)
                  0.01    0.00    1.36 v fp_adder/adder/adder/_1649_/A1 (NAND2_X1)
                  0.01    0.01    1.37 ^ fp_adder/adder/adder/_1649_/ZN (NAND2_X1)
     1    1.86                           fp_adder/adder/adder/_0752_ (net)
                  0.01    0.00    1.37 ^ fp_adder/adder/adder/_1669_/A1 (NAND2_X1)
                  0.01    0.02    1.39 v fp_adder/adder/adder/_1669_/ZN (NAND2_X1)
     2    5.25                           fp_adder/adder/adder/_0772_ (net)
                  0.01    0.00    1.39 v fp_adder/adder/adder/_1681_/A1 (NAND3_X1)
                  0.02    0.03    1.42 ^ fp_adder/adder/adder/_1681_/ZN (NAND3_X1)
     3    5.31                           fp_adder/adder/adder/_0784_ (net)
                  0.02    0.00    1.42 ^ fp_adder/adder/adder/_1867_/A1 (NAND4_X1)
                  0.02    0.03    1.44 v fp_adder/adder/adder/_1867_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/adder/_0970_ (net)
                  0.02    0.00    1.44 v fp_adder/adder/adder/_1868_/A1 (NAND2_X1)
                  0.02    0.04    1.48 ^ fp_adder/adder/adder/_1868_/ZN (NAND2_X1)
     3    8.09                           fp_adder/adder/adder/_0971_ (net)
                  0.02    0.00    1.48 ^ fp_adder/adder/adder/_1948_/A1 (NAND2_X1)
                  0.01    0.02    1.50 v fp_adder/adder/adder/_1948_/ZN (NAND2_X1)
     1    3.10                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.50 v fp_adder/adder/adder/_1960_/A1 (NAND2_X2)
                  0.02    0.03    1.53 ^ fp_adder/adder/adder/_1960_/ZN (NAND2_X2)
     4   11.56                           fp_adder/adder/adder/_1063_ (net)
                  0.02    0.00    1.53 ^ fp_adder/adder/adder/_2053_/A1 (NAND2_X1)
                  0.01    0.02    1.55 v fp_adder/adder/adder/_2053_/ZN (NAND2_X1)
     1    3.13                           fp_adder/adder/adder/_0047_ (net)
                  0.01    0.00    1.55 v fp_adder/adder/adder/_2074_/A1 (NAND2_X2)
                  0.02    0.03    1.57 ^ fp_adder/adder/adder/_2074_/ZN (NAND2_X2)
     5   11.86                           fp_adder/adder/adder/_0070_ (net)
                  0.02    0.00    1.57 ^ fp_adder/adder/adder/_2234_/A1 (NAND2_X1)
                  0.01    0.02    1.59 v fp_adder/adder/adder/_2234_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_0225_ (net)
                  0.01    0.00    1.59 v fp_adder/adder/adder/_2236_/A1 (NAND2_X1)
                  0.02    0.03    1.62 ^ fp_adder/adder/adder/_2236_/ZN (NAND2_X1)
     3    7.95                           fp_adder/adder/adder/_0228_ (net)
                  0.02    0.00    1.62 ^ fp_adder/adder/adder/_2241_/A1 (NAND2_X1)
                  0.01    0.02    1.63 v fp_adder/adder/adder/_2241_/ZN (NAND2_X1)
     1    1.62                           fp_adder/adder/adder/_0231_ (net)
                  0.01    0.00    1.63 v fp_adder/adder/adder/_2242_/A1 (NAND2_X1)
                  0.02    0.03    1.66 ^ fp_adder/adder/adder/_2242_/ZN (NAND2_X1)
     2    6.24                           fp_adder/adder/adder/_0232_ (net)
                  0.02    0.00    1.66 ^ fp_adder/adder/adder/_2245_/A1 (NAND2_X1)
                  0.01    0.02    1.68 v fp_adder/adder/adder/_2245_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0234_ (net)
                  0.01    0.00    1.68 v fp_adder/adder/adder/_2249_/A1 (NAND3_X1)
                  0.02    0.02    1.70 ^ fp_adder/adder/adder/_2249_/ZN (NAND3_X1)
     1    3.60                           fp_adder/adder/adder/_0239_ (net)
                  0.02    0.00    1.70 ^ fp_adder/adder/adder/_2250_/A2 (NAND2_X2)
                  0.02    0.03    1.72 v fp_adder/adder/adder/_2250_/ZN (NAND2_X2)
     6   14.24                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.02    0.00    1.73 v fp_adder/adder/norm/LOD/_169_/A2 (NOR2_X1)
                  0.02    0.04    1.77 ^ fp_adder/adder/norm/LOD/_169_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_125_ (net)
                  0.02    0.00    1.77 ^ fp_adder/adder/norm/LOD/_170_/A2 (NAND2_X1)
                  0.01    0.02    1.79 v fp_adder/adder/norm/LOD/_170_/ZN (NAND2_X1)
     2    4.97                           fp_adder/adder/norm/LOD/_126_ (net)
                  0.01    0.00    1.79 v fp_adder/adder/norm/LOD/_171_/A2 (NOR2_X2)
                  0.03    0.05    1.84 ^ fp_adder/adder/norm/LOD/_171_/ZN (NOR2_X2)
     5   10.26                           fp_adder/adder/norm/LOD/_127_ (net)
                  0.03    0.00    1.84 ^ fp_adder/adder/norm/LOD/_191_/A1 (NAND2_X2)
                  0.02    0.03    1.87 v fp_adder/adder/norm/LOD/_191_/ZN (NAND2_X2)
     6   14.81                           fp_adder/adder/norm/LOD/_147_ (net)
                  0.02    0.00    1.87 v fp_adder/adder/norm/LOD/_235_/A2 (NOR2_X1)
                  0.04    0.07    1.94 ^ fp_adder/adder/norm/LOD/_235_/ZN (NOR2_X1)
     3    8.33                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.04    0.00    1.94 ^ fp_adder/adder/norm/LOD/_236_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/LOD/_236_/ZN (NAND2_X1)
     1    1.56                           fp_adder/adder/norm/LOD/_034_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/LOD/_237_/A2 (NAND2_X1)
                  0.01    0.02    1.98 ^ fp_adder/adder/norm/LOD/_237_/ZN (NAND2_X1)
     1    3.62                           fp_adder/adder/norm/LOD/_035_ (net)
                  0.01    0.00    1.98 ^ fp_adder/adder/norm/LOD/_238_/A (INV_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/LOD/_238_/ZN (INV_X1)
     1    3.06                           fp_adder/adder/norm/LOD/_036_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/LOD/_277_/A1 (NAND2_X2)
                  0.02    0.03    2.02 ^ fp_adder/adder/norm/LOD/_277_/ZN (NAND2_X2)
     4   15.92                           fp_adder/adder/norm/Mant_leadingOne_D[0] (net)
                  0.02    0.00    2.02 ^ fp_adder/adder/norm/_1481_/A2 (NOR2_X1)
                  0.01    0.01    2.03 v fp_adder/adder/norm/_1481_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/norm/_0042_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1482_/B2 (OAI21_X1)
                  0.02    0.03    2.06 ^ fp_adder/adder/norm/_1482_/ZN (OAI21_X1)
     1    1.87                           fp_adder/adder/norm/_0051_ (net)
                  0.02    0.00    2.06 ^ fp_adder/adder/norm/_1494_/A1 (NAND2_X1)
                  0.01    0.02    2.08 v fp_adder/adder/norm/_1494_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/norm/_0178_ (net)
                  0.01    0.00    2.08 v fp_adder/adder/norm/_1498_/A1 (NAND2_X1)
                  0.01    0.01    2.09 ^ fp_adder/adder/norm/_1498_/ZN (NAND2_X1)
     1    1.92                           fp_adder/adder/norm/_0222_ (net)
                  0.01    0.00    2.09 ^ fp_adder/adder/norm/_1519_/A1 (NAND2_X1)
                  0.01    0.02    2.11 v fp_adder/adder/norm/_1519_/ZN (NAND2_X1)
     2    3.21                           fp_adder/adder/norm/_0453_ (net)
                  0.01    0.00    2.11 v fp_adder/adder/norm/_1528_/A1 (NAND2_X1)
                  0.01    0.01    2.12 ^ fp_adder/adder/norm/_1528_/ZN (NAND2_X1)
     1    1.79                           fp_adder/adder/norm/_0552_ (net)
                  0.01    0.00    2.12 ^ fp_adder/adder/norm/_1530_/A1 (NAND2_X1)
                  0.01    0.01    2.14 v fp_adder/adder/norm/_1530_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0574_ (net)
                  0.01    0.00    2.14 v fp_adder/adder/norm/_1532_/A1 (NAND2_X1)
                  0.01    0.02    2.15 ^ fp_adder/adder/norm/_1532_/ZN (NAND2_X1)
     1    3.19                           fp_adder/adder/norm/_0596_ (net)
                  0.01    0.00    2.15 ^ fp_adder/adder/norm/_1534_/A1 (NAND2_X2)
                  0.02    0.03    2.18 v fp_adder/adder/norm/_1534_/ZN (NAND2_X2)
     4   15.66                           fp_adder/adder/norm/_0609_ (net)
                  0.02    0.00    2.18 v fp_adder/adder/norm/_1536_/A1 (NAND2_X4)
                  0.03    0.04    2.22 ^ fp_adder/adder/norm/_1536_/ZN (NAND2_X4)
    10   38.83                           fp_adder/adder/norm/_0622_ (net)
                  0.03    0.00    2.22 ^ fp_adder/adder/norm/_1540_/A1 (NAND2_X1)
                  0.02    0.03    2.24 v fp_adder/adder/norm/_1540_/ZN (NAND2_X1)
     1    5.87                           fp_adder/adder/norm/_0636_ (net)
                  0.02    0.00    2.24 v fp_adder/adder/norm/_1542_/A1 (NAND2_X4)
                  0.10    0.11    2.36 ^ fp_adder/adder/norm/_1542_/ZN (NAND2_X4)
    81  192.12                           fp_adder/adder/norm/_0638_ (net)
                  0.11    0.01    2.36 ^ fp_adder/adder/norm/_1547_/A2 (NAND3_X4)
                  0.03    0.05    2.41 v fp_adder/adder/norm/_1547_/ZN (NAND3_X4)
     6   19.19                           fp_adder/adder/norm/_0643_ (net)
                  0.03    0.00    2.41 v fp_adder/adder/norm/_1562_/A1 (NAND4_X4)
                  0.06    0.07    2.49 ^ fp_adder/adder/norm/_1562_/ZN (NAND4_X4)
    41   86.53                           fp_adder/adder/norm/_0658_ (net)
                  0.06    0.01    2.50 ^ fp_adder/adder/norm/_1563_/A2 (NAND2_X4)
                  0.03    0.05    2.55 v fp_adder/adder/norm/_1563_/ZN (NAND2_X4)
    22   55.54                           fp_adder/adder/norm/_0659_ (net)
                  0.03    0.00    2.55 v fp_adder/adder/norm/_1564_/A (INV_X8)
                  0.03    0.05    2.60 ^ fp_adder/adder/norm/_1564_/ZN (INV_X8)
    40   96.94                           fp_adder/adder/norm/_0660_ (net)
                  0.03    0.01    2.60 ^ fp_adder/adder/norm/_1765_/A1 (NAND3_X1)
                  0.02    0.04    2.64 v fp_adder/adder/norm/_1765_/ZN (NAND3_X1)
     3    5.40                           fp_adder/adder/norm/_0861_ (net)
                  0.02    0.00    2.64 v fp_adder/adder/norm/_2025_/A1 (NAND3_X1)
                  0.02    0.03    2.66 ^ fp_adder/adder/norm/_2025_/ZN (NAND3_X1)
     2    3.49                           fp_adder/adder/norm/_1121_ (net)
                  0.02    0.00    2.66 ^ fp_adder/adder/norm/_2142_/A2 (NAND2_X1)
                  0.01    0.02    2.68 v fp_adder/adder/norm/_2142_/ZN (NAND2_X1)
     1    2.10                           fp_adder/adder/norm/_1238_ (net)
                  0.01    0.00    2.68 v fp_adder/adder/norm/_2143_/A (INV_X1)
                  0.01    0.02    2.70 ^ fp_adder/adder/norm/_2143_/ZN (INV_X1)
     2    3.58                           fp_adder/adder/norm/_1239_ (net)
                  0.01    0.00    2.70 ^ fp_adder/adder/norm/_2144_/A1 (NAND2_X1)
                  0.02    0.02    2.71 v fp_adder/adder/norm/_2144_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/norm/_1240_ (net)
                  0.02    0.00    2.71 v fp_adder/adder/norm/_2145_/A1 (NAND2_X1)
                  0.02    0.02    2.74 ^ fp_adder/adder/norm/_2145_/ZN (NAND2_X1)
     2    3.42                           fp_adder/adder/norm/_1241_ (net)
                  0.02    0.00    2.74 ^ fp_adder/adder/norm/_2221_/A2 (NAND2_X1)
                  0.01    0.02    2.76 v fp_adder/adder/norm/_2221_/ZN (NAND2_X1)
     1    2.01                           fp_adder/adder/norm/_1317_ (net)
                  0.01    0.00    2.76 v fp_adder/adder/norm/_2222_/A1 (NAND2_X1)
                  0.01    0.01    2.77 ^ fp_adder/adder/norm/_2222_/ZN (NAND2_X1)
     1    1.75                           fp_adder/adder/norm/_1318_ (net)
                  0.01    0.00    2.77 ^ fp_adder/adder/norm/_2223_/A2 (NAND2_X1)
                  0.01    0.02    2.79 v fp_adder/adder/norm/_2223_/ZN (NAND2_X1)
     1    3.34                           fp_adder/adder/norm/_1319_ (net)
                  0.01    0.00    2.79 v fp_adder/adder/norm/_2224_/A2 (NOR2_X2)
                  0.03    0.04    2.83 ^ fp_adder/adder/norm/_2224_/ZN (NOR2_X2)
     3    9.18                           fp_adder/adder/norm/_1320_ (net)
                  0.03    0.00    2.83 ^ fp_adder/adder/norm/_2225_/A3 (NAND3_X2)
                  0.02    0.03    2.86 v fp_adder/adder/norm/_2225_/ZN (NAND3_X2)
     3    6.88                           fp_adder/adder/norm/_1321_ (net)
                  0.02    0.00    2.86 v fp_adder/adder/norm/_2262_/A1 (NOR2_X2)
                  0.04    0.05    2.92 ^ fp_adder/adder/norm/_2262_/ZN (NOR2_X2)
     7   14.40                           fp_adder/adder/norm/_1358_ (net)
                  0.04    0.00    2.92 ^ fp_adder/adder/norm/_2333_/A1 (NAND2_X1)
                  0.02    0.03    2.95 v fp_adder/adder/norm/_2333_/ZN (NAND2_X1)
     2    5.70                           fp_adder/adder/norm/_1429_ (net)
                  0.02    0.00    2.95 v fp_adder/adder/norm/_2334_/A2 (NOR2_X2)
                  0.04    0.06    3.01 ^ fp_adder/adder/norm/_2334_/ZN (NOR2_X2)
     7   13.60                           fp_adder/adder/norm/_1430_ (net)
                  0.04    0.00    3.01 ^ fp_adder/adder/norm/_2416_/A1 (NAND4_X1)
                  0.02    0.03    3.04 v fp_adder/adder/norm/_2416_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    3.04 v fp_adder/adder/norm/_2417_/A1 (NAND2_X1)
                  0.02    0.03    3.07 ^ fp_adder/adder/norm/_2417_/ZN (NAND2_X1)
     3    6.05                           fp_adder/adder/norm/_0041_ (net)
                  0.02    0.00    3.07 ^ fp_adder/adder/norm/_2427_/A1 (NAND2_X1)
                  0.01    0.02    3.08 v fp_adder/adder/norm/_2427_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0050_ (net)
                  0.01    0.00    3.08 v fp_adder/adder/norm/_2430_/A1 (NAND2_X1)
                  0.02    0.02    3.11 ^ fp_adder/adder/norm/_2430_/ZN (NAND2_X1)
     3    5.83                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    3.11 ^ fp_adder/adder/norm/_2442_/A1 (NAND2_X1)
                  0.01    0.01    3.12 v fp_adder/adder/norm/_2442_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0065_ (net)
                  0.01    0.00    3.12 v fp_adder/adder/norm/_2445_/A1 (NAND2_X1)
                  0.01    0.02    3.14 ^ fp_adder/adder/norm/_2445_/ZN (NAND2_X1)
     2    4.17                           fp_adder/adder/norm/_0068_ (net)
                  0.01    0.00    3.14 ^ fp_adder/adder/norm/_2451_/A1 (NAND2_X1)
                  0.01    0.02    3.16 v fp_adder/adder/norm/_2451_/ZN (NAND2_X1)
     2    3.43                           fp_adder/adder/norm/_0074_ (net)
                  0.01    0.00    3.16 v fp_adder/adder/norm/_2452_/A1 (NAND2_X1)
                  0.01    0.01    3.18 ^ fp_adder/adder/norm/_2452_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/norm/_0075_ (net)
                  0.01    0.00    3.18 ^ fp_adder/adder/norm/_2455_/A1 (NAND2_X1)
                  0.01    0.01    3.19 v fp_adder/adder/norm/_2455_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0078_ (net)
                  0.01    0.00    3.19 v fp_adder/adder/norm/_2457_/A1 (NAND2_X1)
                  0.02    0.02    3.21 ^ fp_adder/adder/norm/_2457_/ZN (NAND2_X1)
     2    5.55                           result_int_d[30] (net)
                  0.02    0.00    3.21 ^ _435_/A4 (NAND4_X1)
                  0.03    0.03    3.24 v _435_/ZN (NAND4_X1)
     1    1.64                           _146_ (net)
                  0.03    0.00    3.24 v _436_/A2 (NAND2_X1)
                  0.01    0.02    3.27 ^ _436_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.27 ^ _475_/D (DFFR_X1)
                                  3.27   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   58.75                           clknet_3_5_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_10__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_10__f_clk_i/Z (BUF_X32)
     8   11.95                           clknet_4_10__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _475_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                         -0.03    3.08   library setup time
                                  3.08   data required time
-----------------------------------------------------------------------------
                                  3.08   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.11                           rst_ni (net)
                  0.00    0.00    0.30 ^ input11/A (BUF_X32)
                  0.01    0.02    0.32 ^ input11/Z (BUF_X32)
   102  237.56                           net11 (net)
                  0.04    0.03    0.36 ^ _479_/RN (DFFR_X1)
                                  0.36   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.41                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  2.81   slack (MET)


Startpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2923_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2427_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.01                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.90                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   53.25                           clknet_3_0_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.09                           clknet_4_1__leaf_clk_i (net)
                  0.00    0.00    1.60 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.43                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.30                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_4__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     9   17.36                           clknet_3_4__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ net982_582/A (INV_X1)
                  0.00    0.01    1.76 v net982_582/ZN (INV_X1)
     1    1.00                           net986 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/GN (DLL_X1)
                  0.01    0.07    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2923_/Q (DLL_X1)
     1    0.97                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.82 v lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A2 (AND2_X1)
                                  1.82   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.42                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.30                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.25                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.22 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_5__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    10   17.14                           clknet_3_5__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/A (INV_X1)
                  0.00    0.01    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__534/ZN (INV_X1)
     1    1.02                           net938 (net)
                  0.00    0.00    3.25 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2427_/A1 (AND2_X1)
                          0.00    3.25   clock reconvergence pessimism
                          0.00    3.25   clock gating setup time
                                  3.25   data required time
-----------------------------------------------------------------------------
                                  3.25   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: _485_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _475_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.51                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_4__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_4__f_clk_i/Z (BUF_X32)
     9   18.05                           clknet_4_4__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ _485_/CK (DFFR_X2)
                  0.01    0.10    0.21 v _485_/Q (DFFR_X2)
     5    8.95                           rdata_o_q[8] (net)
                  0.01    0.00    0.21 v fp_adder/converter/_176_/A2 (NOR2_X1)
                  0.03    0.04    0.26 ^ fp_adder/converter/_176_/ZN (NOR2_X1)
     2    4.85                           fp_adder/converter/_108_ (net)
                  0.03    0.00    0.26 ^ fp_adder/converter/_178_/A1 (NAND2_X2)
                  0.02    0.03    0.28 v fp_adder/converter/_178_/ZN (NAND2_X2)
     3    9.19                           fp_adder/converter/_110_ (net)
                  0.02    0.00    0.28 v fp_adder/converter/_189_/A2 (NOR2_X1)
                  0.04    0.06    0.35 ^ fp_adder/converter/_189_/ZN (NOR2_X1)
     2    7.95                           fp_adder/converter/_121_ (net)
                  0.04    0.00    0.35 ^ fp_adder/converter/_192_/A1 (NAND2_X4)
                  0.02    0.03    0.38 v fp_adder/converter/_192_/ZN (NAND2_X4)
    11   24.92                           fp_adder/converter/_124_ (net)
                  0.02    0.00    0.38 v fp_adder/converter/_193_/A2 (NAND2_X4)
                  0.02    0.04    0.42 ^ fp_adder/converter/_193_/ZN (NAND2_X4)
    14   32.36                           fp_adder/converter/_125_ (net)
                  0.02    0.00    0.42 ^ fp_adder/converter/_329_/A1 (NAND3_X1)
                  0.02    0.03    0.45 v fp_adder/converter/_329_/ZN (NAND3_X1)
     2    3.98                           fp_adder/converter/_089_ (net)
                  0.02    0.00    0.45 v fp_adder/converter/_334_/A (XOR2_X1)
                  0.01    0.06    0.50 v fp_adder/converter/_334_/Z (XOR2_X1)
     1    2.89                           fp_adder/converter/_093_ (net)
                  0.01    0.00    0.50 v fp_adder/converter/_335_/B1 (OAI21_X2)
                  0.03    0.04    0.54 ^ fp_adder/converter/_335_/ZN (OAI21_X2)
     3    8.33                           fp_adder/operand_fp16_fp32[26] (net)
                  0.03    0.00    0.54 ^ fp_adder/adder/adder/_1264_/A (INV_X1)
                  0.01    0.01    0.56 v fp_adder/adder/adder/_1264_/ZN (INV_X1)
     2    3.36                           fp_adder/adder/adder/_0376_ (net)
                  0.01    0.00    0.56 v fp_adder/adder/adder/_1265_/A1 (NAND2_X1)
                  0.01    0.02    0.58 ^ fp_adder/adder/adder/_1265_/ZN (NAND2_X1)
     2    3.72                           fp_adder/adder/adder/_0377_ (net)
                  0.01    0.00    0.58 ^ fp_adder/adder/adder/_1266_/A2 (NAND2_X1)
                  0.01    0.02    0.60 v fp_adder/adder/adder/_1266_/ZN (NAND2_X1)
     4    6.10                           fp_adder/adder/adder/_0378_ (net)
                  0.01    0.00    0.60 v fp_adder/adder/adder/_1272_/A1 (NOR2_X1)
                  0.03    0.04    0.65 ^ fp_adder/adder/adder/_1272_/ZN (NOR2_X1)
     3    5.51                           fp_adder/adder/adder/_0384_ (net)
                  0.03    0.00    0.65 ^ fp_adder/adder/adder/_1295_/A2 (NAND2_X1)
                  0.01    0.02    0.66 v fp_adder/adder/adder/_1295_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/adder/_0407_ (net)
                  0.01    0.00    0.66 v fp_adder/adder/adder/_1299_/A1 (NAND2_X1)
                  0.02    0.03    0.70 ^ fp_adder/adder/adder/_1299_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0411_ (net)
                  0.02    0.00    0.70 ^ fp_adder/adder/adder/_1301_/A1 (NAND2_X1)
                  0.01    0.02    0.72 v fp_adder/adder/adder/_1301_/ZN (NAND2_X1)
     1    3.00                           fp_adder/adder/adder/_0413_ (net)
                  0.01    0.00    0.72 v fp_adder/adder/adder/_1311_/A1 (NAND2_X2)
                  0.02    0.02    0.74 ^ fp_adder/adder/adder/_1311_/ZN (NAND2_X2)
     2    9.37                           fp_adder/adder/adder/_0423_ (net)
                  0.02    0.00    0.74 ^ fp_adder/adder/adder/_1313_/A1 (NAND2_X4)
                  0.10    0.11    0.85 v fp_adder/adder/adder/_1313_/ZN (NAND2_X4)
   106  221.63                           fp_adder/adder/adder/_0425_ (net)
                  0.10    0.01    0.86 v fp_adder/adder/adder/_1334_/A (INV_X8)
                  0.03    0.05    0.92 ^ fp_adder/adder/adder/_1334_/ZN (INV_X8)
    19   40.97                           fp_adder/adder/adder/_0440_ (net)
                  0.03    0.00    0.92 ^ fp_adder/adder/adder/_1352_/A1 (NAND2_X1)
                  0.02    0.03    0.94 v fp_adder/adder/adder/_1352_/ZN (NAND2_X1)
     1    5.84                           fp_adder/adder/adder/_0455_ (net)
                  0.02    0.00    0.94 v fp_adder/adder/adder/_1356_/A1 (NAND2_X4)
                  0.03    0.04    0.99 ^ fp_adder/adder/adder/_1356_/ZN (NAND2_X4)
    25   53.62                           fp_adder/adder/adder/_0459_ (net)
                  0.03    0.00    0.99 ^ fp_adder/adder/adder/_1359_/A2 (NAND2_X1)
                  0.02    0.04    1.03 v fp_adder/adder/adder/_1359_/ZN (NAND2_X1)
     4    8.36                           fp_adder/adder/adder/_0462_ (net)
                  0.02    0.00    1.03 v fp_adder/adder/adder/_1382_/A1 (NAND3_X2)
                  0.02    0.03    1.05 ^ fp_adder/adder/adder/_1382_/ZN (NAND3_X2)
     4    8.57                           fp_adder/adder/adder/_0485_ (net)
                  0.02    0.00    1.05 ^ fp_adder/adder/adder/_1393_/A1 (NAND2_X1)
                  0.01    0.02    1.07 v fp_adder/adder/adder/_1393_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/adder/_0496_ (net)
                  0.01    0.00    1.07 v fp_adder/adder/adder/_1413_/A1 (NAND2_X1)
                  0.02    0.03    1.10 ^ fp_adder/adder/adder/_1413_/ZN (NAND2_X1)
     1    6.13                           fp_adder/adder/adder/_0516_ (net)
                  0.02    0.00    1.10 ^ fp_adder/adder/adder/_1417_/A1 (NAND2_X4)
                  0.03    0.04    1.14 v fp_adder/adder/adder/_1417_/ZN (NAND2_X4)
    31   53.19                           fp_adder/adder/adder/_0520_ (net)
                  0.03    0.00    1.14 v fp_adder/adder/adder/_1574_/A1 (NAND2_X1)
                  0.02    0.03    1.17 ^ fp_adder/adder/adder/_1574_/ZN (NAND2_X1)
     2    3.69                           fp_adder/adder/adder/_0677_ (net)
                  0.02    0.00    1.17 ^ fp_adder/adder/adder/_1575_/A1 (NAND2_X1)
                  0.01    0.02    1.18 v fp_adder/adder/adder/_1575_/ZN (NAND2_X1)
     1    1.67                           fp_adder/adder/adder/_0678_ (net)
                  0.01    0.00    1.18 v fp_adder/adder/adder/_1577_/A1 (NAND2_X1)
                  0.01    0.01    1.20 ^ fp_adder/adder/adder/_1577_/ZN (NAND2_X1)
     1    1.05                           fp_adder/adder/adder/_0680_ (net)
                  0.01    0.00    1.20 ^ fp_adder/adder/adder/_1578_/A2 (AND2_X1)
                  0.01    0.04    1.23 ^ fp_adder/adder/adder/_1578_/ZN (AND2_X1)
     2    3.65                           fp_adder/adder/adder/_0681_ (net)
                  0.01    0.00    1.23 ^ fp_adder/adder/adder/_1579_/A1 (NAND2_X1)
                  0.01    0.02    1.25 v fp_adder/adder/adder/_1579_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0682_ (net)
                  0.01    0.00    1.25 v fp_adder/adder/adder/_1593_/A1 (NAND3_X1)
                  0.01    0.02    1.27 ^ fp_adder/adder/adder/_1593_/ZN (NAND3_X1)
     1    1.83                           fp_adder/adder/adder/_0696_ (net)
                  0.01    0.00    1.27 ^ fp_adder/adder/adder/_1601_/A1 (NAND2_X1)
                  0.01    0.01    1.28 v fp_adder/adder/adder/_1601_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/adder/_0704_ (net)
                  0.01    0.00    1.28 v fp_adder/adder/adder/_1602_/A (INV_X1)
                  0.01    0.02    1.30 ^ fp_adder/adder/adder/_1602_/ZN (INV_X1)
     2    3.42                           fp_adder/adder/adder/_0705_ (net)
                  0.01    0.00    1.30 ^ fp_adder/adder/adder/_1629_/A1 (NAND3_X1)
                  0.01    0.02    1.31 v fp_adder/adder/adder/_1629_/ZN (NAND3_X1)
     1    1.70                           fp_adder/adder/adder/_0732_ (net)
                  0.01    0.00    1.31 v fp_adder/adder/adder/_1641_/A1 (NOR2_X1)
                  0.02    0.02    1.34 ^ fp_adder/adder/adder/_1641_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/adder/_0744_ (net)
                  0.02    0.00    1.34 ^ fp_adder/adder/adder/_1642_/A2 (NAND2_X1)
                  0.01    0.02    1.36 v fp_adder/adder/adder/_1642_/ZN (NAND2_X1)
     1    1.85                           fp_adder/adder/adder/_0745_ (net)
                  0.01    0.00    1.36 v fp_adder/adder/adder/_1649_/A1 (NAND2_X1)
                  0.01    0.01    1.37 ^ fp_adder/adder/adder/_1649_/ZN (NAND2_X1)
     1    1.86                           fp_adder/adder/adder/_0752_ (net)
                  0.01    0.00    1.37 ^ fp_adder/adder/adder/_1669_/A1 (NAND2_X1)
                  0.01    0.02    1.39 v fp_adder/adder/adder/_1669_/ZN (NAND2_X1)
     2    5.25                           fp_adder/adder/adder/_0772_ (net)
                  0.01    0.00    1.39 v fp_adder/adder/adder/_1681_/A1 (NAND3_X1)
                  0.02    0.03    1.42 ^ fp_adder/adder/adder/_1681_/ZN (NAND3_X1)
     3    5.31                           fp_adder/adder/adder/_0784_ (net)
                  0.02    0.00    1.42 ^ fp_adder/adder/adder/_1867_/A1 (NAND4_X1)
                  0.02    0.03    1.44 v fp_adder/adder/adder/_1867_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/adder/_0970_ (net)
                  0.02    0.00    1.44 v fp_adder/adder/adder/_1868_/A1 (NAND2_X1)
                  0.02    0.04    1.48 ^ fp_adder/adder/adder/_1868_/ZN (NAND2_X1)
     3    8.09                           fp_adder/adder/adder/_0971_ (net)
                  0.02    0.00    1.48 ^ fp_adder/adder/adder/_1948_/A1 (NAND2_X1)
                  0.01    0.02    1.50 v fp_adder/adder/adder/_1948_/ZN (NAND2_X1)
     1    3.10                           fp_adder/adder/adder/_1051_ (net)
                  0.01    0.00    1.50 v fp_adder/adder/adder/_1960_/A1 (NAND2_X2)
                  0.02    0.03    1.53 ^ fp_adder/adder/adder/_1960_/ZN (NAND2_X2)
     4   11.56                           fp_adder/adder/adder/_1063_ (net)
                  0.02    0.00    1.53 ^ fp_adder/adder/adder/_2053_/A1 (NAND2_X1)
                  0.01    0.02    1.55 v fp_adder/adder/adder/_2053_/ZN (NAND2_X1)
     1    3.13                           fp_adder/adder/adder/_0047_ (net)
                  0.01    0.00    1.55 v fp_adder/adder/adder/_2074_/A1 (NAND2_X2)
                  0.02    0.03    1.57 ^ fp_adder/adder/adder/_2074_/ZN (NAND2_X2)
     5   11.86                           fp_adder/adder/adder/_0070_ (net)
                  0.02    0.00    1.57 ^ fp_adder/adder/adder/_2234_/A1 (NAND2_X1)
                  0.01    0.02    1.59 v fp_adder/adder/adder/_2234_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/adder/_0225_ (net)
                  0.01    0.00    1.59 v fp_adder/adder/adder/_2236_/A1 (NAND2_X1)
                  0.02    0.03    1.62 ^ fp_adder/adder/adder/_2236_/ZN (NAND2_X1)
     3    7.95                           fp_adder/adder/adder/_0228_ (net)
                  0.02    0.00    1.62 ^ fp_adder/adder/adder/_2241_/A1 (NAND2_X1)
                  0.01    0.02    1.63 v fp_adder/adder/adder/_2241_/ZN (NAND2_X1)
     1    1.62                           fp_adder/adder/adder/_0231_ (net)
                  0.01    0.00    1.63 v fp_adder/adder/adder/_2242_/A1 (NAND2_X1)
                  0.02    0.03    1.66 ^ fp_adder/adder/adder/_2242_/ZN (NAND2_X1)
     2    6.24                           fp_adder/adder/adder/_0232_ (net)
                  0.02    0.00    1.66 ^ fp_adder/adder/adder/_2245_/A1 (NAND2_X1)
                  0.01    0.02    1.68 v fp_adder/adder/adder/_2245_/ZN (NAND2_X1)
     2    3.26                           fp_adder/adder/adder/_0234_ (net)
                  0.01    0.00    1.68 v fp_adder/adder/adder/_2249_/A1 (NAND3_X1)
                  0.02    0.02    1.70 ^ fp_adder/adder/adder/_2249_/ZN (NAND3_X1)
     1    3.60                           fp_adder/adder/adder/_0239_ (net)
                  0.02    0.00    1.70 ^ fp_adder/adder/adder/_2250_/A2 (NAND2_X2)
                  0.02    0.03    1.72 v fp_adder/adder/adder/_2250_/ZN (NAND2_X2)
     6   14.24                           fp_adder/adder/mant_prenorm_d[43] (net)
                  0.02    0.00    1.73 v fp_adder/adder/norm/LOD/_169_/A2 (NOR2_X1)
                  0.02    0.04    1.77 ^ fp_adder/adder/norm/LOD/_169_/ZN (NOR2_X1)
     2    3.55                           fp_adder/adder/norm/LOD/_125_ (net)
                  0.02    0.00    1.77 ^ fp_adder/adder/norm/LOD/_170_/A2 (NAND2_X1)
                  0.01    0.02    1.79 v fp_adder/adder/norm/LOD/_170_/ZN (NAND2_X1)
     2    4.97                           fp_adder/adder/norm/LOD/_126_ (net)
                  0.01    0.00    1.79 v fp_adder/adder/norm/LOD/_171_/A2 (NOR2_X2)
                  0.03    0.05    1.84 ^ fp_adder/adder/norm/LOD/_171_/ZN (NOR2_X2)
     5   10.26                           fp_adder/adder/norm/LOD/_127_ (net)
                  0.03    0.00    1.84 ^ fp_adder/adder/norm/LOD/_191_/A1 (NAND2_X2)
                  0.02    0.03    1.87 v fp_adder/adder/norm/LOD/_191_/ZN (NAND2_X2)
     6   14.81                           fp_adder/adder/norm/LOD/_147_ (net)
                  0.02    0.00    1.87 v fp_adder/adder/norm/LOD/_235_/A2 (NOR2_X1)
                  0.04    0.07    1.94 ^ fp_adder/adder/norm/LOD/_235_/ZN (NOR2_X1)
     3    8.33                           fp_adder/adder/norm/Mant_leadingOne_D[4] (net)
                  0.04    0.00    1.94 ^ fp_adder/adder/norm/LOD/_236_/A2 (NAND2_X1)
                  0.01    0.02    1.96 v fp_adder/adder/norm/LOD/_236_/ZN (NAND2_X1)
     1    1.56                           fp_adder/adder/norm/LOD/_034_ (net)
                  0.01    0.00    1.96 v fp_adder/adder/norm/LOD/_237_/A2 (NAND2_X1)
                  0.01    0.02    1.98 ^ fp_adder/adder/norm/LOD/_237_/ZN (NAND2_X1)
     1    3.62                           fp_adder/adder/norm/LOD/_035_ (net)
                  0.01    0.00    1.98 ^ fp_adder/adder/norm/LOD/_238_/A (INV_X1)
                  0.01    0.01    1.99 v fp_adder/adder/norm/LOD/_238_/ZN (INV_X1)
     1    3.06                           fp_adder/adder/norm/LOD/_036_ (net)
                  0.01    0.00    1.99 v fp_adder/adder/norm/LOD/_277_/A1 (NAND2_X2)
                  0.02    0.03    2.02 ^ fp_adder/adder/norm/LOD/_277_/ZN (NAND2_X2)
     4   15.92                           fp_adder/adder/norm/Mant_leadingOne_D[0] (net)
                  0.02    0.00    2.02 ^ fp_adder/adder/norm/_1481_/A2 (NOR2_X1)
                  0.01    0.01    2.03 v fp_adder/adder/norm/_1481_/ZN (NOR2_X1)
     1    1.81                           fp_adder/adder/norm/_0042_ (net)
                  0.01    0.00    2.03 v fp_adder/adder/norm/_1482_/B2 (OAI21_X1)
                  0.02    0.03    2.06 ^ fp_adder/adder/norm/_1482_/ZN (OAI21_X1)
     1    1.87                           fp_adder/adder/norm/_0051_ (net)
                  0.02    0.00    2.06 ^ fp_adder/adder/norm/_1494_/A1 (NAND2_X1)
                  0.01    0.02    2.08 v fp_adder/adder/norm/_1494_/ZN (NAND2_X1)
     1    1.70                           fp_adder/adder/norm/_0178_ (net)
                  0.01    0.00    2.08 v fp_adder/adder/norm/_1498_/A1 (NAND2_X1)
                  0.01    0.01    2.09 ^ fp_adder/adder/norm/_1498_/ZN (NAND2_X1)
     1    1.92                           fp_adder/adder/norm/_0222_ (net)
                  0.01    0.00    2.09 ^ fp_adder/adder/norm/_1519_/A1 (NAND2_X1)
                  0.01    0.02    2.11 v fp_adder/adder/norm/_1519_/ZN (NAND2_X1)
     2    3.21                           fp_adder/adder/norm/_0453_ (net)
                  0.01    0.00    2.11 v fp_adder/adder/norm/_1528_/A1 (NAND2_X1)
                  0.01    0.01    2.12 ^ fp_adder/adder/norm/_1528_/ZN (NAND2_X1)
     1    1.79                           fp_adder/adder/norm/_0552_ (net)
                  0.01    0.00    2.12 ^ fp_adder/adder/norm/_1530_/A1 (NAND2_X1)
                  0.01    0.01    2.14 v fp_adder/adder/norm/_1530_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0574_ (net)
                  0.01    0.00    2.14 v fp_adder/adder/norm/_1532_/A1 (NAND2_X1)
                  0.01    0.02    2.15 ^ fp_adder/adder/norm/_1532_/ZN (NAND2_X1)
     1    3.19                           fp_adder/adder/norm/_0596_ (net)
                  0.01    0.00    2.15 ^ fp_adder/adder/norm/_1534_/A1 (NAND2_X2)
                  0.02    0.03    2.18 v fp_adder/adder/norm/_1534_/ZN (NAND2_X2)
     4   15.66                           fp_adder/adder/norm/_0609_ (net)
                  0.02    0.00    2.18 v fp_adder/adder/norm/_1536_/A1 (NAND2_X4)
                  0.03    0.04    2.22 ^ fp_adder/adder/norm/_1536_/ZN (NAND2_X4)
    10   38.83                           fp_adder/adder/norm/_0622_ (net)
                  0.03    0.00    2.22 ^ fp_adder/adder/norm/_1540_/A1 (NAND2_X1)
                  0.02    0.03    2.24 v fp_adder/adder/norm/_1540_/ZN (NAND2_X1)
     1    5.87                           fp_adder/adder/norm/_0636_ (net)
                  0.02    0.00    2.24 v fp_adder/adder/norm/_1542_/A1 (NAND2_X4)
                  0.10    0.11    2.36 ^ fp_adder/adder/norm/_1542_/ZN (NAND2_X4)
    81  192.12                           fp_adder/adder/norm/_0638_ (net)
                  0.11    0.01    2.36 ^ fp_adder/adder/norm/_1547_/A2 (NAND3_X4)
                  0.03    0.05    2.41 v fp_adder/adder/norm/_1547_/ZN (NAND3_X4)
     6   19.19                           fp_adder/adder/norm/_0643_ (net)
                  0.03    0.00    2.41 v fp_adder/adder/norm/_1562_/A1 (NAND4_X4)
                  0.06    0.07    2.49 ^ fp_adder/adder/norm/_1562_/ZN (NAND4_X4)
    41   86.53                           fp_adder/adder/norm/_0658_ (net)
                  0.06    0.01    2.50 ^ fp_adder/adder/norm/_1563_/A2 (NAND2_X4)
                  0.03    0.05    2.55 v fp_adder/adder/norm/_1563_/ZN (NAND2_X4)
    22   55.54                           fp_adder/adder/norm/_0659_ (net)
                  0.03    0.00    2.55 v fp_adder/adder/norm/_1564_/A (INV_X8)
                  0.03    0.05    2.60 ^ fp_adder/adder/norm/_1564_/ZN (INV_X8)
    40   96.94                           fp_adder/adder/norm/_0660_ (net)
                  0.03    0.01    2.60 ^ fp_adder/adder/norm/_1765_/A1 (NAND3_X1)
                  0.02    0.04    2.64 v fp_adder/adder/norm/_1765_/ZN (NAND3_X1)
     3    5.40                           fp_adder/adder/norm/_0861_ (net)
                  0.02    0.00    2.64 v fp_adder/adder/norm/_2025_/A1 (NAND3_X1)
                  0.02    0.03    2.66 ^ fp_adder/adder/norm/_2025_/ZN (NAND3_X1)
     2    3.49                           fp_adder/adder/norm/_1121_ (net)
                  0.02    0.00    2.66 ^ fp_adder/adder/norm/_2142_/A2 (NAND2_X1)
                  0.01    0.02    2.68 v fp_adder/adder/norm/_2142_/ZN (NAND2_X1)
     1    2.10                           fp_adder/adder/norm/_1238_ (net)
                  0.01    0.00    2.68 v fp_adder/adder/norm/_2143_/A (INV_X1)
                  0.01    0.02    2.70 ^ fp_adder/adder/norm/_2143_/ZN (INV_X1)
     2    3.58                           fp_adder/adder/norm/_1239_ (net)
                  0.01    0.00    2.70 ^ fp_adder/adder/norm/_2144_/A1 (NAND2_X1)
                  0.02    0.02    2.71 v fp_adder/adder/norm/_2144_/ZN (NAND2_X1)
     2    3.24                           fp_adder/adder/norm/_1240_ (net)
                  0.02    0.00    2.71 v fp_adder/adder/norm/_2145_/A1 (NAND2_X1)
                  0.02    0.02    2.74 ^ fp_adder/adder/norm/_2145_/ZN (NAND2_X1)
     2    3.42                           fp_adder/adder/norm/_1241_ (net)
                  0.02    0.00    2.74 ^ fp_adder/adder/norm/_2221_/A2 (NAND2_X1)
                  0.01    0.02    2.76 v fp_adder/adder/norm/_2221_/ZN (NAND2_X1)
     1    2.01                           fp_adder/adder/norm/_1317_ (net)
                  0.01    0.00    2.76 v fp_adder/adder/norm/_2222_/A1 (NAND2_X1)
                  0.01    0.01    2.77 ^ fp_adder/adder/norm/_2222_/ZN (NAND2_X1)
     1    1.75                           fp_adder/adder/norm/_1318_ (net)
                  0.01    0.00    2.77 ^ fp_adder/adder/norm/_2223_/A2 (NAND2_X1)
                  0.01    0.02    2.79 v fp_adder/adder/norm/_2223_/ZN (NAND2_X1)
     1    3.34                           fp_adder/adder/norm/_1319_ (net)
                  0.01    0.00    2.79 v fp_adder/adder/norm/_2224_/A2 (NOR2_X2)
                  0.03    0.04    2.83 ^ fp_adder/adder/norm/_2224_/ZN (NOR2_X2)
     3    9.18                           fp_adder/adder/norm/_1320_ (net)
                  0.03    0.00    2.83 ^ fp_adder/adder/norm/_2225_/A3 (NAND3_X2)
                  0.02    0.03    2.86 v fp_adder/adder/norm/_2225_/ZN (NAND3_X2)
     3    6.88                           fp_adder/adder/norm/_1321_ (net)
                  0.02    0.00    2.86 v fp_adder/adder/norm/_2262_/A1 (NOR2_X2)
                  0.04    0.05    2.92 ^ fp_adder/adder/norm/_2262_/ZN (NOR2_X2)
     7   14.40                           fp_adder/adder/norm/_1358_ (net)
                  0.04    0.00    2.92 ^ fp_adder/adder/norm/_2333_/A1 (NAND2_X1)
                  0.02    0.03    2.95 v fp_adder/adder/norm/_2333_/ZN (NAND2_X1)
     2    5.70                           fp_adder/adder/norm/_1429_ (net)
                  0.02    0.00    2.95 v fp_adder/adder/norm/_2334_/A2 (NOR2_X2)
                  0.04    0.06    3.01 ^ fp_adder/adder/norm/_2334_/ZN (NOR2_X2)
     7   13.60                           fp_adder/adder/norm/_1430_ (net)
                  0.04    0.00    3.01 ^ fp_adder/adder/norm/_2416_/A1 (NAND4_X1)
                  0.02    0.03    3.04 v fp_adder/adder/norm/_2416_/ZN (NAND4_X1)
     1    1.61                           fp_adder/adder/norm/_0040_ (net)
                  0.02    0.00    3.04 v fp_adder/adder/norm/_2417_/A1 (NAND2_X1)
                  0.02    0.03    3.07 ^ fp_adder/adder/norm/_2417_/ZN (NAND2_X1)
     3    6.05                           fp_adder/adder/norm/_0041_ (net)
                  0.02    0.00    3.07 ^ fp_adder/adder/norm/_2427_/A1 (NAND2_X1)
                  0.01    0.02    3.08 v fp_adder/adder/norm/_2427_/ZN (NAND2_X1)
     1    1.69                           fp_adder/adder/norm/_0050_ (net)
                  0.01    0.00    3.08 v fp_adder/adder/norm/_2430_/A1 (NAND2_X1)
                  0.02    0.02    3.11 ^ fp_adder/adder/norm/_2430_/ZN (NAND2_X1)
     3    5.83                           fp_adder/adder/norm/_0054_ (net)
                  0.02    0.00    3.11 ^ fp_adder/adder/norm/_2442_/A1 (NAND2_X1)
                  0.01    0.01    3.12 v fp_adder/adder/norm/_2442_/ZN (NAND2_X1)
     1    1.58                           fp_adder/adder/norm/_0065_ (net)
                  0.01    0.00    3.12 v fp_adder/adder/norm/_2445_/A1 (NAND2_X1)
                  0.01    0.02    3.14 ^ fp_adder/adder/norm/_2445_/ZN (NAND2_X1)
     2    4.17                           fp_adder/adder/norm/_0068_ (net)
                  0.01    0.00    3.14 ^ fp_adder/adder/norm/_2451_/A1 (NAND2_X1)
                  0.01    0.02    3.16 v fp_adder/adder/norm/_2451_/ZN (NAND2_X1)
     2    3.43                           fp_adder/adder/norm/_0074_ (net)
                  0.01    0.00    3.16 v fp_adder/adder/norm/_2452_/A1 (NAND2_X1)
                  0.01    0.01    3.18 ^ fp_adder/adder/norm/_2452_/ZN (NAND2_X1)
     1    1.65                           fp_adder/adder/norm/_0075_ (net)
                  0.01    0.00    3.18 ^ fp_adder/adder/norm/_2455_/A1 (NAND2_X1)
                  0.01    0.01    3.19 v fp_adder/adder/norm/_2455_/ZN (NAND2_X1)
     1    1.72                           fp_adder/adder/norm/_0078_ (net)
                  0.01    0.00    3.19 v fp_adder/adder/norm/_2457_/A1 (NAND2_X1)
                  0.02    0.02    3.21 ^ fp_adder/adder/norm/_2457_/ZN (NAND2_X1)
     2    5.55                           result_int_d[30] (net)
                  0.02    0.00    3.21 ^ _435_/A4 (NAND4_X1)
                  0.03    0.03    3.24 v _435_/ZN (NAND4_X1)
     1    1.64                           _146_ (net)
                  0.03    0.00    3.24 v _436_/A2 (NAND2_X1)
                  0.01    0.02    3.27 ^ _436_/ZN (NAND2_X1)
     1    1.26                           _030_ (net)
                  0.01    0.00    3.27 ^ _475_/D (DFFR_X1)
                                  3.27   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.14                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   63.08                           clknet_0_clk_i (net)
                  0.01    0.01    3.04 ^ clkbuf_3_5_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_5_0_clk_i/Z (BUF_X4)
     2   58.75                           clknet_3_5_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_10__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_10__f_clk_i/Z (BUF_X32)
     8   11.95                           clknet_4_10__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _475_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                         -0.03    3.08   library setup time
                                  3.08   data required time
-----------------------------------------------------------------------------
                                  3.08   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.19   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.06277719885110855

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3162

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.738192617893219

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0061

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
3.2681

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.1875

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-5.737279

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.68e-03   5.88e-04   3.66e-04   3.63e-03  15.8%
Combinational          8.65e-03   8.95e-03   1.73e-03   1.93e-02  84.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-02   9.54e-03   2.09e-03   2.30e-02 100.0%
                          49.3%      41.5%       9.1%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 69885 u^2 58% utilization.

Placement Analysis
---------------------------------
total displacement     122234.3 u
average displacement        3.5 u
max displacement           33.4 u
original HPWL          231940.8 u
legalized HPWL         355179.9 u
delta HPWL                   53 %

Repair setup and hold violations...
[INFO RSZ-0094] Found 43 endpoints with setup violations.
[INFO RSZ-0045] Inserted 6 buffers, 1 to split loads.
[INFO RSZ-0043] Swapped pins on 2 instances.
[INFO RSZ-0046] Found 16 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement         93.1 u
average displacement        0.0 u
max displacement            4.9 u
original HPWL          355647.2 u
legalized HPWL         355718.2 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[5].sub_unit_i/_2453_/G ^
   0.47
_479_/CK ^
   0.11      0.00       0.36


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: lut/_220_ (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.31                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1047/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1047/Z (CLKBUF_X1)
     1   27.22                           net1451 (net)
                  0.06    0.00    0.39 ^ input11/A (BUF_X32)
                  0.01    0.03    0.42 ^ input11/Z (BUF_X32)
    87  195.59                           net11 (net)
                  0.01    0.00    0.42 ^ hold1048/A (CLKBUF_X1)
                  0.10    0.13    0.55 ^ hold1048/Z (CLKBUF_X1)
    16   44.11                           net1452 (net)
                  0.10    0.00    0.55 ^ lut/_220_/RN (DFFR_X2)
                                  0.55   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.78                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   14.70                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_128_/ZN (NAND2_X1)
     1   24.83                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.47                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   13.54                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_13/A (INV_X1)
                  0.01    0.01    0.25 ^ net399_13/ZN (INV_X1)
     1    2.67                           net417 (net)
                  0.01    0.00    0.25 ^ lut/_220_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.29    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2904_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2406_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.02                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.77                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   52.22                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_7__f_clk_i/Z (BUF_X32)
     5   21.85                           clknet_4_7__leaf_clk_i (net)
                  0.00    0.00    1.61 v lut/gen_sub_units_scm[13].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.06    0.07    1.68 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   27.67                           lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.06    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.87                           clknet_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/Z (BUF_X32)
     9   20.41                           clknet_3_2__leaf_lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2399__307/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[13].sub_unit_i/_2399__307/ZN (INV_X1)
     1    1.38                           net711 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[13].sub_unit_i/_2904_/GN (DLL_X1)
                  0.01    0.05    1.80 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2904_/Q (DLL_X1)
     1    1.05                           lut/gen_sub_units_scm[13].sub_unit_i/gen_cg_word_iter[10].cg_i.en_latch (net)
                  0.01    0.00    1.80 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2406_/A2 (AND2_X1)
                                  1.80   data arrival time

                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.02                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.77                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_3_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.58 v clkbuf_3_3_0_clk_i/Z (BUF_X4)
     2   52.22                           clknet_3_3_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_7__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_7__f_clk_i/Z (BUF_X32)
     5   21.85                           clknet_4_7__leaf_clk_i (net)
                  0.00    0.00    1.61 v lut/gen_sub_units_scm[13].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.07    1.68 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   27.67                           lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.68 ^ clkbuf_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.72 ^ clkbuf_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/Z (BUF_X32)
     8  218.87                           clknet_0_lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[13].sub_unit_i/_0846_/Z (BUF_X32)
     9   20.41                           clknet_3_2__leaf_lut/gen_sub_units_scm[13].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2399__298/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[13].sub_unit_i/_2399__298/ZN (INV_X1)
     1    2.89                           net702 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[13].sub_unit_i/_2406_/A1 (AND2_X1)
                          0.00    1.76   clock reconvergence pessimism
                          0.00    1.76   clock gating hold time
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: we_i (input port clocked by clk_i)
Endpoint: lut/_220_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ we_i (in)
     1   13.20                           we_i (net)
                  0.00    0.00    0.30 ^ input37/A (BUF_X16)
                  0.01    0.03    0.33 ^ input37/Z (BUF_X16)
    38  113.34                           net37 (net)
                  0.01    0.01    0.33 ^ lut/_179_/B1 (OAI21_X1)
                  0.01    0.01    0.35 v lut/_179_/ZN (OAI21_X1)
     1    1.22                           lut/_003_ (net)
                  0.01    0.00    0.35 v lut/_220_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.78                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   14.70                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_128_/ZN (NAND2_X1)
     1   24.83                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.47                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_0__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_0__f_lut/_023_/Z (BUF_X32)
     7   13.54                           clknet_1_0__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_13/A (INV_X1)
                  0.01    0.01    0.25 ^ net399_13/ZN (INV_X1)
     1    2.67                           net417 (net)
                  0.01    0.00    0.25 ^ lut/_220_/CK (DFFR_X2)
                          0.00    0.25   clock reconvergence pessimism
                          0.00    0.25   library hold time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.31                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1047/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1047/Z (CLKBUF_X1)
     1   27.22                           net1451 (net)
                  0.06    0.00    0.39 ^ input11/A (BUF_X32)
                  0.01    0.03    0.42 ^ input11/Z (BUF_X32)
    87  195.59                           net11 (net)
                  0.04    0.03    0.45 ^ _479_/RN (DFFR_X1)
                                  0.45   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.85                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.50                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2912_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2415_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.02                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.77                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.90                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   33.42                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.93                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.74                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
    13   30.63                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__699/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__699/ZN (INV_X1)
     1    2.80                           net1103 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2912_/GN (DLL_X1)
                  0.01    0.07    1.84 v lut/gen_sub_units_scm[4].sub_unit_i/_2912_/Q (DLL_X1)
     1    2.34                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    1.84 v lut/gen_sub_units_scm[4].sub_unit_i/_2415_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    3.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   58.17                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    3.09 ^ clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.11 ^ clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   33.82                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.80                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.69                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
    13   28.66                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__671/A (INV_X1)
                  0.01    0.01    3.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__671/ZN (INV_X1)
     1    1.72                           net1075 (net)
                  0.01    0.00    3.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2415_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_227_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2669_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.78                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   14.70                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_128_/ZN (NAND2_X1)
     1   24.83                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.47                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   16.43                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_6/A (INV_X1)
                  0.01    0.01    0.25 ^ net399_6/ZN (INV_X1)
     1    1.53                           net410 (net)
                  0.01    0.00    0.25 ^ lut/_227_/CK (DFFR_X2)
                  0.13    0.24    0.49 ^ lut/_227_/Q (DFFR_X2)
    62  120.11                           lut/wdata_a_q[10] (net)
                  0.13    0.03    0.52 ^ wire114/A (BUF_X16)
                  0.02    0.04    0.56 ^ wire114/Z (BUF_X16)
    64  130.72                           net114 (net)
                  0.03    0.01    0.58 ^ max_cap112/A (BUF_X16)
                  0.01    0.03    0.60 ^ max_cap112/Z (BUF_X16)
    71  119.48                           net112 (net)
                  0.03    0.02    0.62 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap111/Z (BUF_X16)
    75  112.51                           net111 (net)
                  0.04    0.03    0.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2669_/D (DLH_X1)
                                  0.68   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.75                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.75                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.01                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.57                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_7__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_7__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    11   20.36                           clknet_3_7__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__539/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__539/ZN (INV_X1)
     1    1.81                           net943 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2411_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2411_/ZN (AND2_X1)
     1   28.39                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/Z (BUF_X32)
     2   55.19                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/Z (BUF_X32)
     9   13.84                           clknet_1_1__leaf_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2669_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.68   time borrowed from endpoint
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.44
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _479_ (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1    1.31                           rst_ni (net)
                  0.00    0.00    0.30 ^ hold1047/A (CLKBUF_X1)
                  0.06    0.09    0.39 ^ hold1047/Z (CLKBUF_X1)
     1   27.22                           net1451 (net)
                  0.06    0.00    0.39 ^ input11/A (BUF_X32)
                  0.01    0.03    0.42 ^ input11/Z (BUF_X32)
    87  195.59                           net11 (net)
                  0.04    0.03    0.45 ^ _479_/RN (DFFR_X1)
                                  0.45   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_2_0_clk_i/A (BUF_X4)
                  0.04    0.05    3.09 ^ clkbuf_3_2_0_clk_i/Z (BUF_X4)
     2   59.85                           clknet_3_2_0_clk_i (net)
                  0.04    0.00    3.09 ^ clkbuf_4_5__f_clk_i/A (BUF_X32)
                  0.01    0.02    3.11 ^ clkbuf_4_5__f_clk_i/Z (BUF_X32)
     6    9.50                           clknet_4_5__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ _479_/CK (DFFR_X1)
                          0.00    3.11   clock reconvergence pessimism
                          0.05    3.16   library recovery time
                                  3.16   data required time
-----------------------------------------------------------------------------
                                  3.16   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  2.71   slack (MET)


Startpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2912_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[4].sub_unit_i/_2415_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock source latency
                  0.00    0.00    1.50 v clk_i (in)
     1   48.02                           clk_i (net)
                  0.01    0.01    1.51 v clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.03    1.53 v clkbuf_0_clk_i/Z (BUF_X32)
     8   59.77                           clknet_0_clk_i (net)
                  0.01    0.00    1.54 v clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.02    0.04    1.57 v clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   51.90                           clknet_3_1_0_clk_i (net)
                  0.02    0.00    1.58 v clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.00    0.03    1.60 v clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   33.42                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    1.61 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.07    0.08    1.68 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   28.93                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.07    0.00    1.69 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.02    0.04    1.73 ^ clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  220.74                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.02    0.00    1.73 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.02    1.75 ^ clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
    13   30.63                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    1.75 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__699/A (INV_X1)
                  0.00    0.01    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__699/ZN (INV_X1)
     1    2.80                           net1103 (net)
                  0.00    0.00    1.76 v lut/gen_sub_units_scm[4].sub_unit_i/_2912_/GN (DLL_X1)
                  0.01    0.07    1.84 v lut/gen_sub_units_scm[4].sub_unit_i/_2912_/Q (DLL_X1)
     1    2.34                           lut/gen_sub_units_scm[4].sub_unit_i/gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00    1.84 v lut/gen_sub_units_scm[4].sub_unit_i/_2415_/A2 (AND2_X1)
                                  1.84   data arrival time

                          3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock source latency
                  0.00    0.00    3.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    3.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    3.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    3.03 ^ clkbuf_3_1_0_clk_i/A (BUF_X4)
                  0.03    0.05    3.08 ^ clkbuf_3_1_0_clk_i/Z (BUF_X4)
     2   58.17                           clknet_3_1_0_clk_i (net)
                  0.03    0.00    3.09 ^ clkbuf_4_2__f_clk_i/A (BUF_X32)
                  0.01    0.03    3.11 ^ clkbuf_4_2__f_clk_i/Z (BUF_X32)
     5   33.82                           clknet_4_2__leaf_clk_i (net)
                  0.01    0.00    3.11 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    3.18 v lut/gen_sub_units_scm[4].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.80                           lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.05    0.00    3.18 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    3.23 v clkbuf_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
     8  195.69                           clknet_0_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.01    0.00    3.23 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    3.25 v clkbuf_3_2__f_lut/gen_sub_units_scm[4].sub_unit_i/_0846_/Z (BUF_X32)
    13   28.66                           clknet_3_2__leaf_lut/gen_sub_units_scm[4].sub_unit_i/_0846_ (net)
                  0.00    0.00    3.25 v lut/gen_sub_units_scm[4].sub_unit_i/_2399__671/A (INV_X1)
                  0.01    0.01    3.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2399__671/ZN (INV_X1)
     1    1.72                           net1075 (net)
                  0.01    0.00    3.26 ^ lut/gen_sub_units_scm[4].sub_unit_i/_2415_/A1 (AND2_X1)
                          0.00    3.26   clock reconvergence pessimism
                          0.00    3.26   clock gating setup time
                                  3.26   data required time
-----------------------------------------------------------------------------
                                  3.26   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_227_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[2].sub_unit_i/_2669_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.01    0.04 ^ clkbuf_3_4_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_4_0_clk_i/Z (BUF_X4)
     2   59.78                           clknet_3_4_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_9__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_9__f_clk_i/Z (BUF_X32)
     6   14.70                           clknet_4_9__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/_128_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/_128_/ZN (NAND2_X1)
     1   24.83                           lut/_023_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/_023_/A (BUF_X32)
                  0.01    0.04    0.22 v clkbuf_0_lut/_023_/Z (BUF_X32)
     2   49.47                           clknet_0_lut/_023_ (net)
                  0.01    0.00    0.22 v clkbuf_1_1__f_lut/_023_/A (BUF_X32)
                  0.00    0.02    0.24 v clkbuf_1_1__f_lut/_023_/Z (BUF_X32)
     9   16.43                           clknet_1_1__leaf_lut/_023_ (net)
                  0.00    0.00    0.24 v net399_6/A (INV_X1)
                  0.01    0.01    0.25 ^ net399_6/ZN (INV_X1)
     1    1.53                           net410 (net)
                  0.01    0.00    0.25 ^ lut/_227_/CK (DFFR_X2)
                  0.13    0.24    0.49 ^ lut/_227_/Q (DFFR_X2)
    62  120.11                           lut/wdata_a_q[10] (net)
                  0.13    0.03    0.52 ^ wire114/A (BUF_X16)
                  0.02    0.04    0.56 ^ wire114/Z (BUF_X16)
    64  130.72                           net114 (net)
                  0.03    0.01    0.58 ^ max_cap112/A (BUF_X16)
                  0.01    0.03    0.60 ^ max_cap112/Z (BUF_X16)
    71  119.48                           net112 (net)
                  0.03    0.02    0.62 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.65 ^ max_cap111/Z (BUF_X16)
    75  112.51                           net111 (net)
                  0.04    0.03    0.68 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2669_/D (DLH_X1)
                                  0.68   data arrival time

                          0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   51.15                           clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (BUF_X32)
                  0.01    0.02    0.03 ^ clkbuf_0_clk_i/Z (BUF_X32)
     8   62.96                           clknet_0_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_3_0_0_clk_i/A (BUF_X4)
                  0.04    0.05    0.09 ^ clkbuf_3_0_0_clk_i/Z (BUF_X4)
     2   59.75                           clknet_3_0_0_clk_i (net)
                  0.04    0.00    0.09 ^ clkbuf_4_1__f_clk_i/A (BUF_X32)
                  0.01    0.02    0.11 ^ clkbuf_4_1__f_clk_i/Z (BUF_X32)
     4   18.75                           clknet_4_1__leaf_clk_i (net)
                  0.01    0.00    0.11 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2398_/A1 (NAND2_X1)
                  0.05    0.06    0.17 v lut/gen_sub_units_scm[2].sub_unit_i/_2398_/ZN (NAND2_X1)
     1   25.01                           lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.05    0.00    0.17 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.01    0.05    0.22 v clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
     8  193.57                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.01    0.00    0.22 v clkbuf_3_7__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/A (BUF_X32)
                  0.00    0.02    0.25 v clkbuf_3_7__f_lut/gen_sub_units_scm[2].sub_unit_i/_0846_/Z (BUF_X32)
    11   20.36                           clknet_3_7__leaf_lut/gen_sub_units_scm[2].sub_unit_i/_0846_ (net)
                  0.00    0.00    0.25 v lut/gen_sub_units_scm[2].sub_unit_i/_2399__539/A (INV_X1)
                  0.01    0.01    0.26 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2399__539/ZN (INV_X1)
     1    1.81                           net943 (net)
                  0.01    0.00    0.26 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2411_/A1 (AND2_X1)
                  0.07    0.09    0.35 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2411_/ZN (AND2_X1)
     1   28.39                           lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.07    0.00    0.35 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/A (BUF_X32)
                  0.01    0.03    0.38 ^ clkbuf_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/Z (BUF_X32)
     2   55.19                           clknet_0_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.01    0.00    0.38 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/A (BUF_X32)
                  0.00    0.02    0.40 ^ clkbuf_1_1__f_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o/Z (BUF_X32)
     9   13.84                           clknet_1_1__leaf_lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[14].cg_i.clk_o (net)
                  0.00    0.00    0.40 ^ lut/gen_sub_units_scm[2].sub_unit_i/_2669_/G (DLH_X1)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.68   time borrowed from endpoint
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i nominal pulse width               1.50
clock latency difference               -0.03
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.44
actual time borrow                      0.28
--------------------------------------------



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.05730019509792328

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2886

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.7401983737945557

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0061

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.6832

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.69e-03   6.66e-04   3.66e-04   3.72e-03  16.2%
Combinational          8.60e-03   9.00e-03   1.73e-03   1.93e-02  83.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-02   9.66e-03   2.09e-03   2.31e-02 100.0%
                          49.0%      41.9%       9.1%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 69907 u^2 58% utilization.

Elapsed time: 3:48.14[h:]min:sec. CPU time: user 226.70 sys 1.08 (99%). Peak memory: 1421836KB.
