

================================================================
== Vivado HLS Report for 'a5a'
================================================================
* Date:           Mon Apr  3 13:46:02 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignmnet5a
* Solution:       solution52a
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%index_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %index)"   --->   Operation 4 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arrayNo = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %index_read, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 5 'partselect' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i32 %index_read to i3" [a51a.cpp:22]   --->   Operation 6 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%newIndex1 = zext i3 %tmp_14 to i64" [a51a.cpp:22]   --->   Operation 7 'zext' 'newIndex1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bram_0_addr = getelementptr [8 x i3]* @bram_0, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 8 'getelementptr' 'bram_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (3.25ns)   --->   "%bram_0_load = load i3* %bram_0_addr, align 1" [a51a.cpp:22]   --->   Operation 9 'load' 'bram_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bram_1_addr = getelementptr [8 x i4]* @bram_1, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 10 'getelementptr' 'bram_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%bram_1_load = load i4* %bram_1_addr, align 1" [a51a.cpp:22]   --->   Operation 11 'load' 'bram_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram_2_addr = getelementptr [8 x i5]* @bram_2, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 12 'getelementptr' 'bram_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%bram_2_load = load i5* %bram_2_addr, align 1" [a51a.cpp:22]   --->   Operation 13 'load' 'bram_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bram_3_addr = getelementptr [8 x i4]* @bram_3, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 14 'getelementptr' 'bram_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%bram_3_load = load i4* %bram_3_addr, align 1" [a51a.cpp:22]   --->   Operation 15 'load' 'bram_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bram_4_addr = getelementptr [8 x i6]* @bram_4, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 16 'getelementptr' 'bram_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%bram_4_load = load i6* %bram_4_addr, align 1" [a51a.cpp:22]   --->   Operation 17 'load' 'bram_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bram_5_addr = getelementptr [8 x i6]* @bram_5, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 18 'getelementptr' 'bram_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%bram_5_load = load i6* %bram_5_addr, align 1" [a51a.cpp:22]   --->   Operation 19 'load' 'bram_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bram_6_addr = getelementptr [8 x i5]* @bram_6, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 20 'getelementptr' 'bram_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%bram_6_load = load i5* %bram_6_addr, align 1" [a51a.cpp:22]   --->   Operation 21 'load' 'bram_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bram_7_addr = getelementptr [8 x i4]* @bram_7, i64 0, i64 %newIndex1" [a51a.cpp:22]   --->   Operation 22 'getelementptr' 'bram_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%bram_7_load = load i4* %bram_7_addr, align 1" [a51a.cpp:22]   --->   Operation 23 'load' 'bram_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 5.73>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = zext i29 %arrayNo to i32" [a51a.cpp:22]   --->   Operation 24 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%bram_0_load = load i3* %bram_0_addr, align 1" [a51a.cpp:22]   --->   Operation 25 'load' 'bram_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast7 = zext i3 %bram_0_load to i8" [a51a.cpp:22]   --->   Operation 26 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%bram_1_load = load i4* %bram_1_addr, align 1" [a51a.cpp:22]   --->   Operation 27 'load' 'bram_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %bram_1_load to i8" [a51a.cpp:22]   --->   Operation 28 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%bram_2_load = load i5* %bram_2_addr, align 1" [a51a.cpp:22]   --->   Operation 29 'load' 'bram_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %bram_2_load to i8" [a51a.cpp:22]   --->   Operation 30 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%bram_3_load = load i4* %bram_3_addr, align 1" [a51a.cpp:22]   --->   Operation 31 'load' 'bram_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast10 = sext i4 %bram_3_load to i5" [a51a.cpp:22]   --->   Operation 32 'sext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %p_cast10 to i8" [a51a.cpp:22]   --->   Operation 33 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%bram_4_load = load i6* %bram_4_addr, align 1" [a51a.cpp:22]   --->   Operation 34 'load' 'bram_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast3 = zext i6 %bram_4_load to i8" [a51a.cpp:22]   --->   Operation 35 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%bram_5_load = load i6* %bram_5_addr, align 1" [a51a.cpp:22]   --->   Operation 36 'load' 'bram_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %bram_5_load to i8" [a51a.cpp:22]   --->   Operation 37 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%bram_6_load = load i5* %bram_6_addr, align 1" [a51a.cpp:22]   --->   Operation 38 'load' 'bram_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast9 = sext i5 %bram_6_load to i6" [a51a.cpp:22]   --->   Operation 39 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast1 = zext i6 %p_cast9 to i8" [a51a.cpp:22]   --->   Operation 40 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%bram_7_load = load i4* %bram_7_addr, align 1" [a51a.cpp:22]   --->   Operation 41 'load' 'bram_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast8 = sext i4 %bram_7_load to i6" [a51a.cpp:22]   --->   Operation 42 'sext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %p_cast8 to i8" [a51a.cpp:22]   --->   Operation 43 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%tmp_data_0_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp)" [a51a.cpp:22]   --->   Operation 44 'mux' 'tmp_data_0_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%tmp_1 = add nsw i32 8, %index_read" [a51a.cpp:22]   --->   Operation 45 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arrayNo9 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_1, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 46 'partselect' 'arrayNo9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = zext i29 %arrayNo9 to i32" [a51a.cpp:22]   --->   Operation 47 'zext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.47ns)   --->   "%tmp_data_1_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_4)" [a51a.cpp:22]   --->   Operation 48 'mux' 'tmp_data_1_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_3 = add nsw i32 16, %index_read" [a51a.cpp:22]   --->   Operation 49 'add' 'tmp_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arrayNo1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_3, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 50 'partselect' 'arrayNo1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = zext i29 %arrayNo1 to i32" [a51a.cpp:22]   --->   Operation 51 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_data_2_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_6)" [a51a.cpp:22]   --->   Operation 52 'mux' 'tmp_data_2_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 24, %index_read" [a51a.cpp:22]   --->   Operation 53 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%arrayNo2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_5, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 54 'partselect' 'arrayNo2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = zext i29 %arrayNo2 to i32" [a51a.cpp:22]   --->   Operation 55 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.47ns)   --->   "%tmp_data_3_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_8)" [a51a.cpp:22]   --->   Operation 56 'mux' 'tmp_data_3_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 32, %index_read" [a51a.cpp:22]   --->   Operation 57 'add' 'tmp_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%arrayNo3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_7, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 58 'partselect' 'arrayNo3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_10 = zext i29 %arrayNo3 to i32" [a51a.cpp:22]   --->   Operation 59 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_data_4_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_10)" [a51a.cpp:22]   --->   Operation 60 'mux' 'tmp_data_4_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%tmp_9 = add nsw i32 40, %index_read" [a51a.cpp:22]   --->   Operation 61 'add' 'tmp_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%arrayNo4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_9, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 62 'partselect' 'arrayNo4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_11 = zext i29 %arrayNo4 to i32" [a51a.cpp:22]   --->   Operation 63 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.47ns)   --->   "%tmp_data_5_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_11)" [a51a.cpp:22]   --->   Operation 64 'mux' 'tmp_data_5_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_s = add nsw i32 48, %index_read" [a51a.cpp:22]   --->   Operation 65 'add' 'tmp_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%arrayNo5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 66 'partselect' 'arrayNo5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = zext i29 %arrayNo5 to i32" [a51a.cpp:22]   --->   Operation 67 'zext' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%tmp_data_6_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_12)" [a51a.cpp:22]   --->   Operation 68 'mux' 'tmp_data_6_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%tmp_2 = add nsw i32 56, %index_read" [a51a.cpp:22]   --->   Operation 69 'add' 'tmp_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%arrayNo6 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_2, i32 3, i32 31)" [a51a.cpp:22]   --->   Operation 70 'partselect' 'arrayNo6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_13 = zext i29 %arrayNo6 to i32" [a51a.cpp:22]   --->   Operation 71 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.47ns)   --->   "%tmp_data_7_V = call i8 @_ssdm_op_Mux.ap_auto.8i8.i32(i8 %p_cast7, i8 %p_cast6, i8 %p_cast5, i8 %p_cast4, i8 %p_cast3, i8 %p_cast2, i8 %p_cast1, i8 %p_cast, i32 %tmp_13)" [a51a.cpp:22]   --->   Operation 72 'mux' 'tmp_data_7_V' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_7_V), !map !22"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_6_V), !map !28"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_5_V), !map !34"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_4_V), !map !40"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_3_V), !map !46"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_2_V), !map !52"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_1_V), !map !58"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_0_V), !map !64"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %index), !map !70"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @a5a_str) nounwind"   --->   Operation 90 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8 x i3]* @bram_0, [8 x i4]* @bram_1, [8 x i5]* @bram_2, [8 x i4]* @bram_3, [8 x i6]* @bram_4, [8 x i6]* @bram_5, [8 x i5]* @bram_6, [8 x i4]* @bram_7, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [a51a.cpp:18]   --->   Operation 91 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %output_V_data_0_V, i8* %output_V_data_1_V, i8* %output_V_data_2_V, i8* %output_V_data_3_V, i8* %output_V_data_4_V, i8* %output_V_data_5_V, i8* %output_V_data_6_V, i8* %output_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [a51a.cpp:23]   --->   Operation 92 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [a51a.cpp:24]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'index' [36]  (0 ns)
	'getelementptr' operation ('bram_0_addr', a51a.cpp:22) [42]  (0 ns)
	'load' operation ('bram_0_load', a51a.cpp:22) on array 'bram_0' [43]  (3.25 ns)

 <State 2>: 5.73ns
The critical path consists of the following:
	'load' operation ('bram_0_load', a51a.cpp:22) on array 'bram_0' [43]  (3.25 ns)
	'mux' operation ('tmp.data[0].V', a51a.cpp:22) [69]  (2.48 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo write on port 'output_V_data_0_V' (a51a.cpp:23) [98]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
