{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564148482851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564148482851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 21:41:22 2019 " "Processing started: Fri Jul 26 21:41:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564148482851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564148482851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_v2 -c vga_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_v2 -c vga_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564148482851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1564148483128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opendev_fpga/vga_ram/module/vga_func_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /opendev_fpga/vga_ram/module/vga_func_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_func_module " "Found entity 1: vga_func_module" {  } { { "../module/vga_func_module.v" "" { Text "E:/opendev_fpga/vga_ram/module/vga_func_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564148483186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564148483186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "ipcore/pll_module.v" "" { Text "E:/opendev_fpga/vga_ram/project/ipcore/pll_module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564148483189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564148483189 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"F1\";  expecting \";\" vga_demo.v(43) " "Verilog HDL syntax error at vga_demo.v(43) near text \"F1\";  expecting \";\"" {  } { { "../module/vga_demo.v" "" { Text "E:/opendev_fpga/vga_ram/module/vga_demo.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1564148483191 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_demo vga_demo.v(1) " "Ignored design unit \"vga_demo\" at vga_demo.v(1) due to previous errors" {  } { { "../module/vga_demo.v" "" { Text "E:/opendev_fpga/vga_ram/module/vga_demo.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1564148483192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opendev_fpga/vga_ram/module/vga_demo.v 0 0 " "Found 0 design units, including 0 entities, in source file /opendev_fpga/vga_ram/module/vga_demo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564148483192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opendev_fpga/vga_ram/module/vga_ram_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /opendev_fpga/vga_ram/module/vga_ram_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_module " "Found entity 1: vga_ram_module" {  } { { "../module/vga_ram_module.v" "" { Text "E:/opendev_fpga/vga_ram/module/vga_ram_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564148483194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564148483194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opendev_fpga/vga_ram/module/vga_base_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /opendev_fpga/vga_ram/module/vga_base_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_base_module " "Found entity 1: vga_base_module" {  } { { "../module/vga_base_module.v" "" { Text "E:/opendev_fpga/vga_ram/module/vga_base_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564148483196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564148483196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564148483259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 26 21:41:23 2019 " "Processing ended: Fri Jul 26 21:41:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564148483259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564148483259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564148483259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564148483259 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564148483845 ""}
