Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 00:13:29 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -17.669ns  (required time - arrival time)
  Source:                 main/checked/queue_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/max_tag_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        27.697ns  (logic 8.479ns (30.614%)  route 19.218ns (69.386%))
  Logic Levels:           41  (CARRY4=23 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=11)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, routed)        1.564     5.072    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  main/checked/queue_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  main/checked/queue_reg[0][12]/Q
                         net (fo=17, routed)          0.972     6.522    main/checked/queue_reg_n_0_[0][12]
    SLICE_X9Y14          LUT3 (Prop_lut3_I1_O)        0.301     6.823 r  main/checked/read_ptr_reg[2]_i_647/O
                         net (fo=1, routed)           0.000     6.823    main/checked/read_ptr_reg[2]_i_647_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.221 r  main/checked/read_ptr_reg[2]_i_475/CO[3]
                         net (fo=1, routed)           0.000     7.221    main/checked/read_ptr_reg[2]_i_475_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  main/checked/read_ptr_reg[2]_i_296/CO[3]
                         net (fo=1, routed)           0.000     7.335    main/checked/read_ptr_reg[2]_i_296_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  main/checked/read_ptr_reg[2]_i_136/CO[3]
                         net (fo=78, routed)          1.472     8.921    main/checked/curval2
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124     9.045 r  main/checked/read_ptr_reg[2]_i_725_comp/O
                         net (fo=1, routed)           0.473     9.518    main/checked/read_ptr_reg[2]_i_725_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.068 r  main/checked/read_ptr_reg[2]_i_632/CO[3]
                         net (fo=1, routed)           0.000    10.068    main/checked/read_ptr_reg[2]_i_632_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.185 r  main/checked/read_ptr_reg[2]_i_466/CO[3]
                         net (fo=1, routed)           0.000    10.185    main/checked/read_ptr_reg[2]_i_466_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.302 r  main/checked/read_ptr_reg[2]_i_287/CO[3]
                         net (fo=1, routed)           0.000    10.302    main/checked/read_ptr_reg[2]_i_287_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.419 r  main/checked/read_ptr_reg[2]_i_135/CO[3]
                         net (fo=94, routed)          1.461    11.881    main/checked/curval240_in
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.005 r  main/checked/read_ptr_reg[2]_i_462_comp/O
                         net (fo=4, routed)           0.790    12.795    main/checked/read_ptr_reg[2]_i_462_n_0
    SLICE_X7Y21          LUT4 (Prop_lut4_I2_O)        0.124    12.919 r  main/checked/read_ptr_reg[1]_i_96/O
                         net (fo=1, routed)           0.000    12.919    main/checked/read_ptr_reg[1]_i_96_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.469 r  main/checked/read_ptr_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    13.469    main/checked/read_ptr_reg[1]_i_41_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.583 r  main/checked/read_ptr_reg[1]_i_13/CO[3]
                         net (fo=63, routed)          1.209    14.792    main/checked/curval242_in
    SLICE_X5Y19          LUT4 (Prop_lut4_I2_O)        0.124    14.916 f  main/checked/read_ptr_reg[2]_i_719/O
                         net (fo=2, routed)           0.415    15.331    main/checked/read_ptr_reg[2]_i_719_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.124    15.455 r  main/checked/read_ptr_reg[2]_i_618_comp/O
                         net (fo=1, routed)           0.537    15.991    main/checked/read_ptr_reg[2]_i_618_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.511 r  main/checked/read_ptr_reg[2]_i_449/CO[3]
                         net (fo=1, routed)           0.000    16.511    main/checked/read_ptr_reg[2]_i_449_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.628 r  main/checked/read_ptr_reg[2]_i_270/CO[3]
                         net (fo=1, routed)           0.000    16.628    main/checked/read_ptr_reg[2]_i_270_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.745 r  main/checked/read_ptr_reg[2]_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.745    main/checked/read_ptr_reg[2]_i_126_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.862 r  main/checked/read_ptr_reg[2]_i_33/CO[3]
                         net (fo=20, routed)          0.698    17.561    main/checked/curval245_in
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    17.685 r  main/checked/read_ptr_reg[0]_i_8/O
                         net (fo=56, routed)          1.076    18.761    main/checked/curval147_out
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    18.885 r  main/checked/read_ptr_reg[2]_i_47/O
                         net (fo=1, routed)           0.565    19.450    main/checked/read_ptr_reg[2]_i_47_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.835 r  main/checked/read_ptr_reg[2]_i_17/CO[3]
                         net (fo=59, routed)          1.415    21.250    main/checked/curval248_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I2_O)        0.124    21.374 r  main/checked/read_ptr_reg[2]_i_368/O
                         net (fo=6, routed)           0.808    22.182    main/checked/read_ptr_reg[2]_i_368_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    22.306 r  main/checked/read_ptr_reg[2]_i_186/O
                         net (fo=1, routed)           0.000    22.306    main/checked/read_ptr_reg[2]_i_186_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.856 r  main/checked/read_ptr_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.856    main/checked/read_ptr_reg[2]_i_55_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.970 r  main/checked/read_ptr_reg[2]_i_18/CO[3]
                         net (fo=73, routed)          1.319    24.289    main/checked/curval251_in
    SLICE_X6Y32          LUT6 (Prop_lut6_I4_O)        0.124    24.413 f  main/checked/read_ptr_reg[2]_i_561_comp/O
                         net (fo=4, routed)           0.617    25.029    main/checked/read_ptr_reg[2]_i_561_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.124    25.153 r  main/checked/read_ptr_reg[2]_i_552/O
                         net (fo=1, routed)           0.656    25.809    main/checked/read_ptr_reg[2]_i_552_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.194 r  main/checked/read_ptr_reg[2]_i_372/CO[3]
                         net (fo=1, routed)           0.000    26.194    main/checked/read_ptr_reg[2]_i_372_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.308 r  main/checked/read_ptr_reg[2]_i_196/CO[3]
                         net (fo=1, routed)           0.000    26.308    main/checked/read_ptr_reg[2]_i_196_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.422 r  main/checked/read_ptr_reg[2]_i_64/CO[3]
                         net (fo=1, routed)           0.000    26.422    main/checked/read_ptr_reg[2]_i_64_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.536 r  main/checked/read_ptr_reg[2]_i_19/CO[3]
                         net (fo=16, routed)          1.124    27.660    main/checked/curval254_in
    SLICE_X7Y31          LUT6 (Prop_lut6_I4_O)        0.124    27.784 r  main/checked/read_ptr_reg[2]_i_393_comp/O
                         net (fo=2, routed)           0.603    28.387    main/checked/read_ptr_reg[2]_i_393_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I3_O)        0.124    28.511 r  main/checked/read_ptr_reg[2]_i_208_comp/O
                         net (fo=1, routed)           0.478    28.990    main/checked/read_ptr_reg[2]_i_208_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.510 r  main/checked/read_ptr_reg[2]_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.510    main/checked/read_ptr_reg[2]_i_73_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.627 r  main/checked/read_ptr_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.627    main/checked/read_ptr_reg[2]_i_20_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.744 f  main/checked/read_ptr_reg[2]_i_7/CO[3]
                         net (fo=11, routed)          0.978    30.721    main/checked/read_ptr2
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124    30.845 r  main/checked/max_tag_out[31]_i_13_comp/O
                         net (fo=37, routed)          0.450    31.296    main/checked/max_tag_out[31]_i_13_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.124    31.420 r  main/checked/max_tag_out[31]_i_6/O
                         net (fo=27, routed)          0.943    32.362    main/checked/max_tag_out[31]_i_6_n_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I2_O)        0.124    32.486 r  main/checked/max_tag_out[9]_i_2_comp/O
                         net (fo=1, routed)           0.159    32.645    main/checked/max_tag_out[9]_i_2_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I3_O)        0.124    32.769 r  main/checked/max_tag_out[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.769    main/checked/max_tag_out[9]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  main/checked/max_tag_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1874, routed)        1.516    14.846    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  main/checked/max_tag_out_reg[9]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.031    15.100    main/checked/max_tag_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -32.769    
  -------------------------------------------------------------------
                         slack                                -17.669    




