// Seed: 1240595198
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input tri0 id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    inout wor id_2,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5,
    input supply1 id_6
);
  tri id_8 = 1'b0;
  integer id_9 = id_8, id_10, id_11, id_12;
  wire id_13;
  module_0(
      id_6, id_6, id_1, id_2, id_1, id_4, id_6, id_6, id_3, id_2, id_1, id_1
  );
  wire id_14;
  xor (id_0, id_10, id_1, id_9, id_6, id_13, id_12, id_3, id_8, id_2, id_11);
endmodule
