<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta http-equiv="Content-Style-Type" content="text/css" />
		<meta name="generator" content="MediaWiki 1.15alpha" />
		<meta name="keywords" content="Xeon,Xeon,130 nanometer,2008,45 nanometer,65 nanometer,90 nanometer,AMD64,AMD Quad FX platform,ASCI Red,Altix" />
		<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Xeon&amp;action=edit" />
		<link rel="edit" title="Edit this page" href="/w/index.php?title=Xeon&amp;action=edit" />
		<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png" />
		<link rel="shortcut icon" href="/favicon.ico" />
		<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)" />
		<link rel="copyright" href="http://www.gnu.org/copyleft/fdl.html" />
		<link rel="alternate" type="application/rss+xml" title="Wikipedia RSS Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=rss" />
		<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom Feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom" />
		<title>Xeon - Wikipedia, the free encyclopedia</title>
		<link rel="stylesheet" href="/skins-1.5/common/shared.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/common/commonPrint.css?207xx" type="text/css" media="print" />
		<link rel="stylesheet" href="/skins-1.5/monobook/main.css?207xx" type="text/css" media="screen" />
		<link rel="stylesheet" href="/skins-1.5/chick/main.css?207xx" type="text/css" media="handheld" />
		<!--[if lt IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE50Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 5.5000]><link rel="stylesheet" href="/skins-1.5/monobook/IE55Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 6]><link rel="stylesheet" href="/skins-1.5/monobook/IE60Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<!--[if IE 7]><link rel="stylesheet" href="/skins-1.5/monobook/IE70Fixes.css?207xx" type="text/css" media="screen" /><![endif]-->
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Common.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Print.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="print" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Handheld.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" media="handheld" />
		<link rel="stylesheet" href="/w/index.php?title=MediaWiki:Monobook.css&amp;usemsgcache=yes&amp;ctype=text%2Fcss&amp;smaxage=2678400&amp;action=raw&amp;maxage=2678400" type="text/css" />
		<link rel="stylesheet" href="/w/index.php?title=-&amp;action=raw&amp;maxage=2678400&amp;gen=css" type="text/css" />
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js?207xx"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->

		<script type= "text/javascript">/*<![CDATA[*/
		var skin = "monobook";
		var stylepath = "/skins-1.5";
		var wgArticlePath = "/wiki/$1";
		var wgScriptPath = "/w";
		var wgScript = "/w/index.php";
		var wgVariantArticlePath = false;
		var wgActionPaths = {};
		var wgServer = "http://en.wikipedia.org";
		var wgCanonicalNamespace = "";
		var wgCanonicalSpecialPageName = false;
		var wgNamespaceNumber = 0;
		var wgPageName = "Xeon";
		var wgTitle = "Xeon";
		var wgAction = "view";
		var wgArticleId = "269920";
		var wgIsArticle = true;
		var wgUserName = null;
		var wgUserGroups = null;
		var wgUserLanguage = "en";
		var wgContentLanguage = "en";
		var wgBreakFrames = false;
		var wgCurRevisionId = 281085572;
		var wgVersion = "1.15alpha";
		var wgEnableAPI = true;
		var wgEnableWriteAPI = true;
		var wgSeparatorTransformTable = ["", ""];
		var wgDigitTransformTable = ["", ""];
		var wgMWSuggestTemplate = "http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest";
		var wgDBname = "enwiki";
		var wgSearchNamespaces = [0];
		var wgMWSuggestMessages = ["with suggestions", "no suggestions"];
		var wgRestrictionEdit = [];
		var wgRestrictionMove = [];
		/*]]>*/</script>

		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?207xx"><!-- wikibits js --></script>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js?207xx"></script>
		<script type="text/javascript" src="/skins-1.5/common/mwsuggest.js?207xx"></script>
<script type="text/javascript">/*<![CDATA[*/
var wgNotice='';var wgNoticeLocal='';
/*]]>*/</script>		<script type="text/javascript" src="http://upload.wikimedia.org/centralnotice/wikipedia/en/centralnotice.js?207xx"></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js&amp;useskin=monobook"><!-- site js --></script>
	</head>
<body class="mediawiki ltr ns-0 ns-subject page-Xeon skin-monobook">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><script type='text/javascript'>if (wgNotice != '') document.writeln(wgNotice);</script></div>		<h1 id="firstHeading" class="firstHeading">Xeon</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub"></div>
									<div id="jump-to-nav">Jump to: <a href="#column-one">navigation</a>, <a href="#searchInput">search</a></div>			<!-- start content -->
			<table class="infobox" cellspacing="5" style="width: 22em; text-align: left; font-size: 88%; line-height: 1.5em;">
<caption class="" style="font-size: 125%; font-weight: bold;">Xeon</caption>
<tr>
<td colspan="2" class="" style="text-align:center;"><a href="/wiki/File:Xeon.png" class="image" title="Xeon.png"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/0/01/Xeon.png/200px-Xeon.png" width="200" height="214" border="0" /></a></td>
</tr>
<tr>
<th style="">Produced</th>
<td class="" style="">From 1998 to present</td>
</tr>
<tr>
<th style="">Common manufacturer(s)</th>
<td class="" style="">Intel<br /></td>
</tr>
<tr>
<th style="">Max. <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> clock</th>
<td class="" style="">400&#160;MHz to 3.8&#160;GHz</td>
</tr>
<tr>
<th style=""><a href="/wiki/Front_side_bus" title="Front side bus">FSB</a> speeds</th>
<td class="" style="">100&#160;MHz to 1.6&#160;GHz</td>
</tr>
<tr>
<th style=""><a href="/wiki/Instruction_set" title="Instruction set">Instruction set</a></th>
<td class="" style=""><a href="/wiki/X86" title="X86">x86</a>, <a href="/wiki/X86-64" title="X86-64">x86-64</a></td>
</tr>
<tr>
<th style=""><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></th>
<td class="" style="">Nehalem, Core, NetBurst, P6</td>
</tr>
<tr>
<th style=""><a href="/wiki/Multi-core_(computing)" title="Multi-core (computing)" class="mw-redirect">Cores</a></th>
<td class="" style="">1, 2, 4, or 6</td>
</tr>
</table>
<p>The <b>Xeon</b> brand refers to many families of <a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a>'s <a href="/wiki/X86_architecture" title="X86 architecture" class="mw-redirect">x86</a> <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> <a href="/wiki/Central_processing_unit" title="Central processing unit">CPUs</a> – for <a href="/wiki/Dual_processor" title="Dual processor">dual processor</a> and multi-processor (MP) configuration on a single <a href="/wiki/Motherboard" title="Motherboard">motherboard</a> targeted at non-consumer markets of server and <a href="/wiki/Workstation" title="Workstation">workstation</a> computers, and also at <a href="/wiki/Blade_server" title="Blade server">blade servers</a> and <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>. The <i>Xeon</i> brand has been maintained over several generations of x86 and <a href="/wiki/X86-64" title="X86-64">x86-64</a> processors. Older models added the <i>Xeon</i> moniker to the end of the name of their corresponding desktop processor, but more recent models used the name <i>Xeon</i> on its own. The <i>Xeon</i> CPUs generally have more <a href="/wiki/Cache" title="Cache">cache</a> than their desktop counterparts in addition to multiprocessing capabilities. Intel's (non-x86) <a href="/wiki/Itanium" title="Itanium">IA-64</a> processors are called <a href="/wiki/Itanium" title="Itanium">Itanium</a>, not <i>Xeon</i>.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a href="#Pentium_II_Xeon"><span class="tocnumber">1</span> <span class="toctext">Pentium II Xeon</span></a></li>
<li class="toclevel-1"><a href="#Pentium_III_Xeon"><span class="tocnumber">2</span> <span class="toctext">Pentium III Xeon</span></a></li>
<li class="toclevel-1"><a href="#Xeon_.28DP.29_.26_Xeon_MP_.2832-bit.29"><span class="tocnumber">3</span> <span class="toctext">Xeon (DP) &amp; Xeon MP (32-bit)</span></a>
<ul>
<li class="toclevel-2"><a href="#Foster"><span class="tocnumber">3.1</span> <span class="toctext">Foster</span></a></li>
<li class="toclevel-2"><a href="#Prestonia"><span class="tocnumber">3.2</span> <span class="toctext">Prestonia</span></a></li>
<li class="toclevel-2"><a href="#Gallatin"><span class="tocnumber">3.3</span> <span class="toctext">Gallatin</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29"><span class="tocnumber">4</span> <span class="toctext">Xeon (DP) &amp; Xeon MP (64-bit)</span></a></li>
<li class="toclevel-1"><a href="#Dual-Core_Xeon"><span class="tocnumber">5</span> <span class="toctext">Dual-Core Xeon</span></a>
<ul>
<li class="toclevel-2"><a href="#.22Paxville_DP.22"><span class="tocnumber">5.1</span> <span class="toctext">"Paxville DP"</span></a></li>
<li class="toclevel-2"><a href="#7000-series_.22Paxville_MP.22"><span class="tocnumber">5.2</span> <span class="toctext">7000-series "Paxville MP"</span></a></li>
<li class="toclevel-2"><a href="#LV_.28ULV.29.2C_.22Sossaman.22"><span class="tocnumber">5.3</span> <span class="toctext">LV (ULV), "Sossaman"</span></a></li>
<li class="toclevel-2"><a href="#5000-series_.22Dempsey.22"><span class="tocnumber">5.4</span> <span class="toctext">5000-series "Dempsey"</span></a></li>
<li class="toclevel-2"><a href="#5100-series_.22Woodcrest.22"><span class="tocnumber">5.5</span> <span class="toctext">5100-series "Woodcrest"</span></a></li>
<li class="toclevel-2"><a href="#7100-series_.22Tulsa.22"><span class="tocnumber">5.6</span> <span class="toctext">7100-series "Tulsa"</span></a></li>
<li class="toclevel-2"><a href="#7200-series_.22Tigerton.22"><span class="tocnumber">5.7</span> <span class="toctext">7200-series "Tigerton"</span></a></li>
<li class="toclevel-2"><a href="#3000-series_.22Conroe.22"><span class="tocnumber">5.8</span> <span class="toctext">3000-series "Conroe"</span></a></li>
<li class="toclevel-2"><a href="#3100-series_.22Wolfdale.22"><span class="tocnumber">5.9</span> <span class="toctext">3100-series "Wolfdale"</span></a></li>
<li class="toclevel-2"><a href="#5200-series_.22Wolfdale_DP.22"><span class="tocnumber">5.10</span> <span class="toctext">5200-series "Wolfdale DP"</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Quad-Core_and_Multi-Core_Xeon"><span class="tocnumber">6</span> <span class="toctext">Quad-Core and Multi-Core Xeon</span></a>
<ul>
<li class="toclevel-2"><a href="#3200-series_.22Kentsfield.22"><span class="tocnumber">6.1</span> <span class="toctext">3200-series "Kentsfield"</span></a></li>
<li class="toclevel-2"><a href="#3300-series_.22Yorkfield.22"><span class="tocnumber">6.2</span> <span class="toctext">3300-series "Yorkfield"</span></a></li>
<li class="toclevel-2"><a href="#3500-series_.22Bloomfield.22"><span class="tocnumber">6.3</span> <span class="toctext">3500-series "Bloomfield"</span></a></li>
<li class="toclevel-2"><a href="#5300-series_.22Clovertown.22"><span class="tocnumber">6.4</span> <span class="toctext">5300-series "Clovertown"</span></a></li>
<li class="toclevel-2"><a href="#5400-series_.22Harpertown.22"><span class="tocnumber">6.5</span> <span class="toctext">5400-series "Harpertown"</span></a></li>
<li class="toclevel-2"><a href="#7300-series_.22Tigerton.22"><span class="tocnumber">6.6</span> <span class="toctext">7300-series "Tigerton"</span></a></li>
<li class="toclevel-2"><a href="#7400-series_.22Dunnington.22"><span class="tocnumber">6.7</span> <span class="toctext">7400-series "Dunnington"</span></a></li>
<li class="toclevel-2"><a href="#5500-series_.22Gainestown.22"><span class="tocnumber">6.8</span> <span class="toctext">5500-series "Gainestown"</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Future_versions"><span class="tocnumber">7</span> <span class="toctext">Future versions</span></a>
<ul>
<li class="toclevel-2"><a href="#Beckton"><span class="tocnumber">7.1</span> <span class="toctext">Beckton</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a href="#Supercomputers"><span class="tocnumber">8</span> <span class="toctext">Supercomputers</span></a></li>
<li class="toclevel-1"><a href="#See_also"><span class="tocnumber">9</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a href="#References"><span class="tocnumber">10</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a href="#External_links"><span class="tocnumber">11</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<p><a name="Pentium_II_Xeon" id="Pentium_II_Xeon"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=1" title="Edit section: Pentium II Xeon">edit</a>]</span> <span class="mw-headline">Pentium II Xeon</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:182px;"><a href="/wiki/File:Pentium_II_Xeon_450_512.jpg" class="image" title="Pentium II 450 Xeon with 512 KB cache. Cartridge cover has been removed."><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/6/66/Pentium_II_Xeon_450_512.jpg/180px-Pentium_II_Xeon_450_512.jpg" width="180" height="131" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Pentium_II_Xeon_450_512.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Pentium II 450 Xeon with 512 KB cache. Cartridge cover has been removed.</div>
</div>
</div>
<p>The first Xeon branded processor was released in 1998, named the <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a> Xeon (codenamed "<b>Drake</b>"), as the replacement of the <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a>. It was based on the 0.25&#160;<a href="/wiki/Micrometer_(unit)" title="Micrometer (unit)" class="mw-redirect">µm</a> "<i><a href="/wiki/Pentium_II#Deschutes_.2880523.29" title="Pentium II">Deschutes</a></i>" core (<a href="/wiki/Intel_P6" title="Intel P6" class="mw-redirect">P6</a> microarchitecture) branded Pentium II (sharing its 80523 product code), used either a <a href="/w/index.php?title=440GX&amp;action=edit&amp;redlink=1" class="new" title="440GX (page does not exist)">440GX</a> (a dual-processor workstation <a href="/wiki/Chipset" title="Chipset">chipset</a>) or <a href="/w/index.php?title=450NX&amp;action=edit&amp;redlink=1" class="new" title="450NX (page does not exist)">450NX</a> (quad-processor, or oct with additional logic) chipset, and differed from the Pentium II desktop CPU (Deschutes) in that its off-die <a href="/wiki/CPU_cache" title="CPU cache">L2 cache</a> ran at full speed. It also used a larger slot known as <a href="/wiki/Slot_2" title="Slot 2">slot 2</a>, although a small number were produced in <a href="/wiki/Pentium_OverDrive#Pentium_Pro_sockets" title="Pentium OverDrive">Socket 8</a> for upgrades to existing Pentium Pro systems. Cache sizes were 512&#160;KB, 1&#160;MB, and 2&#160;MB, and it used a 100&#160;<a href="/wiki/Transfer_(computing)" title="Transfer (computing)">MT/s</a> <a href="/wiki/Front_side_bus" title="Front side bus">front side bus</a> (FSB)<sup id="cite_ref-Prefix1_0-0" class="reference"><a href="#cite_note-Prefix1-0" title=""><span>[</span>1<span>]</span></a></sup>.</p>
<p><a name="Pentium_III_Xeon" id="Pentium_III_Xeon"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=2" title="Edit section: Pentium III Xeon">edit</a>]</span> <span class="mw-headline">Pentium III Xeon</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width:102px;"><a href="/wiki/File:Pentium_3_Xeon_Logo.png" class="image" title="Pentium III Xeon logo"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/f/fc/Pentium_3_Xeon_Logo.png/100px-Pentium_3_Xeon_Logo.png" width="100" height="128" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Pentium_3_Xeon_Logo.png" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Pentium III Xeon logo</div>
</div>
</div>
<p>In 1999, the <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a> Xeon was replaced by the <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a> Xeon. Reflecting the incremental changes from the Pentium II "<b><a href="/wiki/Pentium_II#Deschutes" title="Pentium II">Deschutes</a></b>" core to the Pentium III "<b><a href="/wiki/Pentium_III#Katmai" title="Pentium III">Katmai</a></b>" core, the first Pentium III Xeon, named "<b>Tanner</b>", was just like its predecessor except for the addition of <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE) and a few cache controller improvements. The second version, named "<b>Cascades</b>", was based on the Pentium III "<b><a href="/wiki/Pentium_III#Coppermine" title="Pentium III">Coppermine</a></b>" core. The "Cascades" Xeon used a 133&#160;MT/s bus and relatively small 256&#160;KB on-die L2 cache resulting in almost the same capabilities as the <a href="/wiki/Slot_1" title="Slot 1">Slot 1</a> Coppermine processors, which were capable of dual-processor operation but not quad-processor operation. To improve this situation, Intel released another version, officially also named "Cascades", but often referred to as "<b>Cascades 2&#160;MB</b>". That came in two variants: with 1&#160;MB or 2&#160;MB of L2 cache. Its bus speed was fixed at 100&#160;MT/s, though in practice the cache was able to offset this. Product codes for <i>Tanner</i> and <i>Cascades</i> mirrored that of Katmai and Coppermine; 80525 and 80526 respectively.</p>
<p><a name="Xeon_.28DP.29_.26_Xeon_MP_.2832-bit.29" id="Xeon_.28DP.29_.26_Xeon_MP_.2832-bit.29"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=3" title="Edit section: Xeon (DP) &amp; Xeon MP (32-bit)">edit</a>]</span> <span class="mw-headline">Xeon (DP) &amp; Xeon MP (32-bit)</span></h2>
<p><a name="Foster" id="Foster"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=4" title="Edit section: Foster">edit</a>]</span> <span class="mw-headline">Foster</span></h3>
<p>In mid-2001, the Xeon brand was introduced ("Pentium" was dropped from the name). The initial variant that used the new <a href="/wiki/NetBurst" title="NetBurst" class="mw-redirect">NetBurst</a> architecture, "<b>Foster</b>", was slightly different from the desktop <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> ("<i><a href="/wiki/Pentium_4#Willamette" title="Pentium 4">Willamette</a></i>"). It was a decent chip for workstations, but for server applications it was almost always outperformed by the older Cascades 2&#160;MB core and AMD's <a href="/wiki/Athlon" title="Athlon">Athlon MP</a>. Combined with the need to use expensive <a href="/wiki/RDRAM" title="RDRAM">Rambus Dynamic RAM</a>, the Foster's sales were somewhat unimpressive.</p>
<p>At most two Foster processors could be accommodated in a symmetric multiprocessing (<a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">SMP</a>) system built with a mainstream chipset, so a second version (<b>Foster MP</b>) was introduced with a 1&#160;MB L3 cache and the Jackson <a href="/wiki/Hyper-threading" title="Hyper-threading">Hyper-Threading</a> capacity. This improved performance slightly, but not enough to lift it out of third place. It was also priced much higher than the dual-processor (DP) versions. The <i>Foster</i> shared the 80528 product code with Willamette.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (KB)</th>
<th>FSB (MT/s)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td></td>
<td>1.4</td>
<td>256</td>
<td>400</td>
<td>56</td>
</tr>
<tr>
<td></td>
<td>1.5</td>
<td>256</td>
<td>400</td>
<td>59.2</td>
</tr>
<tr>
<td></td>
<td>1.7</td>
<td>256</td>
<td>400</td>
<td>65.8</td>
</tr>
<tr>
<td></td>
<td>2.0</td>
<td>256</td>
<td>400</td>
<td>77.5</td>
</tr>
</table>
<p><a name="Prestonia" id="Prestonia"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=5" title="Edit section: Prestonia">edit</a>]</span> <span class="mw-headline">Prestonia</span></h3>
<p>In 2002 Intel released a <a href="/wiki/130_nanometer" title="130 nanometer">130&#160;nm</a> version of Xeon branded CPU, codenamed "<b>Prestonia</b>". It supported Intel's new Hyper-Threading technology and had a 512&#160;KB L2 cache. This was based on the "<i><a href="/wiki/Pentium_4#Northwood" title="Pentium 4">Northwood</a></i>" Pentium 4 core. A new server chipset, E7500 (which allowed the use of dual-channel <a href="/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a>), was released to support this processor in servers, and soon the bus speed was boosted to 533&#160;MT/s (accompanied by new chipsets: the E7501 for servers and the E7505 for workstations). The <i>Prestonia</i> performed much better than its predecessor and noticeably better than Athlon MP. The support of new features in the E75xx series also gave it a key advantage over the Pentium III Xeon and Athlon MP branded CPUs (both stuck with rather old chipsets), and it quickly became the top-selling server/workstation processor.</p>
<p><a name="Gallatin" id="Gallatin"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=6" title="Edit section: Gallatin">edit</a>]</span> <span class="mw-headline">Gallatin</span></h3>
<p>Subsequent to the <i>Prestonia</i> was the "<b>Gallatin</b>", which had an L3 cache of 1&#160;MB or 2&#160;MB. Its Xeon MP version also performed much better than the <i>Foster MP</i>, and was popular in servers. Later experience with the 130&#160;nm process allowed Intel to create the Xeon MP branded <i>Gallatin</i> with 4&#160;MB cache. The Xeon branded <i>Prestonia</i> and <i>Gallatin</i> were designated 80532, like Northwood.</p>
<p><a name="Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29" id="Xeon_.28DP.29_.26_Xeon_MP_.2864-bit.29"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=7" title="Edit section: Xeon (DP) &amp; Xeon MP (64-bit)">edit</a>]</span> <span class="mw-headline">Xeon (DP) &amp; Xeon MP (64-bit)</span></h2>
<p>Due to a lack of success with Intel's Itanium and Itanium 2 processors, AMD was able to introduce <a href="/wiki/X86-64" title="X86-64">x86-64</a>, a 64-bit extension to the <a href="/wiki/X86_architecture" title="X86 architecture" class="mw-redirect">x86 architecture</a>. Intel followed suit by including <a href="/wiki/Intel_64" title="Intel 64" class="mw-redirect">Intel 64</a> (formerly EM64T; it is almost identical to <a href="/wiki/AMD64" title="AMD64" class="mw-redirect">AMD64</a>) in the <a href="/wiki/90_nanometer" title="90 nanometer">90&#160;nm</a> version of the Pentium 4 ("<i><a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a></i>"), and a Xeon version codenamed "Nocona" was released in 2004. Released with it were the E7525 (workstation), E7520 and E7320 (both server) chipsets, which added support for <a href="/wiki/PCI_Express" title="PCI Express">PCI Express</a>, <a href="/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR-II</a> and <a href="/wiki/Serial_ATA" title="Serial ATA">Serial ATA</a>. The Xeon was noticeably slower than AMD's Opteron, although it could be faster in situations where Hyper-Threading came into play.</p>
<p>A slightly updated core called "<b>Irwindale</b>" was released in early 2005, with twice the L2 cache of Nocona and able to reduce its clock speed during low processor demand. However, independent <a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2591" class="external text" title="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2591" rel="nofollow">tests</a> showed that AMD's Opteron still outperformed <i>Irwindale</i>.</p>
<p>64-bit Xeon MPs were introduced in April 2005. The cheaper "<b>Cranford</b>" was an MP version of <i>Nocona</i>, while the more expensive "<b>Potomac</b>" was a <i>Cranford</i> with 8&#160;MB of L3 cache. All these Prescott-derived Xeons have the product code 80546.</p>
<p><a name="Dual-Core_Xeon" id="Dual-Core_Xeon"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=8" title="Edit section: Dual-Core Xeon">edit</a>]</span> <span class="mw-headline">Dual-Core Xeon</span></h2>
<table class="wikitable" align="right">
<tr>
<th colspan="2">Xeon processor family</th>
</tr>
<tr style="background:white">
<td width="50%" align="center"><a href="/wiki/File:Intel_Xeon_Logo.jpg" class="image" title="Original Xeon logo"><img alt="Original Xeon logo" src="http://upload.wikimedia.org/wikipedia/en/thumb/5/5b/Intel_Xeon_Logo.jpg/100px-Intel_Xeon_Logo.jpg" width="100" height="124" border="0" /></a></td>
<td align="center"><a href="/wiki/File:Xeon.png" class="image" title="New Xeon logo"><img alt="New Xeon logo" src="http://upload.wikimedia.org/wikipedia/en/thumb/0/01/Xeon.png/130px-Xeon.png" width="130" height="139" border="0" /></a></td>
</tr>
<tr>
<th>Original logo</th>
<th>2008 New logo</th>
</tr>
</table>
<p><a name=".22Paxville_DP.22" id=".22Paxville_DP.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=9" title="Edit section: &quot;Paxville DP&quot;">edit</a>]</span> <span class="mw-headline">"Paxville DP"</span></h3>
<p>The first <a href="/wiki/Multi-core_(computing)" title="Multi-core (computing)" class="mw-redirect">dual-core</a> CPU branded Xeon, codenamed <b>Paxville DP</b>, product code 80551, was released by Intel on 10 October 2005. Paxville DP had NetBurst architecture, and was a dual-core equivalent of the single-core <a href="#Xeon_.26_Xeon_MP_.2864-bit.29" title="">Irwindale</a> (related to the <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a> branded "<i><a href="/wiki/Pentium_D#Smithfield" title="Pentium D">Smithfield"</a></i>") with 4&#160;MB of L2 Cache (2&#160;MB per core). The only one Paxville DP model released ran at 2.8&#160;GHz, featured an 800&#160;MT/s front side bus, and was produced using a <a href="/wiki/90_nanometer" title="90 nanometer">90&#160;nm process</a>.</p>
<p><a name="7000-series_.22Paxville_MP.22" id="7000-series_.22Paxville_MP.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=10" title="Edit section: 7000-series &quot;Paxville MP&quot;">edit</a>]</span> <span class="mw-headline">7000-series "Paxville MP"</span></h3>
<p>An MP-capable version of Paxville DP, codenamed <b>Paxville MP</b>, product code 80560, was released on 1 November 2005. There are two versions: one with 2&#160;MB of L2 Cache (1&#160;MB per core), and one with 4&#160;MB of L2 (2&#160;MB per core). Paxville MP, called the dual-core Xeon 7000-series, was produced using a 90&#160;nm process. Paxville MP clock ranges between 2.67&#160;GHz and 3.0&#160;GHz (model numbers 7020-7041), with some models having a 667&#160;MT/s FSB, and others having an 800&#160;MT/s FSB.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>7020</td>
<td>2.66</td>
<td>2x1</td>
<td>667</td>
<td>165</td>
</tr>
<tr>
<td>7030</td>
<td>2.80</td>
<td>2x1</td>
<td>800</td>
<td>165</td>
</tr>
<tr>
<td>7040</td>
<td>3.00</td>
<td>2x2</td>
<td>667</td>
<td>165</td>
</tr>
<tr>
<td>7041</td>
<td>3.00</td>
<td>2x2</td>
<td>800</td>
<td>165</td>
</tr>
</table>
<p><a name="LV_.28ULV.29.2C_.22Sossaman.22" id="LV_.28ULV.29.2C_.22Sossaman.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=11" title="Edit section: LV (ULV), &quot;Sossaman&quot;">edit</a>]</span> <span class="mw-headline">LV (ULV), "Sossaman"</span></h3>
<p>On 14 March 2006, Intel released a dual-core processor codenamed <b>Sossaman</b> and branded as <i>Xeon</i> LV (low-voltage). Subsequently an ULV (ultra-low-voltage) version was released. The <i>Sossaman</i> was a low-/ultra-low-power and double-processor capable CPU (like <a href="/wiki/AMD_Quad_FX_platform" title="AMD Quad FX platform">AMD Quad FX</a>), based on the "<i><a href="/wiki/Intel_Core#Yonah" title="Intel Core">Yonah</a></i>" processor, for ultradense non-consumer environment (<a href="/w/index.php?title=List_of_Latin_phrases_(F%E2%80%93O)&amp;action=edit&amp;redlink=1" class="new" title="List of Latin phrases (F–O) (page does not exist)">i.e.</a> targeted at the blade-server and embedded markets), and it was rated at a <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">thermal design power</a> (TDP) of 31 <a href="/wiki/Watt" title="Watt">W</a> (LV: 1.66&#160;GHz and 2&#160;GHz ) and 15 W (ULV: 1.66&#160;GHz)<sup id="cite_ref-1" class="reference"><a href="#cite_note-1" title=""><span>[</span>2<span>]</span></a></sup>. As such, it supported most of the same features as earlier Xeons: Virtualization Technology, 667&#160;MT/s front side bus, and dual-core processing, but it did not support 64-bit operations, so it could not run 64-bit-only server software, such as <a href="/wiki/Microsoft_Exchange_Server#Exchange_Server_2007" title="Microsoft Exchange Server">Microsoft Exchange Server 2007</a>, and therefore it was limited to only 16&#160;GB of memory. A planned successor, codenamed "<i><a href="/wiki/Intel_Core_2#Merom" title="Intel Core 2">Merom</a> MP</i>" was to be a drop-in upgrade to allow <i>Sossaman</i>-based servers to upgrade to 64-bit capability. However, this was abandoned in favour of low-voltage versions of the <i><a href="/wiki/Xeon#5100-series_.22Woodcrest.22" title="Xeon">Woodcrest LV</a></i> processor leaving the <i>Sossaman</i> at a dead-end with no planned upgrades.</p>
<p><a name="5000-series_.22Dempsey.22" id="5000-series_.22Dempsey.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=12" title="Edit section: 5000-series &quot;Dempsey&quot;">edit</a>]</span> <span class="mw-headline">5000-series "Dempsey"</span></h3>
<p>On 23 May 2006, Intel released the dual-core CPU (Xeon branded 5000 series) codenamed <b>Dempsey</b> (product code 80555). Released as the Dual-Core Xeon 5000-series, Dempsey is a NetBurst architecture processor produced using a <a href="/wiki/65_nanometer" title="65 nanometer">65&#160;nm process</a>, and is virtually identical to Intel's "<a href="/wiki/Pentium_D#Presler" title="Pentium D">Presler</a>" <a href="/wiki/Pentium_D#Pentium_Extreme_Edition" title="Pentium D">Pentium Extreme Edition</a>, except for the addition of SMP support, which lets Dempsey operate in dual-processor systems. Dempsey ranges between 2.50&#160;GHz and 3.73&#160;GHz (model numbers 5020-5080). Some models have a 667&#160;MT/s FSB, and others have a 1066&#160;MT/s FSB. Dempsey has 4&#160;MB of L2 Cache (2&#160;MB per core). A Medium Voltage model, at 3.2&#160;GHz and 1066&#160;MT/s FSB (model number 5063), has also been released. Dempsey also introduces a new interface for Xeon processors: <a href="/wiki/Socket_J" title="Socket J">Socket J</a>, also known as <a href="/wiki/LGA_771" title="LGA 771" class="mw-redirect">LGA 771</a>.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>5020</td>
<td>2.50</td>
<td>2x2</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>5030</td>
<td>2.66</td>
<td>2x2</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>5040</td>
<td>2.83</td>
<td>2x2</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>5050</td>
<td>3.00</td>
<td>2x2</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>5060</td>
<td>3.20</td>
<td>2x2</td>
<td>1066</td>
<td>130</td>
</tr>
<tr>
<td>5063</td>
<td>3.20</td>
<td>2x2</td>
<td>1066</td>
<td>95</td>
</tr>
<tr>
<td>5070</td>
<td>3.46</td>
<td>2x2</td>
<td>1066</td>
<td>130</td>
</tr>
<tr>
<td>5080</td>
<td>3.73</td>
<td>2x2</td>
<td>1066</td>
<td>130</td>
</tr>
</table>
<p><a name="5100-series_.22Woodcrest.22" id="5100-series_.22Woodcrest.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=13" title="Edit section: 5100-series &quot;Woodcrest&quot;">edit</a>]</span> <span class="mw-headline">5100-series "Woodcrest"</span></h3>
<p>On 26 June 2006, Intel released the dual-core CPU (Xeon branded 5100 series) codenamed <b>Woodcrest</b> (product code 80556); it was the first <a href="/wiki/Intel_Core_(CPU_architecture)" title="Intel Core (CPU architecture)" class="mw-redirect">Intel Core microarchitecture</a> processor to be launched on the market. It is a server and workstation version of the <a href="/wiki/Intel_Core_2" title="Intel Core 2">Intel Core 2</a> processor. Intel claims that it provides an 80% boost in performance, while reducing power consumption by 20% relative to the Pentium D.</p>
<p>Most models have a 1333&#160;MT/s FSB, except for the 5110 and 5120, which have a 1066&#160;MT/s FSB. The fastest processor (5160) operates at 3.0&#160;GHz. All Woodcrests use <a href="/wiki/LGA_771" title="LGA 771" class="mw-redirect">LGA 771</a> and all except two models have a TDP of 65&#160;W. The 5160 has a TDP of 80&#160;W and the 5148LV (2.33&#160;GHz) has a TDP of 40&#160;W. The previous generation Xeons had a TDP of 130&#160;W. All models support Intel 64 (Intel's x86-64 implementation), the <a href="/wiki/NX_bit" title="NX bit">XD bit</a>, and <a href="/wiki/X86_virtualization" title="X86 virtualization">Virtualization Technology</a>, with the "<a href="/wiki/Demand_Based_Switching" title="Demand Based Switching">Demand Based Switching</a>" power management option only on Dual-Core Xeon 5140 or above. Woodcrest has 4&#160;MB of shared L2 Cache.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>5110</td>
<td>1.60</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>5120</td>
<td>1.83</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>5128</td>
<td>1.83</td>
<td>4</td>
<td>1066</td>
<td>40</td>
</tr>
<tr>
<td>5130</td>
<td>2.0</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>5138</td>
<td>2.13</td>
<td>4</td>
<td>1066</td>
<td>35</td>
</tr>
<tr>
<td>5140</td>
<td>2.33</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>5148</td>
<td>2.33</td>
<td>4</td>
<td>1333</td>
<td>40</td>
</tr>
<tr>
<td>5150</td>
<td>2.66</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>5160</td>
<td>3</td>
<td>4</td>
<td>1333</td>
<td>80</td>
</tr>
</table>
<p><a name="7100-series_.22Tulsa.22" id="7100-series_.22Tulsa.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=14" title="Edit section: 7100-series &quot;Tulsa&quot;">edit</a>]</span> <span class="mw-headline">7100-series "Tulsa"</span></h3>
<p>Released on 29 August 2006,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2" title=""><span>[</span>3<span>]</span></a></sup> the 7100 series, codenamed <b>Tulsa</b> (product code 80550), is an improved version of Paxville MP, built on a 65&#160;nm process, with 2&#160;MB of L2 cache (1&#160;MB per core) and up to 16&#160;MB of L3 cache. It uses <a href="/wiki/Socket_604" title="Socket 604">Socket 604</a> <a href="http://download.intel.com/design/Xeon/specupdt/31455401.pdf" class="external autonumber" title="http://download.intel.com/design/Xeon/specupdt/31455401.pdf" rel="nofollow">[1]</a>. Tulsa was released in two lines: the N-line uses a 667&#160;MT/s FSB, and the M-line uses an 800&#160;MT/s FSB. The N-line ranges from 2.5&#160;GHz to 3.5&#160;GHz (model numbers 7110N-7150N), and the M-line ranges from 2.6&#160;GHz to 3.4&#160;GHz (model numbers 7110M-7140M). L3 cache ranges from 4&#160;MB to 16&#160;MB across the models.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3" title=""><span>[</span>4<span>]</span></a></sup></p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>L3 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>7110N</td>
<td>2.50</td>
<td>2</td>
<td>4</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>7110M</td>
<td>2.60</td>
<td>2</td>
<td>4</td>
<td>800</td>
<td>95</td>
</tr>
<tr>
<td>7120N</td>
<td>3.00</td>
<td>2</td>
<td>4</td>
<td>667</td>
<td>95</td>
</tr>
<tr>
<td>7120M</td>
<td>3.00</td>
<td>2</td>
<td>4</td>
<td>800</td>
<td>95</td>
</tr>
<tr>
<td>7130N</td>
<td>3.16</td>
<td>2</td>
<td>8</td>
<td>667</td>
<td>150</td>
</tr>
<tr>
<td>7130M</td>
<td>3.20</td>
<td>2</td>
<td>8</td>
<td>800</td>
<td>150</td>
</tr>
<tr>
<td>7140N</td>
<td>3.33</td>
<td>2</td>
<td>16</td>
<td>667</td>
<td>150</td>
</tr>
<tr>
<td>7140M</td>
<td>3.40</td>
<td>2</td>
<td>16</td>
<td>800</td>
<td>150</td>
</tr>
</table>
<p><a name="7200-series_.22Tigerton.22" id="7200-series_.22Tigerton.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=15" title="Edit section: 7200-series &quot;Tigerton&quot;">edit</a>]</span> <span class="mw-headline">7200-series "Tigerton"</span></h3>
<p>The 7200 series, codenamed <b>Tigerton</b> (product code 80564) is an MP-capable processor, similar to the <a href="/wiki/Xeon#7300-series_.22Tigerton.22" title="Xeon">7300</a> series, but, in contrast, only one core is active on each silicon chip, and the other one is turned off (blocked), resulting as a dual-core capable processor. <a href="http://www.theregister.co.uk/2006/10/23/intel_shows_tigerton/" class="external autonumber" title="http://www.theregister.co.uk/2006/10/23/intel_shows_tigerton/" rel="nofollow">[2]</a> <a href="http://www.engadget.com/2006/10/23/intel-previews-quad-core-xeon-tigerton-server-processor/" class="external autonumber" title="http://www.engadget.com/2006/10/23/intel-previews-quad-core-xeon-tigerton-server-processor/" rel="nofollow">[3]</a><a href="http://theinquirer.net/default.aspx?article=38970" class="external autonumber" title="http://theinquirer.net/default.aspx?article=38970" rel="nofollow">[4]</a> <a href="http://download.intel.com/design/xeon/datashts/318080.pdf" class="external autonumber" title="http://download.intel.com/design/xeon/datashts/318080.pdf" rel="nofollow">[5]</a></p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E7210</td>
<td>2.40</td>
<td>2x4</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>E7220</td>
<td>2.93</td>
<td>2x4</td>
<td>1066</td>
<td>81</td>
</tr>
</table>
<p><a name="3000-series_.22Conroe.22" id="3000-series_.22Conroe.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=16" title="Edit section: 3000-series &quot;Conroe&quot;">edit</a>]</span> <span class="mw-headline">3000-series "Conroe"</span></h3>
<p>The 3000 series, codenamed <b>Conroe</b> (product code 80557) dual-core Xeon (branded) CPU,<sup id="cite_ref-4" class="reference"><a href="#cite_note-4" title=""><span>[</span>5<span>]</span></a></sup> released at the end of September 2006, was just a rebranded version of the Intel's mainstream <i><a href="/wiki/List_of_Intel_Core_2_microprocessors#.22Conroe.22_.2865_nm.29" title="List of Intel Core 2 microprocessors">Conroe</a></i>, otherwise branded as Core 2 Duo (for consumer desktops). Unlike most Xeon processors, they only supported single-CPU operation. They use Socket T (LGA775), operate on a 1066&#160;MHz front-side bus, support Enhanced Intel Speedstep Technology and Intel Virtualization Technology but do not support Hyper-Threading. Intel Processors with a number ending in "5" have a 1333&#160;MT/s FSB.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5" title=""><span>[</span>6<span>]</span></a></sup></p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>3040</td>
<td>1.86</td>
<td>2</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3050</td>
<td>2.13</td>
<td>2</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3055*</td>
<td>2.13</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3060</td>
<td>2.4</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3065</td>
<td>2.33</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>3070</td>
<td>2.66</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3075</td>
<td>2.66</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>3080*</td>
<td>2.93</td>
<td>4</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>3085</td>
<td>3.00</td>
<td>4</td>
<td>1333</td>
<td>65</td>
</tr>
</table>
<ul>
<li>Models marked with a star are not present in intel's database <sup id="cite_ref-6" class="reference"><a href="#cite_note-6" title=""><span>[</span>7<span>]</span></a></sup></li>
</ul>
<p><a name="3100-series_.22Wolfdale.22" id="3100-series_.22Wolfdale.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=17" title="Edit section: 3100-series &quot;Wolfdale&quot;">edit</a>]</span> <span class="mw-headline">3100-series "Wolfdale"</span></h3>
<p>The 3100 series, codenamed <b>Wolfdale</b> (product code 80570) dual-core Xeon (branded) CPU, was just rebranded version of the Intel's mainstream <i>Wolfdale</i> featuring the same <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm process</a> and 6&#160;MB of L2 cache. Unlike most Xeon processors, they only support single-CPU operation. They use Socket T (LGA775), operate on a 1333&#160;MHz front-side bus, support Enhanced Intel Speedstep Technology and Intel Virtualization Technology but do not support Hyper-Threading.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E3110</td>
<td>3.00</td>
<td>6</td>
<td>1333</td>
<td>65</td>
</tr>
<tr>
<td>L3110</td>
<td>3.00</td>
<td>6</td>
<td>1333</td>
<td>45</td>
</tr>
<tr>
<td>E3120</td>
<td>3.16</td>
<td>6</td>
<td>1333</td>
<td>65</td>
</tr>
</table>
<p><a name="5200-series_.22Wolfdale_DP.22" id="5200-series_.22Wolfdale_DP.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=18" title="Edit section: 5200-series &quot;Wolfdale DP&quot;">edit</a>]</span> <span class="mw-headline">5200-series "Wolfdale DP"</span></h3>
<p>On 11 November 2007, Intel released the dual-core CPU (Xeon branded 5200 series) codenamed <b>Wolfdale DP</b> (product code 80573)<sup id="cite_ref-7" class="reference"><a href="#cite_note-7" title=""><span>[</span>8<span>]</span></a></sup>. It is built on a <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm process</a> like the desktop Core 2 Duo <i>Wolfdale</i> and the Xeon-SP <i>Wolfdale</i>, featuring Intel 64 (Intel's x86-64 implementation), the <a href="/wiki/NX_bit" title="NX bit">XD bit</a>, and <a href="/wiki/X86_virtualization" title="X86 virtualization">Virtualization Technology</a>. It is unclear whether the "Demand Based Switching" power management is available on the L5238.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8" title=""><span>[</span>9<span>]</span></a></sup> Wolfdale has 6&#160;MB of shared L2 Cache.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E5205</td>
<td>1.86</td>
<td>6</td>
<td>1066</td>
<td>65</td>
</tr>
<tr>
<td>L5238</td>
<td>2.66</td>
<td>6</td>
<td>1333</td>
<td>35</td>
</tr>
<tr>
<td>X5260</td>
<td>3.33</td>
<td>6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>X5270</td>
<td>3.50</td>
<td>6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>X5272</td>
<td>3.40</td>
<td>6</td>
<td>1600</td>
<td>80</td>
</tr>
</table>
<p><a name="Quad-Core_and_Multi-Core_Xeon" id="Quad-Core_and_Multi-Core_Xeon"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=19" title="Edit section: Quad-Core and Multi-Core Xeon">edit</a>]</span> <span class="mw-headline">Quad-Core and Multi-Core Xeon</span></h2>
<p><a name="3200-series_.22Kentsfield.22" id="3200-series_.22Kentsfield.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=20" title="Edit section: 3200-series &quot;Kentsfield&quot;">edit</a>]</span> <span class="mw-headline">3200-series "Kentsfield"</span></h3>
<p>Intel released relabeled versions of its quad-core (2x2) Core 2 Quad processor as the Xeon 3200-series (product code 80562) on 7 January 2007.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9" title=""><span>[</span>10<span>]</span></a></sup> The 2x2 "quad-core" (dual-die dual-core<sup id="cite_ref-10" class="reference"><a href="#cite_note-10" title=""><span>[</span>11<span>]</span></a></sup>) comprised two separate dual-core die next to each other in one CPU package. The models are the X3210, X3220 and X3230, running at 2.13&#160;GHz, 2.4&#160;GHz and 2.66&#160;GHz, respectively.<sup id="cite_ref-dailytech_quad-xeon_11-0" class="reference"><a href="#cite_note-dailytech_quad-xeon-11" title=""><span>[</span>12<span>]</span></a></sup> Like the 3000-series, these models only support single-CPU operation and operate on a 1066&#160;MHz front-side bus. It is targeted at the "blade" market. The X3220 is also branded and sold as <a href="/wiki/List_of_Intel_Core_2_microprocessors#.22Kentsfield.22_.2865_nm.29" title="List of Intel Core 2 microprocessors">Core2 Quad Q6600</a>, the X3230 as Q6700.</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>X3210</td>
<td>2.13</td>
<td>2x4</td>
<td>1066</td>
<td>100/105</td>
</tr>
<tr>
<td>X3220</td>
<td>2.40</td>
<td>2x4</td>
<td>1066</td>
<td>100/105</td>
</tr>
<tr>
<td>X3230</td>
<td>2.66</td>
<td>2x4</td>
<td>1066</td>
<td>100</td>
</tr>
</table>
<p><a name="3300-series_.22Yorkfield.22" id="3300-series_.22Yorkfield.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=21" title="Edit section: 3300-series &quot;Yorkfield&quot;">edit</a>]</span> <span class="mw-headline">3300-series "Yorkfield"</span></h3>
<p>Intel released relabeled versions of its quad-core (2x2) <a href="/wiki/List_of_Intel_Core_2_microprocessors#.22Yorkfield.22_.2845_nm.29" title="List of Intel Core 2 microprocessors">Core 2 Quad Yorkfield</a> Q9400 and Q9x50 processors as the Xeon 3300-series (product code 80569). It comprised two separate dual-core dies next to each other in one CPU package and manufactured <b>in a <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm process</a></b>. The models are the X3320, X3350, X3360 and X3370, running at 2.50&#160;GHz, 2.66&#160;GHz, 2.83&#160;GHz and 3.0&#160;GHz, respectively. The L2 cache is a unified 6&#160;MB per die (except for the X3320 with a smaller 3&#160;MB L2 cache per die), and a front-side bus of 1333&#160;MHz. All models feature Intel 64 (Intel's x86-64 implementation), the <a href="/wiki/NX_bit" title="NX bit">XD bit</a>, and <a href="/wiki/X86_virtualization" title="X86 virtualization">Virtualization Technology</a>, as well as "Demand Based Switching".</p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
<th>Socket Platform</th>
</tr>
<tr>
<td>X3320</td>
<td>2.50</td>
<td>2x3</td>
<td>1333</td>
<td>95</td>
<td>LGA socket 775</td>
</tr>
<tr>
<td>X3330</td>
<td>2.66</td>
<td>2x3</td>
<td>1333</td>
<td>95</td>
<td>LGA socket 775</td>
</tr>
<tr>
<td>X3350</td>
<td>2.66</td>
<td>2x6</td>
<td>1333</td>
<td>95</td>
<td>LGA socket 775</td>
</tr>
<tr>
<td>X3360</td>
<td>2.83</td>
<td>2x6</td>
<td>1333</td>
<td>95</td>
<td>LGA socket 775</td>
</tr>
<tr>
<td>X3370</td>
<td>3.00</td>
<td>2x6</td>
<td>1333</td>
<td>95</td>
<td>LGA socket 775</td>
</tr>
</table>
<p><a name="3500-series_.22Bloomfield.22" id="3500-series_.22Bloomfield.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=22" title="Edit section: 3500-series &quot;Bloomfield&quot;">edit</a>]</span> <span class="mw-headline">3500-series "Bloomfield"</span></h3>
<p><b>Bloomfield</b> is the codename for the successor to the Xeon Intel Core microarchitecture, is based on the <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a> architecture and uses the same <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm</a> manufacturing methods as Intel's <a href="/wiki/Intel_Core_2#Penryn" title="Intel Core 2">Penryn</a>. The first processor released with the Nehalem architecture is the desktop <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Intel Core i7</a>, which was released in November 2008. This is the server version for single CPU systems. The performance improvements over previous Xeon processors are based mainly on:</p>
<ul>
<li>Integrated <a href="/wiki/Memory_controller" title="Memory controller">memory controller</a> supporting two or three memory channels of <a href="/wiki/DDR3" title="DDR3" class="mw-redirect">DDR3</a> SDRAM or four FB-DIMM channels</li>
<li>A new point-to-point processor interconnect <i><a href="/wiki/QuickPath" title="QuickPath" class="mw-redirect">QuickPath</a></i>, replacing the legacy front side bus</li>
<li>Simultaneous multithreading by multiple cores and <a href="/wiki/Hyperthreading" title="Hyperthreading" class="mw-redirect">hyperthreading</a> (2x per core).</li>
</ul>
<table class="wikitable">
<tr>
<th>model</th>
<th>Speed (GHz)</th>
<th>L3 Cache (MB)</th>
<th>QPI speed (GT/s)</th>
<th>DDR3 Clock (MHz)</th>
<th>TDP (W)</th>
<th>Cores</th>
<th>Threads</th>
<th>Turbo-Boost</th>
</tr>
<tr>
<td>W3503</td>
<td>2.40</td>
<td>4</td>
<td>4.8</td>
<td>1066</td>
<td>130</td>
<td>2</td>
<td>4</td>
<td>Yes</td>
</tr>
<tr>
<td>W3505</td>
<td>2.53</td>
<td>4</td>
<td>4.8</td>
<td>1066</td>
<td>130</td>
<td>2</td>
<td>4</td>
<td>Yes</td>
</tr>
<tr>
<td>W3520</td>
<td>2.66</td>
<td>8</td>
<td>4.8</td>
<td>1066</td>
<td>130</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>W3540</td>
<td>2.93</td>
<td>8</td>
<td>4.8</td>
<td>1066</td>
<td>130</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>W3570</td>
<td>3.2</td>
<td>8</td>
<td>6.4</td>
<td>1333</td>
<td>130</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
</table>
<p><a name="5300-series_.22Clovertown.22" id="5300-series_.22Clovertown.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=23" title="Edit section: 5300-series &quot;Clovertown&quot;">edit</a>]</span> <span class="mw-headline">5300-series "Clovertown"</span></h3>
<p>A quad-core (2x2) successor of the Woodcrest for DP segment, consisting of two dual-core Woodcrest chips in one package similarly to the dual-core Pentium D branded CPUs (two single-core chips) or the quad-core <a href="/wiki/Intel_Core_2#Kentsfield" title="Intel Core 2">Kentsfield</a>. The Clovertown has been usually implemented with two Woodcrest dies on a <a href="/wiki/Multi-Chip_Module" title="Multi-Chip Module">multi-chip module</a>, with 8&#160;MB of L2 cache (4&#160;MB per die). Like Woodcrest, lower models use a 1066&#160;MT/s FSB, and higher models use a 1333&#160;MT/s FSB. Intel released <b>Clovertown</b>, product code 80563, on 14 November 2006<sup id="cite_ref-12" class="reference"><a href="#cite_note-12" title=""><span>[</span>13<span>]</span></a></sup> with models E5310, E5320, E5335, E5345, and X5355, ranging from 1.6&#160;GHz to 2.66&#160;GHz. The E and X designations are borrowed from Intel's Core 2 model numbering scheme; an ending of -0 implies a 1066&#160;MT/s FSB, and an ending of -5 implies a 1333&#160;MT/s FSB.<sup id="cite_ref-dailytech_quad-xeon_11-1" class="reference"><a href="#cite_note-dailytech_quad-xeon-11" title=""><span>[</span>12<span>]</span></a></sup> All models have a TDP of 80&#160;W with the exception of the X5355, which has a TDP of 120&#160;W. A low-voltage version of Clovertown with a TDP of 50&#160;W has a model numbers L5310, L5320 and L5335 (1.6&#160;GHz, 1.86&#160;GHz and 2.0&#160;GHz respectively). The 3.0&#160;GHz X5365 arrived in July 2007, and became available in the <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a> <a href="/wiki/Mac_Pro" title="Mac Pro">Mac Pro</a> <a href="http://www.apple.com/macpro" class="external autonumber" title="http://www.apple.com/macpro" rel="nofollow">[6]</a> on 4 April 2007.<a href="http://tgdaily.com/2006/09/26/intel_core_2_quad_announcement/" class="external autonumber" title="http://tgdaily.com/2006/09/26/intel_core_2_quad_announcement/" rel="nofollow">[7]</a><sup id="cite_ref-13" class="reference"><a href="#cite_note-13" title=""><span>[</span>14<span>]</span></a></sup> The X5365 is among the fastest processors, performing up to around 38&#160;<a href="/wiki/GFLOPS" title="GFLOPS" class="mw-redirect">GFLOPS</a> in the LINPACK benchmark. <a href="http://www.intel.com/performance/server/xeon/hpcapp.htm" class="external autonumber" title="http://www.intel.com/performance/server/xeon/hpcapp.htm" rel="nofollow">[8]</a></p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E5310</td>
<td>1.60</td>
<td>2x4</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>L5310</td>
<td>1.60</td>
<td>2x4</td>
<td>1066</td>
<td>50</td>
</tr>
<tr>
<td>E5320</td>
<td>1.83</td>
<td>2x4</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>L5320</td>
<td>1.83</td>
<td>2x4</td>
<td>1066</td>
<td>50</td>
</tr>
<tr>
<td>E5335</td>
<td>2.00</td>
<td>2x4</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>L5335</td>
<td>2.00</td>
<td>2x4</td>
<td>1333</td>
<td>50</td>
</tr>
<tr>
<td>E5345</td>
<td>2.33</td>
<td>2x4</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>X5355</td>
<td>2.66</td>
<td>2x4</td>
<td>1333</td>
<td>120</td>
</tr>
<tr>
<td>X5365</td>
<td>3.00</td>
<td>2x4</td>
<td>1333</td>
<td>120</td>
</tr>
</table>
<p><a name="5400-series_.22Harpertown.22" id="5400-series_.22Harpertown.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=24" title="Edit section: 5400-series &quot;Harpertown&quot;">edit</a>]</span> <span class="mw-headline">5400-series "Harpertown"</span></h3>
<p>On 11 November 2007 Intel presented <a href="/wiki/Core_2#Yorkfield" title="Core 2" class="mw-redirect">Yorkfield</a> based Xeons - called Harpertown (product code 80574) - to the public.<a href="http://download.intel.com/design/xeon/datashts/318589.pdf" class="external autonumber" title="http://download.intel.com/design/xeon/datashts/318589.pdf" rel="nofollow">[9]</a> This family consists of dual die quad-core CPUs manufactured on a <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm process</a> and featuring 1333&#160;MHz to 1600&#160;MHz front-side buses, with TDP rated from 50&#160;W to 150&#160;W depending on the model. These processors fit in the LGA771 socket. All models feature Intel 64 (Intel's x86-64 implementation), the <a href="/wiki/NX_bit" title="NX bit">XD bit</a>, and <a href="/wiki/X86_virtualization" title="X86 virtualization">Virtualization Technology</a>, as well as the <a href="/wiki/Demand_Based_Switching" title="Demand Based Switching">Demand Based Switching</a>, except the E5405, which lacks this feature<sup id="cite_ref-14" class="reference"><a href="#cite_note-14" title=""><span>[</span>15<span>]</span></a></sup>. The supplementary character in front of the model-number represents the thermal rating: an L depicts an TDP of 50&#160;W, an E depicts 80&#160;W whereas a X is 120&#160;W TDP or above. The speed of 3.00&#160;GHz comes as four models, two models with 80&#160;W TDP two other models with 120&#160;W TDP with 1333&#160;MHz or 1600&#160;MHz front-side bus respectively. The fastest Harpertown is the X5492 whose TDP of 150&#160;W is higher than those of the Prescott-based Xeon DP but having twice as many cores. (The X5482 is also sold under the name "Core 2 Extreme QX9775" for use in the <a href="/wiki/Intel_SkullTrail" title="Intel SkullTrail" class="mw-redirect">Intel SkullTrail</a> system.)</p>
<p>Intel 1600&#160;MHz front-side bus Xeon processors will drop into the Seaburg chipset whereas several mainboards featuring the Intel 5000/5200-chipset are enabled to run the processors with 1333&#160;MHz front-side bus processors. Seaburg features support for dual <span style="white-space:nowrap;">PCIe 2.0 x16</span> slots and up to 128&#160;GB of memory.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15" title=""><span>[</span>16<span>]</span></a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16" title=""><span>[</span>17<span>]</span></a></sup></p>
<table class="wikitable">
<tr>
<th>Model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E5405</td>
<td>2.00</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>E5410</td>
<td>2.33</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>L5410</td>
<td>2.33</td>
<td>2x6</td>
<td>1333</td>
<td>50</td>
</tr>
<tr>
<td>E5420</td>
<td>2.50</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>L5420</td>
<td>2.50</td>
<td>2x6</td>
<td>1333</td>
<td>50</td>
</tr>
<tr>
<td>E5430</td>
<td>2.66</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>L5430</td>
<td>2.66</td>
<td>2x6</td>
<td>1333</td>
<td>50</td>
</tr>
<tr>
<td>E5440</td>
<td>2.83</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>X5450</td>
<td>3.00</td>
<td>2x6</td>
<td>1333</td>
<td>120</td>
</tr>
<tr>
<td>E5450</td>
<td>3.00</td>
<td>2x6</td>
<td>1333</td>
<td>80</td>
</tr>
<tr>
<td>X5460</td>
<td>3.16</td>
<td>2x6</td>
<td>1333</td>
<td>120</td>
</tr>
<tr>
<td>X5470</td>
<td>3.33</td>
<td>2x6</td>
<td>1333</td>
<td>120</td>
</tr>
<tr>
<td>E5462</td>
<td>2.80</td>
<td>2x6</td>
<td>1600</td>
<td>80</td>
</tr>
<tr>
<td>X5472</td>
<td>3.00</td>
<td>2x6</td>
<td>1600</td>
<td>120</td>
</tr>
<tr>
<td>E5472</td>
<td>3.00</td>
<td>2x6</td>
<td>1600</td>
<td>80</td>
</tr>
<tr>
<td>X5482</td>
<td>3.20</td>
<td>2x6</td>
<td>1600</td>
<td>150</td>
</tr>
<tr>
<td>X5492</td>
<td>3.40</td>
<td>2x6</td>
<td>1600</td>
<td>150</td>
</tr>
</table>
<p><a name="7300-series_.22Tigerton.22" id="7300-series_.22Tigerton.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=25" title="Edit section: 7300-series &quot;Tigerton&quot;">edit</a>]</span> <span class="mw-headline">7300-series "Tigerton"</span></h3>
<p>The 7300 series, codenamed <b>Tigerton</b> (product code 80565) is a four-socket (packaged in <a href="/wiki/Socket_604" title="Socket 604">Socket 604</a>) and greater capable <a href="/wiki/Quad-core_processor" title="Quad-core processor" class="mw-redirect">quad-core processor</a>, consisting of two <a href="/wiki/Dual_core" title="Dual core" class="mw-redirect">dual core</a> Core2 architecture silicon chips on a single ceramic module, similar to Intel's Xeon 5300 series Clovertown processor modules. It was announced on 5 September 2007 <a href="http://www.intel.com/pressroom/archive/releases/20070905comp.htm?iid=pr1_releasepri_20070905m" class="external autonumber" title="http://www.intel.com/pressroom/archive/releases/20070905comp.htm?iid=pr1_releasepri_20070905m" rel="nofollow">[10]</a>, and is currently shipping.</p>
<p>The 7300 series uses Intel's Caneland (Clarksboro) platform.</p>
<p>Intel claims the 7300 series Xeons offer more than twice the performance and more than three times the performance per watt as Intel's previous generation 7100 series. The 7300 series' Caneland chipset provides a point to point interface allowing the full front side bus bandwidth per processor.</p>
<p>The 7xxx series is aimed at the large server market, supporting configurations of up to 32&#160;CPUs per host.</p>
<table class="wikitable">
<tr>
<th>model</th>
<th>Speed (GHz)</th>
<th>L2 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
</tr>
<tr>
<td>E7310</td>
<td>1.60</td>
<td>2x2</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>E7320</td>
<td>2.13</td>
<td>2x2</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>E7330</td>
<td>2.40</td>
<td>2x3</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>E7340</td>
<td>2.40</td>
<td>2x4</td>
<td>1066</td>
<td>80</td>
</tr>
<tr>
<td>L7345</td>
<td>1.86</td>
<td>2x4</td>
<td>1066</td>
<td>50</td>
</tr>
<tr>
<td>X7350</td>
<td>2.93</td>
<td>2x4</td>
<td>1066</td>
<td>130</td>
</tr>
</table>
<p><a name="7400-series_.22Dunnington.22" id="7400-series_.22Dunnington.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=26" title="Edit section: 7400-series &quot;Dunnington&quot;">edit</a>]</span> <span class="mw-headline">7400-series "Dunnington"</span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:102px;"><a href="/wiki/File:Dunnington_Xeon.jpg" class="image" title="Dunnington die micrograph."><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Dunnington_Xeon.jpg/100px-Dunnington_Xeon.jpg" width="100" height="71" border="0" class="thumbimage" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="/wiki/File:Dunnington_Xeon.jpg" class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="" /></a></div>
Dunnington die micrograph.</div>
</div>
</div>
<p><b>Dunnington</b><sup id="cite_ref-17" class="reference"><a href="#cite_note-17" title=""><span>[</span>18<span>]</span></a></sup> - the last CPU of the Penryn generation and Intel's first <a href="/wiki/Multi-core" title="Multi-core">multi-core</a> (above two) die - features a single-die six- (or <i>hexa-</i>) core design with three unified 3&#160;MB L2 caches (resembling three merged <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm</a> dual-core Wolfdale dies), and 96&#160;KB L1 cache (Data) and 16&#160;MB of L3 cache. It features 1066&#160;MHz <a href="/wiki/FSB" title="FSB">FSB</a>, fits into the Tigerton's mPGA604 socket, and is compatible with the both the Intel Caneland, and IBM X4 chipsets. These processors support DDR2-1066 (533&#160;MHz), and have a maximum <a href="/wiki/Thermal_Design_Power" title="Thermal Design Power">TDP</a> below 130&#160;W. They are intended for blades and other stacked computer systems. Availability is scheduled for the second half of 2008. It will be followed shortly by the <a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)" class="mw-redirect">Nehalem</a> microarchitecture.</p>
<p>Announced on Sept. 15, 2008. <a href="http://www.intel.com/products/processor/xeon7000/index.htm?iid=servproc+body_xeon7400subtitle" class="external text" title="http://www.intel.com/products/processor/xeon7000/index.htm?iid=servproc+body_xeon7400subtitle" rel="nofollow">Intel link</a></p>
<table class="wikitable">
<tr>
<th>model</th>
<th>Speed (GHz)</th>
<th>L3 Cache (MB)</th>
<th>FSB (MHz)</th>
<th>TDP (W)</th>
<th>Cores</th>
</tr>
<tr>
<td>E7420</td>
<td>2.13</td>
<td>8</td>
<td>1066</td>
<td>90</td>
<td>4</td>
</tr>
<tr>
<td>E7430</td>
<td>2.13</td>
<td>12</td>
<td>1066</td>
<td>90</td>
<td>4</td>
</tr>
<tr>
<td>E7440</td>
<td>2.40</td>
<td>16</td>
<td>1066</td>
<td>90</td>
<td>4</td>
</tr>
<tr>
<td>L7445</td>
<td>2.13</td>
<td>12</td>
<td>1066</td>
<td>50</td>
<td>4</td>
</tr>
<tr>
<td>E7450</td>
<td>2.40</td>
<td>12</td>
<td>1066</td>
<td>90</td>
<td>6</td>
</tr>
<tr>
<td>L7455</td>
<td>2.13</td>
<td>12</td>
<td>1066</td>
<td>65</td>
<td>6</td>
</tr>
<tr>
<td>X7460</td>
<td>2.66</td>
<td>16</td>
<td>1066</td>
<td>130</td>
<td>6</td>
</tr>
</table>
<p><a name="5500-series_.22Gainestown.22" id="5500-series_.22Gainestown.22"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=27" title="Edit section: 5500-series &quot;Gainestown&quot;">edit</a>]</span> <span class="mw-headline">5500-series "Gainestown"</span></h3>
<p><b>Gainestown</b> is the codename for the successor to the Xeon Intel Core microarchitecture, is based on the <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a> architecture and uses the same <a href="/wiki/45_nanometer" title="45 nanometer">45&#160;nm</a> manufacturing methods as Intel's <a href="/wiki/Intel_Core_2#Penryn" title="Intel Core 2">Penryn</a>. The first processor released with the Nehalem architecture is the desktop <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Intel Core i7</a>, which was released in November 2008. Server processors of the Xeon 55xx range were first supplied to testers in December 2008.<sup id="cite_ref-18" class="reference"><a href="#cite_note-18" title=""><span>[</span>19<span>]</span></a></sup></p>
<p>The performance improvements over previous Xeon processors are based mainly on:</p>
<ul>
<li>Integrated <a href="/wiki/Memory_controller" title="Memory controller">memory controller</a> supporting two or three memory channels of <a href="/wiki/DDR3" title="DDR3" class="mw-redirect">DDR3</a> SDRAM or four FB-DIMM channels</li>
<li>A new point-to-point processor interconnect <i><a href="/wiki/QuickPath" title="QuickPath" class="mw-redirect">QuickPath</a></i>, replacing the legacy front side bus</li>
<li><a href="/wiki/Hyperthreading" title="Hyperthreading" class="mw-redirect">Hyperthreading</a> (2x per core, starting from 5520), that was already present in pre-Core Duo processors.</li>
</ul>
<table class="wikitable">
<tr>
<th>model</th>
<th>Speed (GHz)</th>
<th>L3 Cache (MB)</th>
<th>QPI speed (GT/s)</th>
<th>DDR3 Clock (MHz)</th>
<th>TDP (W)</th>
<th>Cores</th>
<th>Threads</th>
<th>Turbo-Boost</th>
</tr>
<tr>
<td>E5502</td>
<td>1.86</td>
<td>4</td>
<td>4.8</td>
<td>800</td>
<td>80</td>
<td>2</td>
<td>2</td>
<td>No</td>
</tr>
<tr>
<td>E5504</td>
<td>2.00</td>
<td>4</td>
<td>4.8</td>
<td>800</td>
<td>80</td>
<td>4</td>
<td>4</td>
<td>No</td>
</tr>
<tr>
<td>E5506</td>
<td>2.13</td>
<td>4</td>
<td>4.8</td>
<td>800</td>
<td>80</td>
<td>4</td>
<td>4</td>
<td>No</td>
</tr>
<tr>
<td>L5506</td>
<td>2.13</td>
<td>4</td>
<td>4.8</td>
<td>800</td>
<td>60</td>
<td>4</td>
<td>4</td>
<td>No</td>
</tr>
<tr>
<td>E5520</td>
<td>2.26</td>
<td>8</td>
<td>5.86</td>
<td>1066</td>
<td>80</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>L5520</td>
<td>2.26</td>
<td>8</td>
<td>5.86</td>
<td>1066</td>
<td>60</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>E5530</td>
<td>2.40</td>
<td>8</td>
<td>5.86</td>
<td>1066</td>
<td>80</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>E5540</td>
<td>2.53</td>
<td>8</td>
<td>5.86</td>
<td>1066</td>
<td>80</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>X5550</td>
<td>2.66</td>
<td>8</td>
<td>6.4</td>
<td>1333</td>
<td>95</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>X5560</td>
<td>2.80</td>
<td>8</td>
<td>6.4</td>
<td>1333</td>
<td>95</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>X5570</td>
<td>2.93</td>
<td>8</td>
<td>6.4</td>
<td>1333</td>
<td>95</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
<tr>
<td>W5580</td>
<td>3.20</td>
<td>8</td>
<td>6.4</td>
<td>1333</td>
<td>130</td>
<td>4</td>
<td>8</td>
<td>Yes</td>
</tr>
</table>
<p><a name="Future_versions" id="Future_versions"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=28" title="Edit section: Future versions">edit</a>]</span> <span class="mw-headline">Future versions</span></h2>
<div class="rellink noprint relarticle mainarticle">Main article: <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">List of future Intel Xeon microprocessors</a></div>
<table class="metadata plainlinks ambox ambox-notice" style="">
<tr>
<td class="mbox-image">
<div style="width: 52px;"><a href="/wiki/File:Gnome_globe_current_event.svg" class="image" title="Gnome globe current event.svg"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/d/df/Gnome_globe_current_event.svg/42px-Gnome_globe_current_event.svg.png" width="42" height="42" border="0" /></a></div>
</td>
<td class="mbox-text" style=""><b>This section contains information about scheduled or expected <a href="/wiki/Category:Upcoming_chips" title="Category:Upcoming chips">future computer chips</a>.</b><br />
<small>It may contain preliminary or speculative information, and may not reflect the final specification of the product.</small></td>
<td class="mbox-imageright">
<div style="width: 52px;"><a href="/wiki/File:Nuvola_apps_kcmprocessor.png" class="image" title="Nuvola apps kcmprocessor.png"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/5/50/Nuvola_apps_kcmprocessor.png/42px-Nuvola_apps_kcmprocessor.png" width="42" height="42" border="0" /></a></div>
</td>
</tr>
</table>
<p><a name="Beckton" id="Beckton"></a></p>
<h3><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=29" title="Edit section: Beckton">edit</a>]</span> <span class="mw-headline">Beckton</span></h3>
<p>Beckton is a Nehalem-based processor with eight cores and support for FB-DDR3 to allow large memory. It has four (or more?) QuickPath interfaces, so it can be used in at least quad-socket configurations. It is expected to be launched in 2009.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19" title=""><span>[</span>20<span>]</span></a></sup></p>
<p><a name="Supercomputers" id="Supercomputers"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=30" title="Edit section: Supercomputers">edit</a>]</span> <span class="mw-headline">Supercomputers</span></h2>
<p><a href="/wiki/Supercomputer" title="Supercomputer">Supercomputers</a> based on Xeon processors in the top ten of the <a href="/wiki/Top500" title="Top500" class="mw-redirect">Top500</a> fastest supercomputers in the world:</p>
<ul>
<li>After upgrades from <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> to Xeon, <a href="/wiki/ASCI_Red" title="ASCI Red">ASCI Red</a> reclaimed its #1 spot in 1999 with a speed of 2.4 TFLOPS <sup id="cite_ref-20" class="reference"><a href="#cite_note-20" title=""><span>[</span>21<span>]</span></a></sup></li>
<li>an Intel Xeon system at <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a> in Chippewa Falls, Wisconsin. Machine: SGI <a href="/wiki/Altix" title="Altix">Altix ICE 8200</a> system with 3584 Quad-Core Clovertown processors at 3.0&#160;GHz and <a href="/wiki/InfiniBand" title="InfiniBand">InfiniBand</a> interconnect. This supercomputer was listed in third place in November 2007, ahead of the fastest <a href="/wiki/Itanium" title="Itanium">Itanium</a> and <a href="/wiki/Opteron" title="Opteron">Opteron</a>-based supercomputers but behind two <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>-based <a href="/wiki/Blue_Gene" title="Blue Gene">Blue Gene</a> systems. <sup id="cite_ref-21" class="reference"><a href="#cite_note-21" title=""><span>[</span>22<span>]</span></a></sup></li>
</ul>
<p>Xeon processor based system, in the top 20 of the fastest systems by memory bandwidth as measured by STREAM benchmark: <sup id="cite_ref-22" class="reference"><a href="#cite_note-22" title=""><span>[</span>23<span>]</span></a></sup></p>
<ul>
<li>an Intel Xeon virtual SMP system leveraging ScaleMP's Versatile SMP (vSMP) architecture with 128 cores and 1TB RAM <sup id="cite_ref-23" class="reference"><a href="#cite_note-23" title=""><span>[</span>24<span>]</span></a></sup>. This system aggregates 16 Stoakley platform (Seaburg chipset) systems with total of 32 <a href="/wiki/Harpertown" title="Harpertown" class="mw-redirect">Harpertown</a> processors.</li>
</ul>
<p><a name="See_also" id="See_also"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=31" title="Edit section: See also">edit</a>]</span> <span class="mw-headline">See also</span></h2>
<ul>
<li><a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">List of future Intel Xeon microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">List of Intel Xeon microprocessors</a></li>
<li><a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">List of Intel microprocessors</a></li>
</ul>
<p><a name="References" id="References"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=32" title="Edit section: References">edit</a>]</span> <span class="mw-headline">References</span></h2>
<div class="references-small references-column-count references-column-count-2" style="-moz-column-count:2; column-count:2;">
<ol class="references">
<li id="cite_note-Prefix1-0"><b><a href="#cite_ref-Prefix1_0-0" title="">^</a></b> Transistorized memory, such as RAM and cache sizes (other than solid state disk devices such as USB drives, CompactFlash cards, and so on) as well as CD-based storage size are specified using <a href="/wiki/Binary_prefix" title="Binary prefix">binary meanings</a> for K (1024<sup>1</sup>), M (1024<sup>2</sup>), G (1024<sup>3</sup>), ...</li>
<li id="cite_note-1"><b><a href="#cite_ref-1" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.tgdaily.com/content/view/33150/135/" class="external text" title="http://www.tgdaily.com/content/view/33150/135/" rel="nofollow">"Intel drops 32-bit dual-core LV processors"</a>. TG Daily<span class="printonly">. <a href="http://www.tgdaily.com/content/view/33150/135/" class="external free" title="http://www.tgdaily.com/content/view/33150/135/" rel="nofollow">http://www.tgdaily.com/content/view/33150/135/</a></span><span class="reference-accessdate">. Retrieved on 2007-07-31</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel+drops+32-bit+dual-core+LV+processors&amp;rft.atitle=&amp;rft.pub=TG+Daily&amp;rft_id=http%3A%2F%2Fwww.tgdaily.com%2Fcontent%2Fview%2F33150%2F135%2F&amp;rfr_id=info:sid/en.wikipedia.org:Xeon"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-2"><b><a href="#cite_ref-2" title="">^</a></b> <a href="http://www.intel.com/pressroom/archive/releases/20060828comp_b.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20060828comp_b.htm" rel="nofollow">New High-End Intel Server Processors Expand Performance Leadership</a>, Intel News Release.</li>
<li id="cite_note-3"><b><a href="#cite_ref-3" title="">^</a></b> <a href="http://theinquirer.net/?article=31990" class="external text" title="http://theinquirer.net/?article=31990" rel="nofollow">Intel prices up Woodcrest, Tulsa server chips</a>, The Inquirer.</li>
<li id="cite_note-4"><b><a href="#cite_ref-4" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=3381" class="external text" title="http://www.dailytech.com/article.aspx?newsid=3381" rel="nofollow">Intel Adds Low End Xeons to Roadmap</a>, DailyTech</li>
<li id="cite_note-5"><b><a href="#cite_ref-5" title="">^</a></b> <a href="http://winbeta.org/comments.php?id=6530&amp;catid=1" class="external text" title="http://winbeta.org/comments.php?id=6530&amp;catid=1" rel="nofollow">Intel Readies New Xeons and Price Cuts</a>, WinBeta.org</li>
<li id="cite_note-6"><b><a href="#cite_ref-6" title="">^</a></b> <a href="http://processorfinder.intel.com/" class="external text" title="http://processorfinder.intel.com/" rel="nofollow">Processor Spec Finder</a></li>
<li id="cite_note-7"><b><a href="#cite_ref-7" title="">^</a></b> <a href="http://download.intel.com/design/xeon/datashts/318590.pdf" class="external text" title="http://download.intel.com/design/xeon/datashts/318590.pdf" rel="nofollow">HTN_WDP_Datasheet.book</a></li>
<li id="cite_note-8"><b><a href="#cite_ref-8" title="">^</a></b> <a href="http://www.intel.com/cd/corporate/pressroom/emea/deu/archive/2008/384982.htm" class="external text" title="http://www.intel.com/cd/corporate/pressroom/emea/deu/archive/2008/384982.htm" rel="nofollow">Intel bringt neue Prozessoren für den Embedded-Markt auf Basis seiner 45nm-Fertigungstechnologie</a></li>
<li id="cite_note-9"><b><a href="#cite_ref-9" title="">^</a></b> <a href="http://www.dailytech.com/article.aspx?newsid=5595" class="external text" title="http://www.dailytech.com/article.aspx?newsid=5595" rel="nofollow">Intel Hard-Launches Three New Quad-core Processors</a>, DailyTech</li>
<li id="cite_note-10"><b><a href="#cite_ref-10" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.tgdaily.com/content/view/33708/135/" class="external text" title="http://www.tgdaily.com/content/view/33708/135/" rel="nofollow">"Intel Clovertowns step up, reduce power"</a>. TG Daily<span class="printonly">. <a href="http://www.tgdaily.com/content/view/33708/135/" class="external free" title="http://www.tgdaily.com/content/view/33708/135/" rel="nofollow">http://www.tgdaily.com/content/view/33708/135/</a></span><span class="reference-accessdate">. Retrieved on 2007-09-05</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Intel+Clovertowns+step+up%2C+reduce+power&amp;rft.atitle=&amp;rft.pub=TG+Daily&amp;rft_id=http%3A%2F%2Fwww.tgdaily.com%2Fcontent%2Fview%2F33708%2F135%2F&amp;rfr_id=info:sid/en.wikipedia.org:Xeon"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-dailytech_quad-xeon-11">^ <a href="#cite_ref-dailytech_quad-xeon_11-0" title=""><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-dailytech_quad-xeon_11-1" title=""><sup><i><b>b</b></i></sup></a> <a href="http://www.dailytech.com/article.aspx?newsid=4253" class="external text" title="http://www.dailytech.com/article.aspx?newsid=4253" rel="nofollow">Quad-core Xeon Details Unveiled</a>, DailyTech</li>
<li id="cite_note-12"><b><a href="#cite_ref-12" title="">^</a></b> <a href="http://www.intel.com/pressroom/archive/releases/20061114comp.htm" class="external text" title="http://www.intel.com/pressroom/archive/releases/20061114comp.htm" rel="nofollow">Intel Ignites Quad-Core Era</a>, Intel News Release.</li>
<li id="cite_note-13"><b><a href="#cite_ref-13" title="">^</a></b> <a href="http://www.dailytech.com/Intel+Readies+New+Xeons+and+Price+Cuts/article6493.htm" class="external text" title="http://www.dailytech.com/Intel+Readies+New+Xeons+and+Price+Cuts/article6493.htm" rel="nofollow">Intel Readies New Xeons and Price Cuts</a>, DailyTech</li>
<li id="cite_note-14"><b><a href="#cite_ref-14" title="">^</a></b> <a href="http://ark.intel.com/cpu.aspx?groupID=33079" class="external text" title="http://ark.intel.com/cpu.aspx?groupID=33079" rel="nofollow">Quad-Core Intel Xeon Processor E5405</a>, Intel ARK (Automated Relational Knowledgebase)</li>
<li id="cite_note-15"><b><a href="#cite_ref-15" title="">^</a></b> <a href="http://www.dailytech.com/Intel+Readies+1600+MHz+FrontSide+Bus+Xeons/article8656.htm" class="external text" title="http://www.dailytech.com/Intel+Readies+1600+MHz+FrontSide+Bus+Xeons/article8656.htm" rel="nofollow">Intel Readies 1600&#160;MHz Front-Side Bus Xeons</a>, DailyTech</li>
<li id="cite_note-16"><b><a href="#cite_ref-16" title="">^</a></b> <a href="http://www.trustedreviews.com/cpu-memory/news/2007/08/30/Intel-Xeons-Coming-With-1600MHz-FSB/p1" class="external text" title="http://www.trustedreviews.com/cpu-memory/news/2007/08/30/Intel-Xeons-Coming-With-1600MHz-FSB/p1" rel="nofollow">Intel Xeons Coming With 1600MHz FSB</a>, TrustedReviews</li>
<li id="cite_note-17"><b><a href="#cite_ref-17" title="">^</a></b> <cite style="font-style:normal" class="news" id="CITEREFValich">Valich, Theo (<span class="mw-formatted-date" title="2008-02-25"><a href="/wiki/2008" title="2008">2008</a>-<a href="/wiki/February_25" title="February 25">02-25</a></span>). "<a href="http://www.tgdaily.com/content/view/36198/135/" class="external text" title="http://www.tgdaily.com/content/view/36198/135/" rel="nofollow">Intel six-core coming in 2008</a>". <i>TG Daily</i> (<a href="/w/index.php?title=Tigervision_Media&amp;action=edit&amp;redlink=1" class="new" title="Tigervision Media (page does not exist)">Tigervision Media</a>)<span class="printonly">. <a href="http://www.tgdaily.com/content/view/36198/135/" class="external free" title="http://www.tgdaily.com/content/view/36198/135/" rel="nofollow">http://www.tgdaily.com/content/view/36198/135/</a></span><span class="reference-accessdate">. Retrieved on 2008-02-26</span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+six-core+coming+in+2008&amp;rft.jtitle=TG+Daily&amp;rft.aulast=Valich&amp;rft.aufirst=Theo&amp;rft.au=Valich%2C+Theo&amp;rft.date=%5B%5B2008-02-25%5D%5D&amp;rft.pub=%5B%5BTigervision+Media%5D%5D&amp;rft_id=http%3A%2F%2Fwww.tgdaily.com%2Fcontent%2Fview%2F36198%2F135%2F&amp;rfr_id=info:sid/en.wikipedia.org:Xeon"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-18"><b><a href="#cite_ref-18" title="">^</a></b> <a href="http://www.anandtech.com/weblog/showpost.aspx?i=532" class="external text" title="http://www.anandtech.com/weblog/showpost.aspx?i=532" rel="nofollow">AnandTech: Intel Xeon 5570: Smashing SAP records</a>, December 16th, 2008</li>
<li id="cite_note-19"><b><a href="#cite_ref-19" title="">^</a></b> <a href="http://theinquirer.net/default.aspx?article=34287" class="external text" title="http://theinquirer.net/default.aspx?article=34287" rel="nofollow">The road from Aliceton leads to - The INQUIRER</a></li>
<li id="cite_note-20"><b><a href="#cite_ref-20" title="">^</a></b> <cite style="font-style:normal" class="web"><a href="http://www.top500.org/system/ranking/4428" class="external text" title="http://www.top500.org/system/ranking/4428" rel="nofollow">"ASCI Red ranking history"</a>. <a href="/wiki/Top500" title="Top500" class="mw-redirect">Top500</a><span class="printonly">. <a href="http://www.top500.org/system/ranking/4428" class="external free" title="http://www.top500.org/system/ranking/4428" rel="nofollow">http://www.top500.org/system/ranking/4428</a></span>.</cite><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=ASCI+Red+ranking+history&amp;rft.atitle=&amp;rft.pub=%5B%5BTop500%5D%5D&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fsystem%2Franking%2F4428&amp;rfr_id=info:sid/en.wikipedia.org:Xeon"><span style="display: none;">&#160;</span></span></li>
<li id="cite_note-21"><b><a href="#cite_ref-21" title="">^</a></b> <a href="http://www.top500.org/list/2007/11/100" class="external text" title="http://www.top500.org/list/2007/11/100" rel="nofollow">TOP500 List - November 2007 (1-100)</a></li>
<li id="cite_note-22"><b><a href="#cite_ref-22" title="">^</a></b> <a href="http://www.cs.virginia.edu/stream" class="external text" title="http://www.cs.virginia.edu/stream" rel="nofollow">STREAM benchmark</a>, Dr. John D. McCalpin</li>
<li id="cite_note-23"><b><a href="#cite_ref-23" title="">^</a></b> <a href="http://www.cs.virginia.edu/stream/top20/Bandwidth.html" class="external text" title="http://www.cs.virginia.edu/stream/top20/Bandwidth.html" rel="nofollow">STREAM Top 20</a></li>
</ol>
</div>
<p><a name="External_links" id="External_links"></a></p>
<h2><span class="editsection">[<a href="/w/index.php?title=Xeon&amp;action=edit&amp;section=33" title="Edit section: External links">edit</a>]</span> <span class="mw-headline">External links</span></h2>
<ul>
<li><a href="http://www.intel.com/products/server/processors/index.htm" class="external text" title="http://www.intel.com/products/server/processors/index.htm" rel="nofollow">Server Processors at the Intel website</a></li>
</ul>
<table class="navbox" cellspacing="0" style=";">
<tr>
<td style="padding:2px;">
<table cellspacing="0" class="nowraplinks collapsible uncollapsed" style="width:100%;background:transparent;color:inherit;;">
<tr>
<th style=";" colspan="2" class="navbox-title">
<div style="float:left; width:6em;text-align:left;">
<div class="noprint plainlinksneverexpand navbar" style="background:none; padding:0; font-weight:normal;;;border:none;; font-size:xx-small;"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><span title="View this template" style=";;border:none;">v</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><span title="Discussion about this template" style=";;border:none;">d</span></a>&#160;<span style="font-size:80%;">•</span>&#160;<a href="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" class="external text" title="http://en.wikipedia.org/w/index.php?title=Template:Intel_processors&amp;action=edit" rel="nofollow"><span title="Edit this template" style=";;border:none;;">e</span></a></div>
</div>
<span style="font-size:110%;"><a href="/wiki/Intel_Corporation" title="Intel Corporation">Intel</a> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">processors</a></span></th>
</tr>
<tr style="height:2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Discontinued</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">pre-8086</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_4004" title="Intel 4004">4004</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_4040" title="Intel 4040">4040</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8008" title="Intel 8008">8008</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8080" title="Intel 8080">8080</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8085" title="Intel 8085">8085</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86 (16 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_8086" title="Intel 8086">8086</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8088" title="Intel 8088">8088</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80186" title="Intel 80186">80186</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80188" title="Intel 80188">80188</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80286" title="Intel 80286">80286</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86/IA32 (32 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Intel_80386" title="Intel 80386">80386</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_80486" title="Intel 80486">80486</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium" title="Pentium">Pentium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core" title="Intel Core">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_M" title="Celeron M" class="mw-redirect">Celeron M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">x86-64/EM64T (64 bit)</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium_4#Prescott_2M_.28Extreme_Edition.29" title="Pentium 4">Pentium 4 (Some)</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Pentium Extreme Edition</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Celeron_D" title="Celeron D" class="mw-redirect">Celeron D (Some)</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Other</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Itanium#Original_Itanium_processor:_2001.E2.80.9302" title="Itanium">Itanium</a> — <a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a> — <i>RISC:</i> <a href="/wiki/Intel_i860" title="Intel i860">i860</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_i960" title="Intel i960">i960</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/XScale" title="XScale">XScale</a> — <i>Microcontrollers:</i> <a href="/wiki/Intel_8048" title="Intel 8048">8048</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_8051" title="Intel 8051">8051</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_MCS-96" title="Intel MCS-96">MCS-96</a></div>
</td>
</tr>
</table>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Current</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Celeron" title="Celeron">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_2" title="Intel Core 2">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_A100" title="Intel A100">A100</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a><span style="font-weight:bold;">&#160;·</span> <strong class="selflink">Xeon</strong><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Itanium#Itanium_2_processors:_2002.E2.80.93present" title="Itanium">Itanium</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i7" title="Intel Core i7">Core i7</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Upcoming</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Tolapai" title="Tolapai">Tolapai</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Moorestown_(CPU)" title="Moorestown (CPU)">Moorestown</a> <span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_i5" title="Intel Core i5">Core i5</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Lists</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/CPU_socket#Intel_Sockets" title="CPU socket">CPU sockets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_microprocessors" title="List of Intel microprocessors">Processors</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a><br />
<a href="/wiki/List_of_Intel_Atom_microprocessors" title="List of Intel Atom microprocessors">Atom</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Celeron_microprocessors" title="List of Intel Celeron microprocessors">Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_microprocessors" title="List of Intel Core microprocessors">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_2_microprocessors" title="List of Intel Core 2 microprocessors">Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Core_i7_microprocessors" title="List of Intel Core i7 microprocessors">Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Itanium_microprocessors" title="List of Intel Itanium microprocessors">Itanium</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_II_microprocessors" title="List of Intel Pentium II microprocessors">Pentium II</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_III_microprocessors" title="List of Intel Pentium III microprocessors">Pentium III</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_4_microprocessors" title="List of Intel Pentium 4 microprocessors">Pentium 4</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_D_microprocessors" title="List of Intel Pentium D microprocessors">Pentium D</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_Dual-Core_microprocessors" title="List of Intel Pentium Dual-Core microprocessors">Pentium Dual-Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Pentium_M_microprocessors" title="List of Intel Pentium M microprocessors">Pentium M</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_Intel_Xeon_microprocessors" title="List of Intel Xeon microprocessors">Xeon</a><br />
<a href="/wiki/List_of_future_Intel_Celeron_microprocessors" title="List of future Intel Celeron microprocessors">Future Celeron</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_2_microprocessors" title="List of future Intel Core 2 microprocessors">Future Core 2</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Core_i7_microprocessors" title="List of future Intel Core i7 microprocessors">Future Core i7</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/List_of_future_Intel_Xeon_microprocessors" title="List of future Intel Xeon microprocessors">Future Xeon</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";;">Microarchitectures</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"></div>
<table cellspacing="0" class="nowraplinks navbox-subgroup" style="width:100%;;;;">
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Past and present</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-odd">
<div style="padding:0em 0.25em"><a href="/wiki/Pentium" title="Pentium">P5</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_P6_(microarchitecture)" title="Intel P6 (microarchitecture)">P6</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_NetBurst" title="Intel NetBurst">NetBurst</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Nehalem_(microarchitecture)" title="Intel Nehalem (microarchitecture)">Nehalem</a></div>
</td>
</tr>
<tr style="height:2px">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=";padding-left:0em;padding-right:0em;;">
<div style="padding:0em 0.75em;">Future</div>
</td>
<td style="text-align:left;border-left:2px solid #fdfdfd;width:100%;padding:0px;;;" class="navbox-list navbox-even">
<div style="padding:0em 0.25em"><a href="/wiki/Larrabee_(GPU)" title="Larrabee (GPU)">Larrabee</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Sandy_Bridge_(microarchitecture)" title="Intel Sandy Bridge (microarchitecture)">Sandy Bridge</a><span style="font-weight:bold;">&#160;·</span> <a href="/wiki/Intel_Haswell_(microarchitecture)" title="Intel Haswell (microarchitecture)">Haswell</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Preprocessor node count: 4435/1000000
Post-expand include size: 72235/2048000 bytes
Template argument size: 40328/2048000 bytes
Expensive parser function count: 0/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:269920-0!1!0!default!!en!2 and timestamp 20090403211936 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/Xeon">http://en.wikipedia.org/wiki/Xeon</a>"</div>
			<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>:&#32;<span dir='ltr'><a href="/wiki/Category:Upcoming_chips" title="Category:Upcoming chips">Upcoming chips</a></span> | <span dir='ltr'><a href="/wiki/Category:1998_introductions" title="Category:1998 introductions">1998 introductions</a></span> | <span dir='ltr'><a href="/wiki/Category:Intel_x86_microprocessors" title="Category:Intel x86 microprocessors">Intel x86 microprocessors</a></span></div></div>			<!-- end content -->
						<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<div class="pBody">
			<ul>
	
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/Xeon" title="View the content page [c]" accesskey="c">Article</a></li>
				 <li id="ca-talk"><a href="/wiki/Talk:Xeon" title="Discussion about the content page [t]" accesskey="t">Discussion</a></li>
				 <li id="ca-edit"><a href="/w/index.php?title=Xeon&amp;action=edit" title="You can edit this page. &#10;Please use the preview button before saving. [e]" accesskey="e">Edit this page</a></li>
				 <li id="ca-history"><a href="/w/index.php?title=Xeon&amp;action=history" title="Past versions of this page [h]" accesskey="h">History</a></li>			</ul>
		</div>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Xeon" title="You are encouraged to log in; however, it is not mandatory. [o]" accesskey="o">Log in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(http://upload.wikimedia.org/wikipedia/en/b/bc/Wiki.png);" href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
	<div class='generated-sidebar portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li>
				<li id="n-contents"><a href="/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
				<li id="n-featuredcontent"><a href="/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
				<li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
				<li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li>
			</ul>
		</div>
	</div>
	<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/w/index.php" id="searchform"><div>
				<input type='hidden' name="title" value="Special:Search"/>
				<input id="searchInput" name="search" type="text" title="Search Wikipedia [f]" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" title="Go to a page with this exact name if one exists" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" id="mw-searchButton" value="Search" title="Search Wikipedia for this text" />
			</div></form>
		</div>
	</div>
	<div class='generated-sidebar portlet' id='p-interaction'>
		<h5>Interaction</h5>
		<div class='pBody'>
			<ul>
				<li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
				<li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
				<li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
				<li id="n-contact"><a href="/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Donate" title="Support us">Donate to Wikipedia</a></li>
				<li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Xeon" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li>
				<li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Xeon" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
<li id="t-upload"><a href="/wiki/Wikipedia:Upload" title="Upload files [u]" accesskey="u">Upload file</a></li>
<li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="List of all special pages [q]" accesskey="q">Special pages</a></li>
				<li id="t-print"><a href="/w/index.php?title=Xeon&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>				<li id="t-permalink"><a href="/w/index.php?title=Xeon&amp;oldid=281085572" title="Permanent link to this version of the page">Permanent link</a></li><li id="t-cite"><a href="/w/index.php?title=Special:Cite&amp;page=Xeon&amp;id=281085572">Cite this page</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>Languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-ca"><a href="http://ca.wikipedia.org/wiki/Xeon">Català</a></li>
				<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Intel_Xeon">Deutsch</a></li>
				<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/Intel_Xeon">Español</a></li>
				<li class="interwiki-eo"><a href="http://eo.wikipedia.org/wiki/Xeon">Esperanto</a></li>
				<li class="interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Xeon">Français</a></li>
				<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/%EC%A0%9C%EC%98%A8">한국어</a></li>
				<li class="interwiki-id"><a href="http://id.wikipedia.org/wiki/Intel_Xeon">Bahasa Indonesia</a></li>
				<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/Xeon">Italiano</a></li>
				<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Xeon">Nederlands</a></li>
				<li class="interwiki-ja"><a href="http://ja.wikipedia.org/wiki/Xeon">日本語</a></li>
				<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Xeon">Polski</a></li>
				<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Xeon">Português</a></li>
				<li class="interwiki-ru"><a href="http://ru.wikipedia.org/wiki/Xeon">Русский</a></li>
				<li class="interwiki-sk"><a href="http://sk.wikipedia.org/wiki/Xeon">Slovenčina</a></li>
				<li class="interwiki-fi"><a href="http://fi.wikipedia.org/wiki/Intel_Xeon">Suomi</a></li>
				<li class="interwiki-sv"><a href="http://sv.wikipedia.org/wiki/Xeon">Svenska</a></li>
				<li class="interwiki-tr"><a href="http://tr.wikipedia.org/wiki/Intel_Xeon">Türkçe</a></li>
				<li class="interwiki-uk"><a href="http://uk.wikipedia.org/wiki/Xeon">Українська</a></li>
				<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/Xeon">中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a href="http://www.mediawiki.org/"><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" /></a></div>
				<div id="f-copyrightico"><a href="http://wikimediafoundation.org/"><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
					<li id="lastmod"> This page was last modified on 1 April 2009, at 14:52 (UTC).</li>
					<li id="copyright">All text is available under the terms of the <a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_the_GNU_Free_Documentation_License" title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal' href="http://en.wikipedia.org/wiki/Wikipedia:Copyrights" title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the <a href="http://www.wikimediafoundation.org">Wikimedia Foundation, Inc.</a>, a U.S. registered <a class='internal' href="http://en.wikipedia.org/wiki/501%28c%29#501.28c.29.283.29" title="501(c)(3)">501(c)(3)</a> <a href="http://wikimediafoundation.org/wiki/Deductibility_of_donations">tax-deductible</a> <a class='internal' href="http://en.wikipedia.org/wiki/Non-profit_organization" title="Non-profit organization">nonprofit</a> <a href="http://en.wikipedia.org/wiki/Charitable_organization" title="Charitable organization">charity</a>.<br /></li>
					<li id="privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
					<li id="about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
					<li id="disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
</div>

		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
<!-- Served by srv82 in 0.069 secs. --></body></html>
