set_location_hint "\PWM_1:PWMUDB:runmode_enable\" 2 5 0 0
set_location_hint "\PWM_1:PWMUDB:status_2\" 2 5 0 1
set_location_hint "Net_674" 2 5 0 2
set_location_hint "\PWM_1:PWMUDB:prevCompare2\" 2 5 0 3
set_location_hint "\PWM_1:PWMUDB:status_1\" 2 5 1 0
set_location_hint "\PWM_1:PWMUDB:db_csaddr_0\" 2 5 1 1
set_location_hint "Net_1115" 2 5 1 2
set_location_hint "Net_836" 2 5 1 3
set_location_hint "\PWM_1:PWMUDB:sP16:pwmdp:u0\" 2 5 2 
set_location_hint "\PWM_1:PWMUDB:genblk8:stsreg\" 2 5 4 
set_location_hint "\PWM_1:PWMUDB:genblk1:ctrlreg\" 2 5 6
set_location_hint "\PWM_1:PWMUDB:prevCompare1\" 3 5 0 0
set_location_hint "\PWM_1:PWMUDB:status_0\" 3 5 0 1
set_location_hint "\PWM_1:PWMUDB:pwm_db_reg\" 3 5 0 2
set_location_hint "\PWM_1:PWMUDB:db_ph1_run_temp\" 3 5 0 3
set_location_hint "\PWM_1:PWMUDB:db_ph2_run_temp\" 3 5 1 0
set_location_hint "\EdgeDetect_2:last\" 3 5 1 1
set_location_hint "Net_1313" 3 5 1 2
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:prevCompare\" 3 5 1 3
set_location_hint "\PWM_1:PWMUDB:sP16:pwmdp:u1\" 3 5 2 
set_location_hint "\SPIM_2:BSPIM:TxStsReg\" 3 5 4 
set_location_hint "\UART_DMA_XMIT:Sync:ctrl_reg\" 3 5 6
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:reload\" 3 4 0 0
set_location_hint "\QuadDec_1:Net_1275\" 3 4 0 1
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\" 3 4 0 2
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:status_2\" 3 4 0 3
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\" 3 4 1 0
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:status_3\" 3 4 1 1
set_location_hint "\QuadDec_1:Net_530\" 3 4 1 2
set_location_hint "\QuadDec_1:Net_611\" 3 4 1 3
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\" 3 4 2 
set_location_hint "\QuadDec_1:bQuadDec:Stsreg\" 3 4 4 
set_location_hint "\Use_Hall:Sync:ctrl_reg\" 3 4 6
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:count_enable\" 2 4 0 0
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:count_stored_i\" 2 4 0 1
set_location_hint "\QuadDec_1:Net_1203\" 2 4 0 2
set_location_hint "\QuadDec_1:bQuadDec:state_0\" 2 4 0 3
set_location_hint "\QuadDec_1:Net_1203_split\" 2 4 1 0
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\" 2 4 2 
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\" 2 4 4 
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" 2 4 6
set_location_hint "Net_1607" 2 3 0 0
set_location_hint "Net_1608" 2 3 0 1
set_location_hint "\SPIM_1:BSPIM:tx_status_0\" 2 3 0 2
set_location_hint "\SPIM_1:BSPIM:tx_status_4\" 2 3 0 3
set_location_hint "Net_1604" 2 3 1 0
set_location_hint "\SPIM_1:BSPIM:load_cond\" 2 3 1 1
set_location_hint "\SPIM_1:BSPIM:load_rx_data\" 2 3 1 2
set_location_hint "\SPIM_1:BSPIM:sR16:Dp:u0\" 2 3 2 
set_location_hint "\SPIM_1:BSPIM:BitCounter\" 2 3 7
set_location_hint "\SPIM_1:BSPIM:rx_status_6\" 3 3 0 0
set_location_hint "\SPIM_1:BSPIM:state_0\" 3 3 0 1
set_location_hint "\SPIM_1:BSPIM:state_2\" 3 3 0 2
set_location_hint "\UART_2:BUART:tx_status_2\" 3 3 0 3
set_location_hint "\UART_2:BUART:rx_last\" 3 3 1 0
set_location_hint "Net_6474" 3 3 1 1
set_location_hint "\SPIM_1:BSPIM:sR16:Dp:u1\" 3 3 2 
set_location_hint "\SPIM_1:BSPIM:RxStsReg\" 3 3 4 
set_location_hint "\T2_RESET:Sync:ctrl_reg\" 3 3 6
set_location_hint "\I2C_1:bI2C_UDB:m_state_3\" 3 2 0 0
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_shifter_1\" 3 2 0 1
set_location_hint "\I2C_1:bI2C_UDB:status_4\" 3 2 0 2
set_location_hint "__ONE__" 3 2 0 3
set_location_hint "\I2C_1:bI2C_UDB:m_state_4_split\" 3 2 1 0
set_location_hint "\I2C_1:bI2C_UDB:clkgen_tc2_reg\" 3 2 1 1
set_location_hint "\I2C_1:bI2C_UDB:Shifter:u0\" 3 2 2 
set_location_hint "\I2C_1:bI2C_UDB:StsReg\" 3 2 4 
set_location_hint "\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\" 3 2 6
set_location_hint "\I2C_1:bI2C_UDB:m_state_0_split\" 2 2 0 0
set_location_hint "\UART_2:BUART:tx_ctrl_mark_last\" 2 2 0 1
set_location_hint "\I2C_1:bI2C_UDB:m_state_2_split\" 2 2 1 0
set_location_hint "\UART_2:BUART:sRX:RxShifter:u0\" 2 2 2 
set_location_hint "\Coast_Brake:Sync:ctrl_reg\" 2 2 6
set_location_hint "EX6(0)_SYNC" 2 2 5 -1
set_location_hint "RO(0)_SYNC" 2 2 5 -1
set_location_hint "SCL_0(0)_SYNC" 2 2 5 -1
set_location_hint "SDA_0(0)_SYNC" 2 2 5 -1
set_location_hint "Net_23" 1 2 0 0
set_location_hint "\SPIM_2:BSPIM:load_rx_data\" 1 2 0 1
set_location_hint "\SPIM_2:BSPIM:tx_status_0\" 1 2 0 2
set_location_hint "\SPIM_2:BSPIM:tx_status_4\" 1 2 0 3
set_location_hint "\SPIM_2:BSPIM:ld_ident\" 1 2 1 0
set_location_hint "\SPIM_2:BSPIM:state_1\" 1 2 1 1
set_location_hint "\SPIM_2:BSPIM:state_2\" 1 2 1 2
set_location_hint "\SPIM_2:BSPIM:sR8:Dp:u0\" 1 2 2 
set_location_hint "\SPIM_2:BSPIM:BitCounter\" 1 2 7
set_location_hint "\UART_2:BUART:rx_state_0\" 0 2 0 0
set_location_hint "\UART_2:BUART:rx_state_2\" 0 2 0 1
set_location_hint "\UART_2:BUART:rx_state_3\" 0 2 0 2
set_location_hint "\I2C_1:sda_x_wire\" 0 2 1 0
set_location_hint "\I2C_1:bI2C_UDB:m_state_4\" 0 2 1 1
set_location_hint "\PWM_1:PWMUDB:sDB255:deadbandcounterdp:u0\" 0 2 2 
set_location_hint "\UART_2:BUART:sRX:RxBitCounter\" 0 2 7
set_location_hint "\SPIM_1:BSPIM:state_1\" 0 3 0 0
set_location_hint "\UART_2:BUART:rx_postpoll\" 0 3 0 1
set_location_hint "\SPIM_1:BSPIM:cnt_enable\" 0 3 1 0
set_location_hint "\SPIM_1:BSPIM:TxStsReg\" 0 3 4 
set_location_hint "\SPIM_2:BSPIM:load_cond\" 1 3 0 0
set_location_hint "\SPIM_2:BSPIM:state_0\" 1 3 0 1
set_location_hint "\SPIM_2:BSPIM:rx_status_6\" 1 3 0 2
set_location_hint "\I2C_1:bI2C_UDB:m_state_0\" 1 3 1 0
set_location_hint "\I2C_1:bI2C_UDB:status_1\" 1 3 1 1
set_location_hint "\SPIM_2:BSPIM:RxStsReg\" 1 3 4 
set_location_hint "\I2C_1:Net_643_3\" 1 4 0 0
set_location_hint "\I2C_1:bI2C_UDB:status_0\" 1 4 0 1
set_location_hint "\I2C_1:bI2C_UDB:cnt_reset\" 1 4 1 0
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_shifter_0\" 1 4 1 1
set_location_hint "\I2C_1:bI2C_UDB:clkgen_tc1_reg\" 1 4 1 2
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_clkgen_1\" 1 4 1 3
set_location_hint "\I2C_1:bI2C_UDB:Master:ClkGen:u0\" 1 4 2 
set_location_hint "\Sync_1:genblk1[0]:INST\" 1 4 5 -1
set_location_hint "\UART_2:BUART:rx_load_fifo\" 0 4 0 0
set_location_hint "\UART_2:BUART:rx_state_stop1_reg\" 0 4 0 1
set_location_hint "\UART_2:BUART:rx_status_3\" 0 4 0 2
set_location_hint "\UART_2:BUART:rx_counter_load\" 0 4 0 3
set_location_hint "\UART_2:BUART:rx_status_5\" 0 4 1 0
set_location_hint "\UART_2:BUART:pollcount_1\" 0 4 1 1
set_location_hint "\UART_2:BUART:pollcount_0\" 0 4 1 2
set_location_hint "\UART_2:BUART:rx_bitclk_enable\" 0 4 1 3
set_location_hint "\UART_2:BUART:sRX:RxSts\" 0 4 4 
set_location_hint "\I2C_1:bI2C_UDB:m_state_1\" 0 5 0 0
set_location_hint "\I2C_1:bI2C_UDB:status_3\" 0 5 1 0
set_location_hint "\I2C_1:bI2C_UDB:status_2\" 0 5 1 1
set_location_hint "SDA_1(0)_SYNC" 0 5 5 -1
set_location_hint "\QuadDec_1:Net_1251\" 1 5 0 0
set_location_hint "\QuadDec_1:bQuadDec:state_1\" 1 5 0 1
set_location_hint "\UART_2:BUART:txn\" 1 5 1 0
set_location_hint "\UART_2:BUART:tx_state_1\" 1 5 1 1
set_location_hint "\UART_2:BUART:sTX:TxShifter:u0\" 1 5 2 
set_location_hint "\UART_2:BUART:sTX:TxSts\" 1 5 4 
set_location_hint "\I2C_1:bI2C_UDB:bus_busy_reg\" 2 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:scl_in_last2_reg\" 2 0 0 1
set_location_hint "\I2C_1:bI2C_UDB:status_5\" 2 0 0 2
set_location_hint "\I2C_1:bI2C_UDB:sda_in_last2_reg\" 2 0 0 3
set_location_hint "\I2C_1:bI2C_UDB:scl_in_last_reg\" 2 0 1 0
set_location_hint "\I2C_1:bI2C_UDB:sda_in_last_reg\" 2 0 1 1
set_location_hint "\I2C_1:bI2C_UDB:scl_in_reg\" 2 0 1 2
set_location_hint "\I2C_1:bI2C_UDB:lost_arb_reg\" 2 0 1 3
set_location_hint "SCL_1(0)_SYNC" 2 0 5 -1
set_location_hint "\I2C_1:bI2C_UDB:cs_addr_clkgen_0\" 3 0 0 0
set_location_hint "\I2C_1:bI2C_UDB:clk_eq_reg\" 3 0 0 1
set_location_hint "\I2C_1:bI2C_UDB:m_state_2\" 3 0 0 2
set_location_hint "\QuadDec_1:Net_1251_split\" 3 0 1 0
set_location_hint "\UART_2:BUART:tx_state_2\" 3 1 0 0
set_location_hint "\UART_2:BUART:tx_bitclk\" 3 1 0 1
set_location_hint "\UART_2:BUART:counter_load_not\" 3 1 0 2
set_location_hint "\UART_2:BUART:tx_state_0\" 3 1 1 0
set_location_hint "\UART_2:BUART:tx_status_0\" 3 1 1 1
set_location_hint "\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\" 3 1 2 
set_location_hint "\QuadDec_1:bQuadDec:error\" 2 1 0 0
set_location_hint "\QuadDec_1:Net_1260\" 2 1 0 1
set_location_hint "AMuxHw_1_Decoder_one_hot_0" 2 1 0 2
set_location_hint "Net_949" 2 1 1 0
set_location_hint "Net_950" 2 1 1 1
set_location_hint "currmux_1" 2 1 1 2
set_location_hint "Net_1290" 2 1 1 3
set_location_hint "Net_948" 1 1 0 0
set_location_hint "Net_947" 1 1 0 1
set_location_hint "currmux_0" 1 1 0 2
set_location_hint "Net_946" 1 1 0 3
set_location_hint "Net_951" 1 1 1 0
set_location_hint "Net_693" 1 1 1 1
set_location_hint "Net_1289" 1 1 1 2
set_location_hint "\Virtual_Hall:Sync:ctrl_reg\" 1 1 6
set_location_hint "EX2(0)_SYNC" 1 1 5 -1
set_location_hint "Net_25" 0 1 0 0
set_location_hint "Net_6537" 0 1 0 1
set_location_hint "\UART_2:BUART:rx_status_4\" 0 1 0 2
set_location_hint "\QuadDec_1:Cnt16:CounterUDB:status_0\" 0 1 0 3
set_location_hint "\SPIM_2:BSPIM:cnt_enable\" 0 1 1 0
set_location_hint "\QuadDec_1:bQuadDec:quad_B_filt\" 0 0 0 0
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_2\" 0 0 0 1
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_1\" 0 0 0 2
set_location_hint "\QuadDec_1:bQuadDec:quad_B_delayed_0\" 0 0 0 3
set_location_hint "\QuadDec_1:bQuadDec:quad_A_filt\" 0 0 1 0
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_2\" 0 0 1 1
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_1\" 0 0 1 2
set_location_hint "\QuadDec_1:bQuadDec:quad_A_delayed_0\" 0 0 1 3
set_location_hint "EX0(0)_SYNC" 0 0 5 -1
set_location_hint "EX5(0)_SYNC" 0 0 5 -1
set_location_hint "AMuxHw_1_Decoder_one_hot_2" 1 0 0 0
set_location_hint "AMuxHw_1_Decoder_one_hot_1" 1 0 0 1
set_location_hint "AMuxHw_1_Decoder_old_id_0" 1 0 0 2
set_location_hint "AMuxHw_1_Decoder_old_id_1" 1 0 0 3
set_location_hint "Net_971" 1 0 1 0
set_location_hint "Net_694" 1 0 1 1
set_location_hint "\MotorDirection:Sync:ctrl_reg\" 1 0 6
set_location_hint "EX1(0)_SYNC" 1 0 5 -1
set_location_hint "EX3(0)_SYNC" 1 0 5 -1
