#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bedb50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bedce0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1c1d480 .functor NOT 1, L_0x1c1e240, C4<0>, C4<0>, C4<0>;
L_0x1c1d920 .functor XOR 5, L_0x1c1de40, L_0x1c1df70, C4<00000>, C4<00000>;
L_0x1c1e130 .functor XOR 5, L_0x1c1d920, L_0x1c1e060, C4<00000>, C4<00000>;
v0x1c1c890_0 .net *"_ivl_10", 4 0, L_0x1c1e060;  1 drivers
v0x1c1c990_0 .net *"_ivl_12", 4 0, L_0x1c1e130;  1 drivers
v0x1c1ca70_0 .net *"_ivl_2", 4 0, L_0x1c1dda0;  1 drivers
v0x1c1cb30_0 .net *"_ivl_4", 4 0, L_0x1c1de40;  1 drivers
v0x1c1cc10_0 .net *"_ivl_6", 4 0, L_0x1c1df70;  1 drivers
v0x1c1cd40_0 .net *"_ivl_8", 4 0, L_0x1c1d920;  1 drivers
v0x1c1ce20_0 .var "clk", 0 0;
v0x1c1cec0_0 .var/2u "stats1", 159 0;
v0x1c1cf80_0 .var/2u "strobe", 0 0;
v0x1c1d040_0 .net "sum_dut", 4 0, L_0x1c1dc10;  1 drivers
v0x1c1d100_0 .net "sum_ref", 4 0, L_0x1c1d880;  1 drivers
v0x1c1d1a0_0 .net "tb_match", 0 0, L_0x1c1e240;  1 drivers
v0x1c1d240_0 .net "tb_mismatch", 0 0, L_0x1c1d480;  1 drivers
v0x1c1d300_0 .net "x", 3 0, v0x1c1bbe0_0;  1 drivers
v0x1c1d3c0_0 .net "y", 3 0, v0x1c1bca0_0;  1 drivers
L_0x1c1dda0 .concat [ 5 0 0 0], L_0x1c1d880;
L_0x1c1de40 .concat [ 5 0 0 0], L_0x1c1d880;
L_0x1c1df70 .concat [ 5 0 0 0], L_0x1c1dc10;
L_0x1c1e060 .concat [ 5 0 0 0], L_0x1c1d880;
L_0x1c1e240 .cmp/eeq 5, L_0x1c1dda0, L_0x1c1e130;
S_0x1bf78d0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1bedce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1bebf30_0 .net *"_ivl_0", 4 0, L_0x1c1d570;  1 drivers
L_0x7f1a256b0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1bebfd0_0 .net *"_ivl_3", 0 0, L_0x7f1a256b0018;  1 drivers
v0x1c1b3d0_0 .net *"_ivl_4", 4 0, L_0x1c1d700;  1 drivers
L_0x7f1a256b0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1b490_0 .net *"_ivl_7", 0 0, L_0x7f1a256b0060;  1 drivers
v0x1c1b570_0 .net "sum", 4 0, L_0x1c1d880;  alias, 1 drivers
v0x1c1b6a0_0 .net "x", 3 0, v0x1c1bbe0_0;  alias, 1 drivers
v0x1c1b780_0 .net "y", 3 0, v0x1c1bca0_0;  alias, 1 drivers
L_0x1c1d570 .concat [ 4 1 0 0], v0x1c1bbe0_0, L_0x7f1a256b0018;
L_0x1c1d700 .concat [ 4 1 0 0], v0x1c1bca0_0, L_0x7f1a256b0060;
L_0x1c1d880 .arith/sum 5, L_0x1c1d570, L_0x1c1d700;
S_0x1c1b8e0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1bedce0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1c1bb00_0 .net "clk", 0 0, v0x1c1ce20_0;  1 drivers
v0x1c1bbe0_0 .var "x", 3 0;
v0x1c1bca0_0 .var "y", 3 0;
E_0x1bf5840/0 .event negedge, v0x1c1bb00_0;
E_0x1bf5840/1 .event posedge, v0x1c1bb00_0;
E_0x1bf5840 .event/or E_0x1bf5840/0, E_0x1bf5840/1;
S_0x1c1bd80 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1bedce0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f1a256b00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1bf60_0 .net/2u *"_ivl_0", 0 0, L_0x7f1a256b00a8;  1 drivers
v0x1c1c040_0 .net *"_ivl_2", 4 0, L_0x1c1da30;  1 drivers
L_0x7f1a256b00f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c1c120_0 .net/2u *"_ivl_4", 0 0, L_0x7f1a256b00f0;  1 drivers
v0x1c1c1e0_0 .net *"_ivl_6", 4 0, L_0x1c1db20;  1 drivers
v0x1c1c2c0_0 .net "sum", 4 0, L_0x1c1dc10;  alias, 1 drivers
v0x1c1c3f0_0 .net "x", 3 0, v0x1c1bbe0_0;  alias, 1 drivers
v0x1c1c500_0 .net "y", 3 0, v0x1c1bca0_0;  alias, 1 drivers
L_0x1c1da30 .concat [ 4 1 0 0], v0x1c1bbe0_0, L_0x7f1a256b00a8;
L_0x1c1db20 .concat [ 4 1 0 0], v0x1c1bca0_0, L_0x7f1a256b00f0;
L_0x1c1dc10 .arith/sum 5, L_0x1c1da30, L_0x1c1db20;
S_0x1c1c690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1bedce0;
 .timescale -12 -12;
E_0x1bf4f20 .event anyedge, v0x1c1cf80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1cf80_0;
    %nor/r;
    %assign/vec4 v0x1c1cf80_0, 0;
    %wait E_0x1bf4f20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c1b8e0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf5840;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1c1bca0_0, 0;
    %assign/vec4 v0x1c1bbe0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1bedce0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1ce20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1cf80_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1bedce0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1ce20_0;
    %inv;
    %store/vec4 v0x1c1ce20_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1bedce0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c1bb00_0, v0x1c1d240_0, v0x1c1d300_0, v0x1c1d3c0_0, v0x1c1d100_0, v0x1c1d040_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1bedce0;
T_5 ;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1bedce0;
T_6 ;
    %wait E_0x1bf5840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1cec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1cec0_0, 4, 32;
    %load/vec4 v0x1c1d1a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1cec0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1cec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1cec0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c1d100_0;
    %load/vec4 v0x1c1d100_0;
    %load/vec4 v0x1c1d040_0;
    %xor;
    %load/vec4 v0x1c1d100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1cec0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c1cec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1cec0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/machine/m2014_q4j/iter0/response0/top_module.sv";
