{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745688126027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745688126028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 26 13:22:05 2025 " "Processing started: Sat Apr 26 13:22:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745688126028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745688126028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745688126028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745688126101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745688126565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745688126565 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688126593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688126593 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1745688126979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745688127062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688127063 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745688127075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " "create_clock -period 1.000 -name debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745688127075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|X_coord\[0\] debug:debug1\|X_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745688127075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\] " "create_clock -period 1.000 -name debug:debug1\|Y_coord\[0\] debug:debug1\|Y_coord\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745688127075 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688127075 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|combout " "Node \"debug1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127079 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux0~1\|dataa " "Node \"debug1\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127079 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|combout " "Node \"debug1\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127079 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux3~1\|dataa " "Node \"debug1\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127079 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127079 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|combout " "Node \"debug1\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux1~1\|dataa " "Node \"debug1\|Mux1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|combout " "Node \"debug1\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux2~1\|dataa " "Node \"debug1\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|combout " "Node \"debug1\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Mux4~1\|dataa " "Node \"debug1\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127080 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 188 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127080 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~1\|combout " "Node \"debug1\|Selector88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127081 ""} { "Warning" "WSTA_SCC_NODE" "debug1\|Selector88~1\|datab " "Node \"debug1\|Selector88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745688127081 ""}  } { { "debug.v" "" { Text "C:/Users/littekge/Desktop/ECE_289/ECE_289_CPU/debug.v" 132 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1745688127081 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745688127092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688127094 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745688127095 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745688127102 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745688127501 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745688127501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.731 " "Worst-case setup slack is -63.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.731          -13372.216 CLOCK_50  " "  -63.731          -13372.216 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.409            -243.764 debug:debug1\|X_coord\[0\]  " "  -61.409            -243.764 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.331             -48.144 debug:debug1\|Y_coord\[0\]  " "   -8.331             -48.144 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.812            -105.001 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -2.812            -105.001 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688127504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 CLOCK_50  " "    0.366               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.583               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 debug:debug1\|X_coord\[0\]  " "    1.113               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 debug:debug1\|Y_coord\[0\]  " "    1.133               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688127545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688127547 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688127549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -9344.471 CLOCK_50  " "   -2.174           -9344.471 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.792 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -21.792 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 debug:debug1\|Y_coord\[0\]  " "    0.099               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 debug:debug1\|X_coord\[0\]  " "    0.207               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688127551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688127551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745688127602 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688127602 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745688127606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745688127628 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745688128683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688128862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745688128936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745688128936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -65.848 " "Worst-case setup slack is -65.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -65.848          -13071.959 CLOCK_50  " "  -65.848          -13071.959 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.880            -253.686 debug:debug1\|X_coord\[0\]  " "  -63.880            -253.686 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.252             -47.662 debug:debug1\|Y_coord\[0\]  " "   -8.252             -47.662 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.855            -105.238 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -2.855            -105.238 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688128938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 CLOCK_50  " "    0.329               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.593               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 debug:debug1\|X_coord\[0\]  " "    0.912               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 debug:debug1\|Y_coord\[0\]  " "    1.048               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688128980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688128982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688128984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -9343.586 CLOCK_50  " "   -2.174           -9343.586 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.754 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -0.394             -21.754 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 debug:debug1\|Y_coord\[0\]  " "    0.098               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 debug:debug1\|X_coord\[0\]  " "    0.186               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688128987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688128987 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745688129043 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688129043 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745688129047 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745688129135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745688130187 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688130362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745688130402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745688130402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.436 " "Worst-case setup slack is -33.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.436           -7388.137 CLOCK_50  " "  -33.436           -7388.137 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.308            -123.944 debug:debug1\|X_coord\[0\]  " "  -31.308            -123.944 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.510             -25.730 debug:debug1\|Y_coord\[0\]  " "   -4.510             -25.730 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -47.740 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.354             -47.740 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.231               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 debug:debug1\|Y_coord\[0\]  " "    0.593               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 debug:debug1\|X_coord\[0\]  " "    0.617               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688130447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688130449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -9148.088 CLOCK_50  " "   -2.174           -9148.088 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.086               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 debug:debug1\|Y_coord\[0\]  " "    0.104               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 debug:debug1\|X_coord\[0\]  " "    0.297               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130451 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745688130503 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688130503 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745688130507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688130681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1745688130719 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745688130719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.249 " "Worst-case setup slack is -31.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.249           -6352.779 CLOCK_50  " "  -31.249           -6352.779 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.637            -117.358 debug:debug1\|X_coord\[0\]  " "  -29.637            -117.358 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.089             -23.441 debug:debug1\|Y_coord\[0\]  " "   -4.089             -23.441 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180             -42.612 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "   -1.180             -42.612 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLOCK_50  " "    0.104               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.216               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 debug:debug1\|Y_coord\[0\]  " "    0.512               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 debug:debug1\|X_coord\[0\]  " "    0.536               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688130766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745688130768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -9153.183 CLOCK_50  " "   -2.174           -9153.183 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25  " "    0.102               0.000 debug:debug1\|ascii_master_controller:ascii_master_controller1\|vga_controller:controller\|clock_divider:clock\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 debug:debug1\|Y_coord\[0\]  " "    0.167               0.000 debug:debug1\|Y_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 debug:debug1\|X_coord\[0\]  " "    0.312               0.000 debug:debug1\|X_coord\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745688130770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745688130770 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1745688130821 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745688130821 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745688131721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745688131722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5450 " "Peak virtual memory: 5450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745688131777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 26 13:22:11 2025 " "Processing ended: Sat Apr 26 13:22:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745688131777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745688131777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745688131777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745688131777 ""}
