# 4bit-8-Register-File-
This is 4bit*8 register file memory used in L1 caches.
The implementation is in Verilog.
This project was done by me as a part of Coursework.

