{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/bitvector\/values"]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector\/values","interfaceLanguage":"swift"},"sections":[],"abstract":[{"type":"text","text":"The bits."}],"schemaVersion":{"minor":3,"major":0,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"values"},{"kind":"text","text":": ["},{"preciseIdentifier":"s:11VHDLParsing10BitLiteralO","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","kind":"typeIdentifier","text":"BitLiteral"},{"kind":"text","text":"]"}],"languages":["swift"],"platforms":["Linux"]}]}],"kind":"symbol","metadata":{"role":"symbol","modules":[{"name":"VHDLParsing"}],"symbolKind":"property","roleHeading":"Instance Property","fragments":[{"text":"let","kind":"keyword"},{"kind":"text","text":" "},{"text":"values","kind":"identifier"},{"text":": [","kind":"text"},{"text":"BitLiteral","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10BitLiteralO"},{"text":"]","kind":"text"}],"externalID":"s:11VHDLParsing9BitVectorV6valuesSayAA0B7LiteralOGvp","title":"values"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VectorLiteral":{"title":"VectorLiteral","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorLiteral","kind":"identifier"}],"abstract":[{"text":"A vector literal is a string of bits, hexademical digits, or octal digits.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VectorLiteral","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/vectorliteral","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/BitVector/values":{"role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"values"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10BitLiteralO","text":"BitLiteral"},{"kind":"text","text":"]"}],"type":"topic","kind":"symbol","title":"values","url":"\/documentation\/vhdlparsing\/bitvector\/values","abstract":[{"type":"text","text":"The bits."}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector\/values"},"doc://VHDLParsing/documentation/VHDLParsing/BitLiteral":{"url":"\/documentation\/vhdlparsing\/bitliteral","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"BitLiteral","kind":"identifier"}],"type":"topic","title":"BitLiteral","kind":"symbol","navigatorTitle":[{"text":"BitLiteral","kind":"identifier"}],"abstract":[{"type":"text","text":"Type for expressing single-bit bit values in "},{"inlineContent":[{"text":"VHDL","type":"text"}],"type":"emphasis"},{"text":".","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/BitVector":{"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"BitVector"}],"title":"BitVector","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"BitVector"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitVector","role":"symbol","type":"topic","abstract":[{"text":"A ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorLiteral","type":"reference"},{"text":" of ","type":"text"},{"isActive":true,"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/BitLiteral","type":"reference"},{"text":" values.","type":"text"}],"url":"\/documentation\/vhdlparsing\/bitvector"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}