<stg><name>conv_1</name>


<trans_list>

<trans id="441" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="25" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_3), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_2), !map !15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_1), !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_0), !map !27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_1), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_0), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i3 [ 0, %0 ], [ %add_ln8, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln8 = icmp eq i3 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln8 = add i3 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln8, label %2, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col_Loop_begin:2  %icmp_ln11 = icmp eq i2 %c_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col_Loop_begin:3  %select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col_Loop_begin:4  %add_ln26_1 = add i2 1, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col_Loop_begin:5  %select_ln34_1 = select i1 %icmp_ln11, i2 %add_ln26_1, i2 %r_0

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Col_Loop_begin:7  %tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="3">
<![CDATA[
Col_Loop_begin:8  %zext_ln26_2 = zext i3 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:9  %input_0_addr = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:10  %or_ln26_3 = or i3 %tmp, 1

]]></Node>
<StgValue><ssdm name="or_ln26_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
Col_Loop_begin:11  %or_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 0, i3 %or_ln26_3)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="5">
<![CDATA[
Col_Loop_begin:12  %zext_ln26_3 = zext i5 %or_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:13  %input_0_addr_1 = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:14  %input_1_addr = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:15  %input_1_addr_1 = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:16  %input_2_addr = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:17  %input_2_addr_1 = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:18  %input_3_addr = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:19  %input_3_addr_1 = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="input_3_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col_Loop_begin:33  %xor_ln26 = xor i2 %r_0, -2

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col_Loop_begin:34  %select_ln34_2 = select i1 %icmp_ln11, i2 %xor_ln26, i2 %add_ln26_1

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col_Loop_begin:48  %add_ln26 = add i2 -1, %r_0

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col_Loop_begin:49  %select_ln34_3 = select i1 %icmp_ln11, i2 %add_ln26, i2 %xor_ln26

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:63  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2">
<![CDATA[
Col_Loop_begin:65  %trunc_ln26 = trunc i2 %select_ln34 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:66  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:67  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:71  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:72  %input_1_load_1 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:77  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:81  %input_2_load_1 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:85  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:89  %input_3_load_1 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Col_Loop_begin:35  %tmp_8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="3">
<![CDATA[
Col_Loop_begin:36  %zext_ln26_4 = zext i3 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:37  %input_0_addr_2 = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:38  %or_ln26 = or i3 %tmp_8, 1

]]></Node>
<StgValue><ssdm name="or_ln26"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
Col_Loop_begin:39  %or_ln26_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 0, i3 %or_ln26)

]]></Node>
<StgValue><ssdm name="or_ln26_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
Col_Loop_begin:40  %zext_ln26_5 = zext i5 %or_ln26_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:41  %input_0_addr_3 = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:42  %input_1_addr_2 = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="input_1_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:43  %input_1_addr_3 = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_1_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:44  %input_2_addr_2 = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="input_2_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:45  %input_2_addr_3 = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_2_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:46  %input_3_addr_2 = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="input_3_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:47  %input_3_addr_3 = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="input_3_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:66  %input_0_load = load float* %input_0_addr, align 4

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:67  %input_1_load = load float* %input_1_addr, align 4

]]></Node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:68  %select_ln26 = select i1 %trunc_ln26, float %input_1_load, float %input_0_load

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:69  %tmp_10 = fmul float %select_ln26, 0x3FC6FD8100000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:71  %input_0_load_1 = load float* %input_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:72  %input_1_load_1 = load float* %input_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:73  %select_ln26_1 = select i1 %trunc_ln26, float %input_1_load_1, float %input_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:74  %tmp_1_0_0_0_1 = fmul float %select_ln26_1, 0x3FD4656E80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_0_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:77  %input_2_load = load float* %input_2_addr, align 4

]]></Node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:78  %select_ln26_2 = select i1 %trunc_ln26, float %input_2_load, float %input_1_load

]]></Node>
<StgValue><ssdm name="select_ln26_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:79  %tmp_1_0_0_1 = fmul float %select_ln26_2, 0x3FBDD2D900000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:81  %input_2_load_1 = load float* %input_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:82  %select_ln26_3 = select i1 %trunc_ln26, float %input_2_load_1, float %input_1_load_1

]]></Node>
<StgValue><ssdm name="select_ln26_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:83  %tmp_1_0_0_1_1 = fmul float %select_ln26_3, 0xBFBAEA2C00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:85  %input_3_load = load float* %input_3_addr, align 4

]]></Node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:86  %select_ln26_4 = select i1 %trunc_ln26, float %input_3_load, float %input_2_load

]]></Node>
<StgValue><ssdm name="select_ln26_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:87  %tmp_1_0_0_2 = fmul float %select_ln26_4, 0xBFC0015BC0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:89  %input_3_load_1 = load float* %input_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:90  %select_ln26_5 = select i1 %trunc_ln26, float %input_3_load_1, float %input_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln26_5"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:91  %tmp_1_0_0_2_1 = fmul float %select_ln26_5, 0x3F9457BA00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:93  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:94  %input_1_load_2 = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:98  %input_0_load_3 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:99  %input_1_load_3 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:103  %input_2_load_2 = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:107  %input_2_load_3 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:111  %input_3_load_2 = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:115  %input_3_load_3 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:0  %tmp_1_1 = fmul float %select_ln26, 0x3FCC2B9280000000

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_1_1_0_0_1 = fmul float %select_ln26_1, 0x3FCF148380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_0_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:4  %tmp_1_1_0_1 = fmul float %select_ln26_2, 0xBFC9356020000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %tmp_1_1_0_1_1 = fmul float %select_ln26_3, 0x3FCDE41C00000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_1_1_0_2 = fmul float %select_ln26_4, 0xBFC2A44380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_1_1_0_2_1 = fmul float %select_ln26_5, 0xBFBF417080000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:0  %tmp_1_2 = fmul float %select_ln26, 0xBFD0A09820000000

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_1_2_0_0_1 = fmul float %select_ln26_1, 0x3FD4D0A6C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_0_1"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:4  %tmp_1_2_0_1 = fmul float %select_ln26_2, 0xBFD5038B40000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %tmp_1_2_0_1_1 = fmul float %select_ln26_3, 0x3FC128CC40000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1_1"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_1_2_0_2 = fmul float %select_ln26_4, 0x3FD6E164C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:10  %tmp_1_2_0_2_1 = fmul float %select_ln26_5, 0x3FC60D0200000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
Col_Loop_begin:50  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="3">
<![CDATA[
Col_Loop_begin:51  %zext_ln26 = zext i3 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:52  %input_0_addr_4 = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
Col_Loop_begin:53  %or_ln26_2 = or i3 %tmp_s, 1

]]></Node>
<StgValue><ssdm name="or_ln26_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
Col_Loop_begin:54  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln26_2)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:55  %input_0_addr_5 = getelementptr [8 x float]* %input_0, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:56  %input_1_addr_4 = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="input_1_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:57  %input_1_addr_5 = getelementptr [8 x float]* %input_1, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="input_1_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:58  %input_2_addr_4 = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="input_2_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:59  %input_2_addr_5 = getelementptr [8 x float]* %input_2, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="input_2_addr_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:60  %input_3_addr_4 = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="input_3_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:61  %input_3_addr_5 = getelementptr [8 x float]* %input_3, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="input_3_addr_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:69  %tmp_10 = fmul float %select_ln26, 0x3FC6FD8100000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:70  %w_sum_3 = fadd float %tmp_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:74  %tmp_1_0_0_0_1 = fmul float %select_ln26_1, 0x3FD4656E80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_0_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
Col_Loop_begin:76  %c = add i2 1, %select_ln34

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:79  %tmp_1_0_0_1 = fmul float %select_ln26_2, 0x3FBDD2D900000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:83  %tmp_1_0_0_1_1 = fmul float %select_ln26_3, 0xBFBAEA2C00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_1_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:87  %tmp_1_0_0_2 = fmul float %select_ln26_4, 0xBFC0015BC0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:91  %tmp_1_0_0_2_1 = fmul float %select_ln26_5, 0x3F9457BA00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_0_2_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:93  %input_0_load_2 = load float* %input_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:94  %input_1_load_2 = load float* %input_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:95  %select_ln26_6 = select i1 %trunc_ln26, float %input_1_load_2, float %input_0_load_2

]]></Node>
<StgValue><ssdm name="select_ln26_6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:96  %tmp_1_0_1 = fmul float %select_ln26_6, 0x3FCEDBDB80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:98  %input_0_load_3 = load float* %input_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:99  %input_1_load_3 = load float* %input_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:100  %select_ln26_7 = select i1 %trunc_ln26, float %input_1_load_3, float %input_0_load_3

]]></Node>
<StgValue><ssdm name="select_ln26_7"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:101  %tmp_1_0_1_0_1 = fmul float %select_ln26_7, 0xBFBE9C8780000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_0_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:103  %input_2_load_2 = load float* %input_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_2"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:104  %select_ln26_8 = select i1 %trunc_ln26, float %input_2_load_2, float %input_1_load_2

]]></Node>
<StgValue><ssdm name="select_ln26_8"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:105  %tmp_1_0_1_1 = fmul float %select_ln26_8, 0xBFCA07AF00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:107  %input_2_load_3 = load float* %input_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:108  %select_ln26_9 = select i1 %trunc_ln26, float %input_2_load_3, float %input_1_load_3

]]></Node>
<StgValue><ssdm name="select_ln26_9"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:109  %tmp_1_0_1_1_1 = fmul float %select_ln26_9, 0x3FC887D600000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:111  %input_3_load_2 = load float* %input_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:112  %select_ln26_10 = select i1 %trunc_ln26, float %input_3_load_2, float %input_2_load_2

]]></Node>
<StgValue><ssdm name="select_ln26_10"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:113  %tmp_1_0_1_2 = fmul float %select_ln26_10, 0x3FD7446280000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:115  %input_3_load_3 = load float* %input_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_3"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:116  %select_ln26_11 = select i1 %trunc_ln26, float %input_3_load_3, float %input_2_load_3

]]></Node>
<StgValue><ssdm name="select_ln26_11"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:117  %tmp_1_0_1_2_1 = fmul float %select_ln26_11, 0xBFBC2CF700000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:119  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:120  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:124  %input_0_load_5 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:125  %input_1_load_5 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:129  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:133  %input_2_load_5 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:137  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:141  %input_3_load_5 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:0  %tmp_1_1 = fmul float %select_ln26, 0x3FCC2B9280000000

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %w_sum_3_1 = fadd float %tmp_1_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_1_1_0_0_1 = fmul float %select_ln26_1, 0x3FCF148380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_0_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:4  %tmp_1_1_0_1 = fmul float %select_ln26_2, 0xBFC9356020000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %tmp_1_1_0_1_1 = fmul float %select_ln26_3, 0x3FCDE41C00000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_1_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_1_1_0_2 = fmul float %select_ln26_4, 0xBFC2A44380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_1_1_0_2_1 = fmul float %select_ln26_5, 0xBFBF417080000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_0_2_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_1_1_1 = fmul float %select_ln26_6, 0xBFD523F380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_1_1_1_0_1 = fmul float %select_ln26_7, 0xBFD5BBBBA0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_0_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_1_1_1_1 = fmul float %select_ln26_8, 0x3FD0E1D1C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_1_1_1_1_1 = fmul float %select_ln26_9, 0x3FD4DA0A80000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_1_1_1_2 = fmul float %select_ln26_10, 0xBFC97480E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %tmp_1_1_1_2_1 = fmul float %select_ln26_11, 0x3FC95D1200000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:0  %tmp_1_2 = fmul float %select_ln26, 0xBFD0A09820000000

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %w_sum_3_2 = fadd float %tmp_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_1_2_0_0_1 = fmul float %select_ln26_1, 0x3FD4D0A6C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_0_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:4  %tmp_1_2_0_1 = fmul float %select_ln26_2, 0xBFD5038B40000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %tmp_1_2_0_1_1 = fmul float %select_ln26_3, 0x3FC128CC40000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_1_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_1_2_0_2 = fmul float %select_ln26_4, 0x3FD6E164C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_2"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:10  %tmp_1_2_0_2_1 = fmul float %select_ln26_5, 0x3FC60D0200000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_0_2_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_1_2_1 = fmul float %select_ln26_6, 0x3FB9E4F180000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_1_2_1_0_1 = fmul float %select_ln26_7, 0xBF9EE96200000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_0_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:16  %tmp_1_2_1_1 = fmul float %select_ln26_8, 0xBFD2580660000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_1_2_1_1_1 = fmul float %select_ln26_9, 0x3F9F50D9E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:20  %tmp_1_2_1_2 = fmul float %select_ln26_10, 0xBFD65E66A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_2"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %tmp_1_2_1_2_1 = fmul float %select_ln26_11, 0xBFA17595E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:70  %w_sum_3 = fadd float %tmp_10, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:75  %w_sum_3_0_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_0_1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:96  %tmp_1_0_1 = fmul float %select_ln26_6, 0x3FCEDBDB80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:101  %tmp_1_0_1_0_1 = fmul float %select_ln26_7, 0xBFBE9C8780000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_0_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:105  %tmp_1_0_1_1 = fmul float %select_ln26_8, 0xBFCA07AF00000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:109  %tmp_1_0_1_1_1 = fmul float %select_ln26_9, 0x3FC887D600000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_1_1"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:113  %tmp_1_0_1_2 = fmul float %select_ln26_10, 0x3FD7446280000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:117  %tmp_1_0_1_2_1 = fmul float %select_ln26_11, 0xBFBC2CF700000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_1_2_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:119  %input_0_load_4 = load float* %input_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:120  %input_1_load_4 = load float* %input_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_4"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:121  %select_ln26_12 = select i1 %trunc_ln26, float %input_1_load_4, float %input_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln26_12"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:122  %tmp_1_0_2 = fmul float %select_ln26_12, 0x3FD3564780000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:124  %input_0_load_5 = load float* %input_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:125  %input_1_load_5 = load float* %input_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_1_load_5"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:126  %select_ln26_13 = select i1 %trunc_ln26, float %input_1_load_5, float %input_0_load_5

]]></Node>
<StgValue><ssdm name="select_ln26_13"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:127  %tmp_1_0_2_0_1 = fmul float %select_ln26_13, 0x3FD5A9D440000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_0_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:129  %input_2_load_4 = load float* %input_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_4"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:130  %select_ln26_14 = select i1 %trunc_ln26, float %input_2_load_4, float %input_1_load_4

]]></Node>
<StgValue><ssdm name="select_ln26_14"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:131  %tmp_1_0_2_1 = fmul float %select_ln26_14, 0xBFA4693420000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:133  %input_2_load_5 = load float* %input_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_2_load_5"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:134  %select_ln26_15 = select i1 %trunc_ln26, float %input_2_load_5, float %input_1_load_5

]]></Node>
<StgValue><ssdm name="select_ln26_15"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:135  %tmp_1_0_2_1_1 = fmul float %select_ln26_15, 0xBFB6F431E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1_1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:137  %input_3_load_4 = load float* %input_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_4"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:138  %select_ln26_16 = select i1 %trunc_ln26, float %input_3_load_4, float %input_2_load_4

]]></Node>
<StgValue><ssdm name="select_ln26_16"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:139  %tmp_1_0_2_2 = fmul float %select_ln26_16, 0xBFC48B0F80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="3">
<![CDATA[
Col_Loop_begin:141  %input_3_load_5 = load float* %input_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_3_load_5"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:142  %select_ln26_17 = select i1 %trunc_ln26, float %input_3_load_5, float %input_2_load_5

]]></Node>
<StgValue><ssdm name="select_ln26_17"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:143  %tmp_1_0_2_2_1 = fmul float %select_ln26_17, 0xBFD20E33C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_Loop_begin:155  br i1 %trunc_ln26, label %branch5, label %branch4

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %w_sum_3_1 = fadd float %tmp_1_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3_1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %w_sum_3_1_0_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_0_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_1_1_1 = fmul float %select_ln26_6, 0xBFD523F380000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_1_1_1_0_1 = fmul float %select_ln26_7, 0xBFD5BBBBA0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_0_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_1_1_1_1 = fmul float %select_ln26_8, 0x3FD0E1D1C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_1_1_1_1_1 = fmul float %select_ln26_9, 0x3FD4DA0A80000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_1_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_1_1_1_2 = fmul float %select_ln26_10, 0xBFC97480E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %tmp_1_1_1_2_1 = fmul float %select_ln26_11, 0x3FC95D1200000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_1_2_1"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %tmp_1_1_2 = fmul float %select_ln26_12, 0x3FD03F6B40000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:26  %tmp_1_1_2_0_1 = fmul float %select_ln26_13, 0x3FA8B5CF00000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_0_1"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:28  %tmp_1_1_2_1 = fmul float %select_ln26_14, 0x3FCB92E280000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:30  %tmp_1_1_2_1_1 = fmul float %select_ln26_15, 0xBFA9710420000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1_1"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:32  %tmp_1_1_2_2 = fmul float %select_ln26_16, 0x3FD0A41080000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:34  %tmp_1_1_2_2_1 = fmul float %select_ln26_17, 0xBFD6FFF920000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:46  br i1 %trunc_ln26, label %branch3, label %branch2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %w_sum_3_2 = fadd float %tmp_1_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_3_2"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:3  %w_sum_3_2_0_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_0_1"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_1_2_1 = fmul float %select_ln26_6, 0x3FB9E4F180000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_1_2_1_0_1 = fmul float %select_ln26_7, 0xBF9EE96200000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_0_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:16  %tmp_1_2_1_1 = fmul float %select_ln26_8, 0xBFD2580660000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_1_2_1_1_1 = fmul float %select_ln26_9, 0x3F9F50D9E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_1_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:20  %tmp_1_2_1_2 = fmul float %select_ln26_10, 0xBFD65E66A0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_2"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %tmp_1_2_1_2_1 = fmul float %select_ln26_11, 0xBFA17595E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_1_2_1"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:24  %tmp_1_2_2 = fmul float %select_ln26_12, 0xBFCF882580000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:26  %tmp_1_2_2_0_1 = fmul float %select_ln26_13, 0xBFA6DEFF20000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_0_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:28  %tmp_1_2_2_1 = fmul float %select_ln26_14, 0xBFC3F0DFC0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:30  %tmp_1_2_2_1_1 = fmul float %select_ln26_15, 0x3FC75C6800000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:32  %tmp_1_2_2_2 = fmul float %select_ln26_16, 0xBFBE844DA0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:34  %tmp_1_2_2_2_1 = fmul float %select_ln26_17, 0xBFCA8798E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2_1"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:46  br i1 %trunc_ln26, label %branch1, label %branch0

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="260" st_id="6" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:75  %w_sum_3_0_0_0_1 = fadd float %w_sum_3, %tmp_1_0_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_0_1"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:80  %w_sum_3_0_0_1 = fadd float %w_sum_3_0_0_0_1, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:122  %tmp_1_0_2 = fmul float %select_ln26_12, 0x3FD3564780000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:127  %tmp_1_0_2_0_1 = fmul float %select_ln26_13, 0x3FD5A9D440000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_0_1"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:131  %tmp_1_0_2_1 = fmul float %select_ln26_14, 0xBFA4693420000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:135  %tmp_1_0_2_1_1 = fmul float %select_ln26_15, 0xBFB6F431E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:139  %tmp_1_0_2_2 = fmul float %select_ln26_16, 0xBFC48B0F80000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:143  %tmp_1_0_2_2_1 = fmul float %select_ln26_17, 0xBFD20E33C0000000

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2_1"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %w_sum_3_1_0_0_1 = fadd float %w_sum_3_1, %tmp_1_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_0_1"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:5  %w_sum_3_1_0_1 = fadd float %w_sum_3_1_0_0_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %tmp_1_1_2 = fmul float %select_ln26_12, 0x3FD03F6B40000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:26  %tmp_1_1_2_0_1 = fmul float %select_ln26_13, 0x3FA8B5CF00000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_0_1"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:28  %tmp_1_1_2_1 = fmul float %select_ln26_14, 0x3FCB92E280000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:30  %tmp_1_1_2_1_1 = fmul float %select_ln26_15, 0xBFA9710420000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_1_1"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:32  %tmp_1_1_2_2 = fmul float %select_ln26_16, 0x3FD0A41080000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:34  %tmp_1_1_2_2_1 = fmul float %select_ln26_17, 0xBFD6FFF920000000

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2_1"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:3  %w_sum_3_2_0_0_1 = fadd float %w_sum_3_2, %tmp_1_2_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_0_1"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:5  %w_sum_3_2_0_1 = fadd float %w_sum_3_2_0_0_1, %tmp_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:24  %tmp_1_2_2 = fmul float %select_ln26_12, 0xBFCF882580000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:26  %tmp_1_2_2_0_1 = fmul float %select_ln26_13, 0xBFA6DEFF20000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_0_1"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:28  %tmp_1_2_2_1 = fmul float %select_ln26_14, 0xBFC3F0DFC0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:30  %tmp_1_2_2_1_1 = fmul float %select_ln26_15, 0x3FC75C6800000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_1_1"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:32  %tmp_1_2_2_2 = fmul float %select_ln26_16, 0xBFBE844DA0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:34  %tmp_1_2_2_2_1 = fmul float %select_ln26_17, 0xBFCA8798E0000000

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="284" st_id="7" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:80  %w_sum_3_0_0_1 = fadd float %w_sum_3_0_0_0_1, %tmp_1_0_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:84  %w_sum_3_0_0_1_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1_1"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:5  %w_sum_3_1_0_1 = fadd float %w_sum_3_1_0_0_1, %tmp_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %w_sum_3_1_0_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1_1"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:5  %w_sum_3_2_0_1 = fadd float %w_sum_3_2_0_0_1, %tmp_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:7  %w_sum_3_2_0_1_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="290" st_id="8" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:84  %w_sum_3_0_0_1_1 = fadd float %w_sum_3_0_0_1, %tmp_1_0_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_1_1"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:88  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %w_sum_3_1_0_1_1 = fadd float %w_sum_3_1_0_1, %tmp_1_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_1_1"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:7  %w_sum_3_2_0_1_1 = fadd float %w_sum_3_2_0_1, %tmp_1_2_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_1_1"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1_1, %tmp_1_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="296" st_id="9" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:88  %w_sum_3_0_0_2 = fadd float %w_sum_3_0_0_1_1, %tmp_1_0_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:92  %w_sum_3_0_0_2_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2_1"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %w_sum_3_1_0_2 = fadd float %w_sum_3_1_0_1_1, %tmp_1_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %w_sum_3_1_0_2_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %w_sum_3_2_0_2 = fadd float %w_sum_3_2_0_1_1, %tmp_1_2_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_2"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:11  %w_sum_3_2_0_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:92  %w_sum_3_0_0_2_1 = fadd float %w_sum_3_0_0_2, %tmp_1_0_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_0_2_1"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:97  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_2_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %w_sum_3_1_0_2_1 = fadd float %w_sum_3_1_0_2, %tmp_1_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_0_2_1"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_2_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:11  %w_sum_3_2_0_2_1 = fadd float %w_sum_3_2_0_2, %tmp_1_2_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_0_2_1"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %w_sum_3_2_1 = fadd float %w_sum_3_2_0_2_1, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="308" st_id="11" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:97  %w_sum_3_0_1 = fadd float %w_sum_3_0_0_2_1, %tmp_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:102  %w_sum_3_0_1_0_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_0_1"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %w_sum_3_1_1 = fadd float %w_sum_3_1_0_2_1, %tmp_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %w_sum_3_1_1_0_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_0_1"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %w_sum_3_2_1 = fadd float %w_sum_3_2_0_2_1, %tmp_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:15  %w_sum_3_2_1_0_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="314" st_id="12" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:102  %w_sum_3_0_1_0_1 = fadd float %w_sum_3_0_1, %tmp_1_0_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_0_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:106  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %w_sum_3_1_1_0_1 = fadd float %w_sum_3_1_1, %tmp_1_1_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_0_1"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1_0_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:15  %w_sum_3_2_1_0_1 = fadd float %w_sum_3_2_1, %tmp_1_2_1_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_0_1"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %w_sum_3_2_1_1 = fadd float %w_sum_3_2_1_0_1, %tmp_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="320" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:106  %w_sum_3_0_1_1 = fadd float %w_sum_3_0_1_0_1, %tmp_1_0_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:110  %w_sum_3_0_1_1_1 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1_1"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %w_sum_3_1_1_1 = fadd float %w_sum_3_1_1_0_1, %tmp_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %w_sum_3_1_1_1_1 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1_1"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %w_sum_3_2_1_1 = fadd float %w_sum_3_2_1_0_1, %tmp_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %w_sum_3_2_1_1_1 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="326" st_id="14" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:110  %w_sum_3_0_1_1_1 = fadd float %w_sum_3_0_1_1, %tmp_1_0_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_1_1"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:114  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %w_sum_3_1_1_1_1 = fadd float %w_sum_3_1_1_1, %tmp_1_1_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_1_1"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %w_sum_3_2_1_1_1 = fadd float %w_sum_3_2_1_1, %tmp_1_2_1_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_1_1"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1_1, %tmp_1_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:114  %w_sum_3_0_1_2 = fadd float %w_sum_3_0_1_1_1, %tmp_1_0_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:118  %w_sum_3_0_1_2_1 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2_1"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %w_sum_3_1_1_2 = fadd float %w_sum_3_1_1_1_1, %tmp_1_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %w_sum_3_1_1_2_1 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2_1"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %w_sum_3_2_1_2 = fadd float %w_sum_3_2_1_1_1, %tmp_1_2_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_2"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %w_sum_3_2_1_2_1 = fadd float %w_sum_3_2_1_2, %tmp_1_2_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_2_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="338" st_id="16" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:118  %w_sum_3_0_1_2_1 = fadd float %w_sum_3_0_1_2, %tmp_1_0_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_1_2_1"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:123  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_2_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %w_sum_3_1_1_2_1 = fadd float %w_sum_3_1_1_2, %tmp_1_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_1_2_1"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_2_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %w_sum_3_2_1_2_1 = fadd float %w_sum_3_2_1_2, %tmp_1_2_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_1_2_1"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %w_sum_3_2_2 = fadd float %w_sum_3_2_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="344" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:123  %w_sum_3_0_2 = fadd float %w_sum_3_0_1_2_1, %tmp_1_0_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:128  %w_sum_3_0_2_0_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_0_1"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %w_sum_3_1_2 = fadd float %w_sum_3_1_1_2_1, %tmp_1_1_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:27  %w_sum_3_1_2_0_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_0_1"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %w_sum_3_2_2 = fadd float %w_sum_3_2_1_2_1, %tmp_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:27  %w_sum_3_2_2_0_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_0_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="350" st_id="18" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:128  %w_sum_3_0_2_0_1 = fadd float %w_sum_3_0_2, %tmp_1_0_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_0_1"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:132  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2_0_1, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:27  %w_sum_3_1_2_0_1 = fadd float %w_sum_3_1_2, %tmp_1_1_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_0_1"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:29  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2_0_1, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:27  %w_sum_3_2_2_0_1 = fadd float %w_sum_3_2_2, %tmp_1_2_2_0_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_0_1"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:29  %w_sum_3_2_2_1 = fadd float %w_sum_3_2_2_0_1, %tmp_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="356" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:132  %w_sum_3_0_2_1 = fadd float %w_sum_3_0_2_0_1, %tmp_1_0_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:136  %w_sum_3_0_2_1_1 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1_1"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:29  %w_sum_3_1_2_1 = fadd float %w_sum_3_1_2_0_1, %tmp_1_1_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:31  %w_sum_3_1_2_1_1 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1_1"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:29  %w_sum_3_2_2_1 = fadd float %w_sum_3_2_2_0_1, %tmp_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:31  %w_sum_3_2_2_1_1 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="362" st_id="20" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:136  %w_sum_3_0_2_1_1 = fadd float %w_sum_3_0_2_1, %tmp_1_0_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_1_1"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:140  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:31  %w_sum_3_1_2_1_1 = fadd float %w_sum_3_1_2_1, %tmp_1_1_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_1_1"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:33  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:31  %w_sum_3_2_2_1_1 = fadd float %w_sum_3_2_2_1, %tmp_1_2_2_1_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_1_1"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:33  %w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1_1, %tmp_1_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="368" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:140  %w_sum_3_0_2_2 = fadd float %w_sum_3_0_2_1_1, %tmp_1_0_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:144  %w_sum_3_0_2_2_1 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2_1"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:33  %w_sum_3_1_2_2 = fadd float %w_sum_3_1_2_1_1, %tmp_1_1_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:35  %w_sum_3_1_2_2_1 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2_1"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:33  %w_sum_3_2_2_2 = fadd float %w_sum_3_2_2_1_1, %tmp_1_2_2_2

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_2"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:35  %w_sum_3_2_2_2_1 = fadd float %w_sum_3_2_2_2, %tmp_1_2_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_2_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="374" st_id="22" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:144  %w_sum_3_0_2_2_1 = fadd float %w_sum_3_0_2_2, %tmp_1_0_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_0_2_2_1"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:145  %w_sum_s = fadd float %w_sum_3_0_2_2_1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:35  %w_sum_3_1_2_2_1 = fadd float %w_sum_3_1_2_2, %tmp_1_1_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_1_2_2_1"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:35  %w_sum_3_2_2_2_1 = fadd float %w_sum_3_2_2_2, %tmp_1_2_2_2_1

]]></Node>
<StgValue><ssdm name="w_sum_3_2_2_2_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="2">
<![CDATA[
Col_Loop_begin:6  %zext_ln26_1 = zext i2 %select_ln34_1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
Col_Loop_begin:20  %p_shl_cast = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln34_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:21  %sub_ln34 = sub i4 %p_shl_cast, %zext_ln26_1

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
Col_Loop_begin:22  %zext_ln34 = zext i4 %sub_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:29  %conv_out_0_addr_2 = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="conv_out_0_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:32  %conv_out_1_addr_2 = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="conv_out_1_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:145  %w_sum_s = fadd float %w_sum_3_0_2_2_1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_s"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
Col_Loop_begin:146  %bitcast_ln33 = bitcast float %w_sum_s to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Loop_begin:147  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
Col_Loop_begin:148  %trunc_ln33 = trunc i32 %bitcast_ln33 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Loop_begin:149  %icmp_ln33 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
Col_Loop_begin:150  %icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:151  %or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
Col_Loop_begin:152  %tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:153  %and_ln33 = and i1 %or_ln33, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Col_Loop_begin:154  %select_ln33 = select i1 %and_ln33, float %w_sum_s, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch4:0  store float %select_ln33, float* %conv_out_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch5:0  store float %select_ln33, float* %conv_out_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:36  %w_sum_1 = fadd float %w_sum_3_1_2_2_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="399" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:26  %add_ln34_1 = add i4 1, %sub_ln34

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
Col_Loop_begin:27  %zext_ln34_2 = zext i4 %add_ln34_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:28  %conv_out_0_addr_1 = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="conv_out_0_addr_1"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:31  %conv_out_1_addr_1 = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="conv_out_1_addr_1"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:36  %w_sum_1 = fadd float %w_sum_3_1_2_2_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="w_sum_1"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:37  %bitcast_ln33_1 = bitcast float %w_sum_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln33_1"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:38  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:39  %trunc_ln33_1 = trunc i32 %bitcast_ln33_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:40  %icmp_ln33_2 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv1:41  %icmp_ln33_3 = icmp eq i23 %trunc_ln33_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:42  %or_ln33_1 = or i1 %icmp_ln33_3, %icmp_ln33_2

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:43  %tmp_5 = fcmp ogt float %w_sum_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:44  %and_ln33_1 = and i1 %or_ln33_1, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln33_1"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:45  %select_ln33_1 = select i1 %and_ln33_1, float %w_sum_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch2:0  store float %select_ln33_1, float* %conv_out_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch3:0  store float %select_ln33_1, float* %conv_out_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:36  %w_sum_2 = fadd float %w_sum_3_2_2_2_1, 1.500000e+00

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Loop_begin:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Col_Loop_begin:23  %add_ln34 = add i4 2, %sub_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
Col_Loop_begin:24  %zext_ln34_1 = zext i4 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:25  %conv_out_0_addr = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="conv_out_0_addr"/></StgValue>
</operation>

<operation id="423" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Loop_begin:30  %conv_out_1_addr = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="conv_out_1_addr"/></StgValue>
</operation>

<operation id="424" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:62  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="425" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop_begin:64  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="426" st_id="25" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:36  %w_sum_2 = fadd float %w_sum_3_2_2_2_1, 1.500000e+00

]]></Node>
<StgValue><ssdm name="w_sum_2"/></StgValue>
</operation>

<operation id="427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:37  %bitcast_ln33_2 = bitcast float %w_sum_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln33_2"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:38  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="23" op_0_bw="32">
<![CDATA[
_ifconv2:39  %trunc_ln33_2 = trunc i32 %bitcast_ln33_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:40  %icmp_ln33_4 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv2:41  %icmp_ln33_5 = icmp eq i23 %trunc_ln33_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:42  %or_ln33_2 = or i1 %icmp_ln33_5, %icmp_ln33_4

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:43  %tmp_7 = fcmp ogt float %w_sum_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:44  %and_ln33_2 = and i1 %or_ln33_2, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln33_2"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:45  %select_ln33_2 = select i1 %and_ln33_2, float %w_sum_2, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln33_2"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch0:0  store float %select_ln33_2, float* %conv_out_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
branch1:0  store float %select_ln33_2, float* %conv_out_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="440" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
