// Seed: 77289608
module module_0 (
    output tri1 module_0
    , id_2
);
  initial begin : LABEL_0
    assign id_0 = (-1);
  end
  wire id_3;
  assign id_2 = 1;
  integer id_4 = 1 ~^ 1, id_5;
  assign id_4 = 1;
  logic id_6 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6,
    output supply0 id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri id_13
);
  assign id_4 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
endmodule
