{
  "module_name": "a2xx.xml.h",
  "hash_id": "5a1a66a4c3496257fde72978018fcc2e7114d924f2dd705d682cffb30971941f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a2xx.xml.h",
  "human_readable_source": "#ifndef A2XX_XML\n#define A2XX_XML\n\n \n\n\nenum a2xx_rb_dither_type {\n\tDITHER_PIXEL = 0,\n\tDITHER_SUBPIXEL = 1,\n};\n\nenum a2xx_colorformatx {\n\tCOLORX_4_4_4_4 = 0,\n\tCOLORX_1_5_5_5 = 1,\n\tCOLORX_5_6_5 = 2,\n\tCOLORX_8 = 3,\n\tCOLORX_8_8 = 4,\n\tCOLORX_8_8_8_8 = 5,\n\tCOLORX_S8_8_8_8 = 6,\n\tCOLORX_16_FLOAT = 7,\n\tCOLORX_16_16_FLOAT = 8,\n\tCOLORX_16_16_16_16_FLOAT = 9,\n\tCOLORX_32_FLOAT = 10,\n\tCOLORX_32_32_FLOAT = 11,\n\tCOLORX_32_32_32_32_FLOAT = 12,\n\tCOLORX_2_3_3 = 13,\n\tCOLORX_8_8_8 = 14,\n};\n\nenum a2xx_sq_surfaceformat {\n\tFMT_1_REVERSE = 0,\n\tFMT_1 = 1,\n\tFMT_8 = 2,\n\tFMT_1_5_5_5 = 3,\n\tFMT_5_6_5 = 4,\n\tFMT_6_5_5 = 5,\n\tFMT_8_8_8_8 = 6,\n\tFMT_2_10_10_10 = 7,\n\tFMT_8_A = 8,\n\tFMT_8_B = 9,\n\tFMT_8_8 = 10,\n\tFMT_Cr_Y1_Cb_Y0 = 11,\n\tFMT_Y1_Cr_Y0_Cb = 12,\n\tFMT_5_5_5_1 = 13,\n\tFMT_8_8_8_8_A = 14,\n\tFMT_4_4_4_4 = 15,\n\tFMT_8_8_8 = 16,\n\tFMT_DXT1 = 18,\n\tFMT_DXT2_3 = 19,\n\tFMT_DXT4_5 = 20,\n\tFMT_10_10_10_2 = 21,\n\tFMT_24_8 = 22,\n\tFMT_16 = 24,\n\tFMT_16_16 = 25,\n\tFMT_16_16_16_16 = 26,\n\tFMT_16_EXPAND = 27,\n\tFMT_16_16_EXPAND = 28,\n\tFMT_16_16_16_16_EXPAND = 29,\n\tFMT_16_FLOAT = 30,\n\tFMT_16_16_FLOAT = 31,\n\tFMT_16_16_16_16_FLOAT = 32,\n\tFMT_32 = 33,\n\tFMT_32_32 = 34,\n\tFMT_32_32_32_32 = 35,\n\tFMT_32_FLOAT = 36,\n\tFMT_32_32_FLOAT = 37,\n\tFMT_32_32_32_32_FLOAT = 38,\n\tFMT_ATI_TC_RGB = 39,\n\tFMT_ATI_TC_RGBA = 40,\n\tFMT_ATI_TC_555_565_RGB = 41,\n\tFMT_ATI_TC_555_565_RGBA = 42,\n\tFMT_ATI_TC_RGBA_INTERP = 43,\n\tFMT_ATI_TC_555_565_RGBA_INTERP = 44,\n\tFMT_ETC1_RGBA_INTERP = 46,\n\tFMT_ETC1_RGB = 47,\n\tFMT_ETC1_RGBA = 48,\n\tFMT_DXN = 49,\n\tFMT_2_3_3 = 51,\n\tFMT_2_10_10_10_AS_16_16_16_16 = 54,\n\tFMT_10_10_10_2_AS_16_16_16_16 = 55,\n\tFMT_32_32_32_FLOAT = 57,\n\tFMT_DXT3A = 58,\n\tFMT_DXT5A = 59,\n\tFMT_CTX1 = 60,\n};\n\nenum a2xx_sq_ps_vtx_mode {\n\tPOSITION_1_VECTOR = 0,\n\tPOSITION_2_VECTORS_UNUSED = 1,\n\tPOSITION_2_VECTORS_SPRITE = 2,\n\tPOSITION_2_VECTORS_EDGE = 3,\n\tPOSITION_2_VECTORS_KILL = 4,\n\tPOSITION_2_VECTORS_SPRITE_KILL = 5,\n\tPOSITION_2_VECTORS_EDGE_KILL = 6,\n\tMULTIPASS = 7,\n};\n\nenum a2xx_sq_sample_cntl {\n\tCENTROIDS_ONLY = 0,\n\tCENTERS_ONLY = 1,\n\tCENTROIDS_AND_CENTERS = 2,\n};\n\nenum a2xx_dx_clip_space {\n\tDXCLIP_OPENGL = 0,\n\tDXCLIP_DIRECTX = 1,\n};\n\nenum a2xx_pa_su_sc_polymode {\n\tPOLY_DISABLED = 0,\n\tPOLY_DUALMODE = 1,\n};\n\nenum a2xx_rb_edram_mode {\n\tEDRAM_NOP = 0,\n\tCOLOR_DEPTH = 4,\n\tDEPTH_ONLY = 5,\n\tEDRAM_COPY = 6,\n};\n\nenum a2xx_pa_sc_pattern_bit_order {\n\tLITTLE = 0,\n\tBIG = 1,\n};\n\nenum a2xx_pa_sc_auto_reset_cntl {\n\tNEVER = 0,\n\tEACH_PRIMITIVE = 1,\n\tEACH_PACKET = 2,\n};\n\nenum a2xx_pa_pixcenter {\n\tPIXCENTER_D3D = 0,\n\tPIXCENTER_OGL = 1,\n};\n\nenum a2xx_pa_roundmode {\n\tTRUNCATE = 0,\n\tROUND = 1,\n\tROUNDTOEVEN = 2,\n\tROUNDTOODD = 3,\n};\n\nenum a2xx_pa_quantmode {\n\tONE_SIXTEENTH = 0,\n\tONE_EIGTH = 1,\n\tONE_QUARTER = 2,\n\tONE_HALF = 3,\n\tONE = 4,\n};\n\nenum a2xx_rb_copy_sample_select {\n\tSAMPLE_0 = 0,\n\tSAMPLE_1 = 1,\n\tSAMPLE_2 = 2,\n\tSAMPLE_3 = 3,\n\tSAMPLE_01 = 4,\n\tSAMPLE_23 = 5,\n\tSAMPLE_0123 = 6,\n};\n\nenum a2xx_rb_blend_opcode {\n\tBLEND2_DST_PLUS_SRC = 0,\n\tBLEND2_SRC_MINUS_DST = 1,\n\tBLEND2_MIN_DST_SRC = 2,\n\tBLEND2_MAX_DST_SRC = 3,\n\tBLEND2_DST_MINUS_SRC = 4,\n\tBLEND2_DST_PLUS_SRC_BIAS = 5,\n};\n\nenum a2xx_su_perfcnt_select {\n\tPERF_PAPC_PASX_REQ = 0,\n\tPERF_PAPC_PASX_FIRST_VECTOR = 2,\n\tPERF_PAPC_PASX_SECOND_VECTOR = 3,\n\tPERF_PAPC_PASX_FIRST_DEAD = 4,\n\tPERF_PAPC_PASX_SECOND_DEAD = 5,\n\tPERF_PAPC_PASX_VTX_KILL_DISCARD = 6,\n\tPERF_PAPC_PASX_VTX_NAN_DISCARD = 7,\n\tPERF_PAPC_PA_INPUT_PRIM = 8,\n\tPERF_PAPC_PA_INPUT_NULL_PRIM = 9,\n\tPERF_PAPC_PA_INPUT_EVENT_FLAG = 10,\n\tPERF_PAPC_PA_INPUT_FIRST_PRIM_SLOT = 11,\n\tPERF_PAPC_PA_INPUT_END_OF_PACKET = 12,\n\tPERF_PAPC_CLPR_CULL_PRIM = 13,\n\tPERF_PAPC_CLPR_VV_CULL_PRIM = 15,\n\tPERF_PAPC_CLPR_VTX_KILL_CULL_PRIM = 17,\n\tPERF_PAPC_CLPR_VTX_NAN_CULL_PRIM = 18,\n\tPERF_PAPC_CLPR_CULL_TO_NULL_PRIM = 19,\n\tPERF_PAPC_CLPR_VV_CLIP_PRIM = 21,\n\tPERF_PAPC_CLPR_POINT_CLIP_CANDIDATE = 23,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_1 = 24,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_2 = 25,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_3 = 26,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_4 = 27,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_5 = 28,\n\tPERF_PAPC_CLPR_CLIP_PLANE_CNT_6 = 29,\n\tPERF_PAPC_CLPR_CLIP_PLANE_NEAR = 30,\n\tPERF_PAPC_CLPR_CLIP_PLANE_FAR = 31,\n\tPERF_PAPC_CLPR_CLIP_PLANE_LEFT = 32,\n\tPERF_PAPC_CLPR_CLIP_PLANE_RIGHT = 33,\n\tPERF_PAPC_CLPR_CLIP_PLANE_TOP = 34,\n\tPERF_PAPC_CLPR_CLIP_PLANE_BOTTOM = 35,\n\tPERF_PAPC_CLSM_NULL_PRIM = 36,\n\tPERF_PAPC_CLSM_TOTALLY_VISIBLE_PRIM = 37,\n\tPERF_PAPC_CLSM_CLIP_PRIM = 38,\n\tPERF_PAPC_CLSM_CULL_TO_NULL_PRIM = 39,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_1 = 40,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_2 = 41,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_3 = 42,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_4 = 43,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_5 = 44,\n\tPERF_PAPC_CLSM_OUT_PRIM_CNT_6_7 = 45,\n\tPERF_PAPC_CLSM_NON_TRIVIAL_CULL = 46,\n\tPERF_PAPC_SU_INPUT_PRIM = 47,\n\tPERF_PAPC_SU_INPUT_CLIP_PRIM = 48,\n\tPERF_PAPC_SU_INPUT_NULL_PRIM = 49,\n\tPERF_PAPC_SU_ZERO_AREA_CULL_PRIM = 50,\n\tPERF_PAPC_SU_BACK_FACE_CULL_PRIM = 51,\n\tPERF_PAPC_SU_FRONT_FACE_CULL_PRIM = 52,\n\tPERF_PAPC_SU_POLYMODE_FACE_CULL = 53,\n\tPERF_PAPC_SU_POLYMODE_BACK_CULL = 54,\n\tPERF_PAPC_SU_POLYMODE_FRONT_CULL = 55,\n\tPERF_PAPC_SU_POLYMODE_INVALID_FILL = 56,\n\tPERF_PAPC_SU_OUTPUT_PRIM = 57,\n\tPERF_PAPC_SU_OUTPUT_CLIP_PRIM = 58,\n\tPERF_PAPC_SU_OUTPUT_NULL_PRIM = 59,\n\tPERF_PAPC_SU_OUTPUT_EVENT_FLAG = 60,\n\tPERF_PAPC_SU_OUTPUT_FIRST_PRIM_SLOT = 61,\n\tPERF_PAPC_SU_OUTPUT_END_OF_PACKET = 62,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_FACE = 63,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_BACK = 64,\n\tPERF_PAPC_SU_OUTPUT_POLYMODE_FRONT = 65,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_FACE = 66,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_BACK = 67,\n\tPERF_PAPC_SU_OUT_CLIP_POLYMODE_FRONT = 68,\n\tPERF_PAPC_PASX_REQ_IDLE = 69,\n\tPERF_PAPC_PASX_REQ_BUSY = 70,\n\tPERF_PAPC_PASX_REQ_STALLED = 71,\n\tPERF_PAPC_PASX_REC_IDLE = 72,\n\tPERF_PAPC_PASX_REC_BUSY = 73,\n\tPERF_PAPC_PASX_REC_STARVED_SX = 74,\n\tPERF_PAPC_PASX_REC_STALLED = 75,\n\tPERF_PAPC_PASX_REC_STALLED_POS_MEM = 76,\n\tPERF_PAPC_PASX_REC_STALLED_CCGSM_IN = 77,\n\tPERF_PAPC_CCGSM_IDLE = 78,\n\tPERF_PAPC_CCGSM_BUSY = 79,\n\tPERF_PAPC_CCGSM_STALLED = 80,\n\tPERF_PAPC_CLPRIM_IDLE = 81,\n\tPERF_PAPC_CLPRIM_BUSY = 82,\n\tPERF_PAPC_CLPRIM_STALLED = 83,\n\tPERF_PAPC_CLPRIM_STARVED_CCGSM = 84,\n\tPERF_PAPC_CLIPSM_IDLE = 85,\n\tPERF_PAPC_CLIPSM_BUSY = 86,\n\tPERF_PAPC_CLIPSM_WAIT_CLIP_VERT_ENGH = 87,\n\tPERF_PAPC_CLIPSM_WAIT_HIGH_PRI_SEQ = 88,\n\tPERF_PAPC_CLIPSM_WAIT_CLIPGA = 89,\n\tPERF_PAPC_CLIPSM_WAIT_AVAIL_VTE_CLIP = 90,\n\tPERF_PAPC_CLIPSM_WAIT_CLIP_OUTSM = 91,\n\tPERF_PAPC_CLIPGA_IDLE = 92,\n\tPERF_PAPC_CLIPGA_BUSY = 93,\n\tPERF_PAPC_CLIPGA_STARVED_VTE_CLIP = 94,\n\tPERF_PAPC_CLIPGA_STALLED = 95,\n\tPERF_PAPC_CLIP_IDLE = 96,\n\tPERF_PAPC_CLIP_BUSY = 97,\n\tPERF_PAPC_SU_IDLE = 98,\n\tPERF_PAPC_SU_BUSY = 99,\n\tPERF_PAPC_SU_STARVED_CLIP = 100,\n\tPERF_PAPC_SU_STALLED_SC = 101,\n\tPERF_PAPC_SU_FACENESS_CULL = 102,\n};\n\nenum a2xx_sc_perfcnt_select {\n\tSC_SR_WINDOW_VALID = 0,\n\tSC_CW_WINDOW_VALID = 1,\n\tSC_QM_WINDOW_VALID = 2,\n\tSC_FW_WINDOW_VALID = 3,\n\tSC_EZ_WINDOW_VALID = 4,\n\tSC_IT_WINDOW_VALID = 5,\n\tSC_STARVED_BY_PA = 6,\n\tSC_STALLED_BY_RB_TILE = 7,\n\tSC_STALLED_BY_RB_SAMP = 8,\n\tSC_STARVED_BY_RB_EZ = 9,\n\tSC_STALLED_BY_SAMPLE_FF = 10,\n\tSC_STALLED_BY_SQ = 11,\n\tSC_STALLED_BY_SP = 12,\n\tSC_TOTAL_NO_PRIMS = 13,\n\tSC_NON_EMPTY_PRIMS = 14,\n\tSC_NO_TILES_PASSING_QM = 15,\n\tSC_NO_PIXELS_PRE_EZ = 16,\n\tSC_NO_PIXELS_POST_EZ = 17,\n};\n\nenum a2xx_vgt_perfcount_select {\n\tVGT_SQ_EVENT_WINDOW_ACTIVE = 0,\n\tVGT_SQ_SEND = 1,\n\tVGT_SQ_STALLED = 2,\n\tVGT_SQ_STARVED_BUSY = 3,\n\tVGT_SQ_STARVED_IDLE = 4,\n\tVGT_SQ_STATIC = 5,\n\tVGT_PA_EVENT_WINDOW_ACTIVE = 6,\n\tVGT_PA_CLIP_V_SEND = 7,\n\tVGT_PA_CLIP_V_STALLED = 8,\n\tVGT_PA_CLIP_V_STARVED_BUSY = 9,\n\tVGT_PA_CLIP_V_STARVED_IDLE = 10,\n\tVGT_PA_CLIP_V_STATIC = 11,\n\tVGT_PA_CLIP_P_SEND = 12,\n\tVGT_PA_CLIP_P_STALLED = 13,\n\tVGT_PA_CLIP_P_STARVED_BUSY = 14,\n\tVGT_PA_CLIP_P_STARVED_IDLE = 15,\n\tVGT_PA_CLIP_P_STATIC = 16,\n\tVGT_PA_CLIP_S_SEND = 17,\n\tVGT_PA_CLIP_S_STALLED = 18,\n\tVGT_PA_CLIP_S_STARVED_BUSY = 19,\n\tVGT_PA_CLIP_S_STARVED_IDLE = 20,\n\tVGT_PA_CLIP_S_STATIC = 21,\n\tRBIU_FIFOS_EVENT_WINDOW_ACTIVE = 22,\n\tRBIU_IMMED_DATA_FIFO_STARVED = 23,\n\tRBIU_IMMED_DATA_FIFO_STALLED = 24,\n\tRBIU_DMA_REQUEST_FIFO_STARVED = 25,\n\tRBIU_DMA_REQUEST_FIFO_STALLED = 26,\n\tRBIU_DRAW_INITIATOR_FIFO_STARVED = 27,\n\tRBIU_DRAW_INITIATOR_FIFO_STALLED = 28,\n\tBIN_PRIM_NEAR_CULL = 29,\n\tBIN_PRIM_ZERO_CULL = 30,\n\tBIN_PRIM_FAR_CULL = 31,\n\tBIN_PRIM_BIN_CULL = 32,\n\tBIN_PRIM_FACE_CULL = 33,\n\tSPARE34 = 34,\n\tSPARE35 = 35,\n\tSPARE36 = 36,\n\tSPARE37 = 37,\n\tSPARE38 = 38,\n\tSPARE39 = 39,\n\tTE_SU_IN_VALID = 40,\n\tTE_SU_IN_READ = 41,\n\tTE_SU_IN_PRIM = 42,\n\tTE_SU_IN_EOP = 43,\n\tTE_SU_IN_NULL_PRIM = 44,\n\tTE_WK_IN_VALID = 45,\n\tTE_WK_IN_READ = 46,\n\tTE_OUT_PRIM_VALID = 47,\n\tTE_OUT_PRIM_READ = 48,\n};\n\nenum a2xx_tcr_perfcount_select {\n\tDGMMPD_IPMUX0_STALL = 0,\n\tDGMMPD_IPMUX_ALL_STALL = 4,\n\tOPMUX0_L2_WRITES = 5,\n};\n\nenum a2xx_tp_perfcount_select {\n\tPOINT_QUADS = 0,\n\tBILIN_QUADS = 1,\n\tANISO_QUADS = 2,\n\tMIP_QUADS = 3,\n\tVOL_QUADS = 4,\n\tMIP_VOL_QUADS = 5,\n\tMIP_ANISO_QUADS = 6,\n\tVOL_ANISO_QUADS = 7,\n\tANISO_2_1_QUADS = 8,\n\tANISO_4_1_QUADS = 9,\n\tANISO_6_1_QUADS = 10,\n\tANISO_8_1_QUADS = 11,\n\tANISO_10_1_QUADS = 12,\n\tANISO_12_1_QUADS = 13,\n\tANISO_14_1_QUADS = 14,\n\tANISO_16_1_QUADS = 15,\n\tMIP_VOL_ANISO_QUADS = 16,\n\tALIGN_2_QUADS = 17,\n\tALIGN_4_QUADS = 18,\n\tPIX_0_QUAD = 19,\n\tPIX_1_QUAD = 20,\n\tPIX_2_QUAD = 21,\n\tPIX_3_QUAD = 22,\n\tPIX_4_QUAD = 23,\n\tTP_MIPMAP_LOD0 = 24,\n\tTP_MIPMAP_LOD1 = 25,\n\tTP_MIPMAP_LOD2 = 26,\n\tTP_MIPMAP_LOD3 = 27,\n\tTP_MIPMAP_LOD4 = 28,\n\tTP_MIPMAP_LOD5 = 29,\n\tTP_MIPMAP_LOD6 = 30,\n\tTP_MIPMAP_LOD7 = 31,\n\tTP_MIPMAP_LOD8 = 32,\n\tTP_MIPMAP_LOD9 = 33,\n\tTP_MIPMAP_LOD10 = 34,\n\tTP_MIPMAP_LOD11 = 35,\n\tTP_MIPMAP_LOD12 = 36,\n\tTP_MIPMAP_LOD13 = 37,\n\tTP_MIPMAP_LOD14 = 38,\n};\n\nenum a2xx_tcm_perfcount_select {\n\tQUAD0_RD_LAT_FIFO_EMPTY = 0,\n\tQUAD0_RD_LAT_FIFO_4TH_FULL = 3,\n\tQUAD0_RD_LAT_FIFO_HALF_FULL = 4,\n\tQUAD0_RD_LAT_FIFO_FULL = 5,\n\tQUAD0_RD_LAT_FIFO_LT_4TH_FULL = 6,\n\tREAD_STARVED_QUAD0 = 28,\n\tREAD_STARVED = 32,\n\tREAD_STALLED_QUAD0 = 33,\n\tREAD_STALLED = 37,\n\tVALID_READ_QUAD0 = 38,\n\tTC_TP_STARVED_QUAD0 = 42,\n\tTC_TP_STARVED = 46,\n};\n\nenum a2xx_tcf_perfcount_select {\n\tVALID_CYCLES = 0,\n\tSINGLE_PHASES = 1,\n\tANISO_PHASES = 2,\n\tMIP_PHASES = 3,\n\tVOL_PHASES = 4,\n\tMIP_VOL_PHASES = 5,\n\tMIP_ANISO_PHASES = 6,\n\tVOL_ANISO_PHASES = 7,\n\tANISO_2_1_PHASES = 8,\n\tANISO_4_1_PHASES = 9,\n\tANISO_6_1_PHASES = 10,\n\tANISO_8_1_PHASES = 11,\n\tANISO_10_1_PHASES = 12,\n\tANISO_12_1_PHASES = 13,\n\tANISO_14_1_PHASES = 14,\n\tANISO_16_1_PHASES = 15,\n\tMIP_VOL_ANISO_PHASES = 16,\n\tALIGN_2_PHASES = 17,\n\tALIGN_4_PHASES = 18,\n\tTPC_BUSY = 19,\n\tTPC_STALLED = 20,\n\tTPC_STARVED = 21,\n\tTPC_WORKING = 22,\n\tTPC_WALKER_BUSY = 23,\n\tTPC_WALKER_STALLED = 24,\n\tTPC_WALKER_WORKING = 25,\n\tTPC_ALIGNER_BUSY = 26,\n\tTPC_ALIGNER_STALLED = 27,\n\tTPC_ALIGNER_STALLED_BY_BLEND = 28,\n\tTPC_ALIGNER_STALLED_BY_CACHE = 29,\n\tTPC_ALIGNER_WORKING = 30,\n\tTPC_BLEND_BUSY = 31,\n\tTPC_BLEND_SYNC = 32,\n\tTPC_BLEND_STARVED = 33,\n\tTPC_BLEND_WORKING = 34,\n\tOPCODE_0x00 = 35,\n\tOPCODE_0x01 = 36,\n\tOPCODE_0x04 = 37,\n\tOPCODE_0x10 = 38,\n\tOPCODE_0x11 = 39,\n\tOPCODE_0x12 = 40,\n\tOPCODE_0x13 = 41,\n\tOPCODE_0x18 = 42,\n\tOPCODE_0x19 = 43,\n\tOPCODE_0x1A = 44,\n\tOPCODE_OTHER = 45,\n\tIN_FIFO_0_EMPTY = 56,\n\tIN_FIFO_0_LT_HALF_FULL = 57,\n\tIN_FIFO_0_HALF_FULL = 58,\n\tIN_FIFO_0_FULL = 59,\n\tIN_FIFO_TPC_EMPTY = 72,\n\tIN_FIFO_TPC_LT_HALF_FULL = 73,\n\tIN_FIFO_TPC_HALF_FULL = 74,\n\tIN_FIFO_TPC_FULL = 75,\n\tTPC_TC_XFC = 76,\n\tTPC_TC_STATE = 77,\n\tTC_STALL = 78,\n\tQUAD0_TAPS = 79,\n\tQUADS = 83,\n\tTCA_SYNC_STALL = 84,\n\tTAG_STALL = 85,\n\tTCB_SYNC_STALL = 88,\n\tTCA_VALID = 89,\n\tPROBES_VALID = 90,\n\tMISS_STALL = 91,\n\tFETCH_FIFO_STALL = 92,\n\tTCO_STALL = 93,\n\tANY_STALL = 94,\n\tTAG_MISSES = 95,\n\tTAG_HITS = 96,\n\tSUB_TAG_MISSES = 97,\n\tSET0_INVALIDATES = 98,\n\tSET1_INVALIDATES = 99,\n\tSET2_INVALIDATES = 100,\n\tSET3_INVALIDATES = 101,\n\tSET0_TAG_MISSES = 102,\n\tSET1_TAG_MISSES = 103,\n\tSET2_TAG_MISSES = 104,\n\tSET3_TAG_MISSES = 105,\n\tSET0_TAG_HITS = 106,\n\tSET1_TAG_HITS = 107,\n\tSET2_TAG_HITS = 108,\n\tSET3_TAG_HITS = 109,\n\tSET0_SUB_TAG_MISSES = 110,\n\tSET1_SUB_TAG_MISSES = 111,\n\tSET2_SUB_TAG_MISSES = 112,\n\tSET3_SUB_TAG_MISSES = 113,\n\tSET0_EVICT1 = 114,\n\tSET0_EVICT2 = 115,\n\tSET0_EVICT3 = 116,\n\tSET0_EVICT4 = 117,\n\tSET0_EVICT5 = 118,\n\tSET0_EVICT6 = 119,\n\tSET0_EVICT7 = 120,\n\tSET0_EVICT8 = 121,\n\tSET1_EVICT1 = 130,\n\tSET1_EVICT2 = 131,\n\tSET1_EVICT3 = 132,\n\tSET1_EVICT4 = 133,\n\tSET1_EVICT5 = 134,\n\tSET1_EVICT6 = 135,\n\tSET1_EVICT7 = 136,\n\tSET1_EVICT8 = 137,\n\tSET2_EVICT1 = 146,\n\tSET2_EVICT2 = 147,\n\tSET2_EVICT3 = 148,\n\tSET2_EVICT4 = 149,\n\tSET2_EVICT5 = 150,\n\tSET2_EVICT6 = 151,\n\tSET2_EVICT7 = 152,\n\tSET2_EVICT8 = 153,\n\tSET3_EVICT1 = 162,\n\tSET3_EVICT2 = 163,\n\tSET3_EVICT3 = 164,\n\tSET3_EVICT4 = 165,\n\tSET3_EVICT5 = 166,\n\tSET3_EVICT6 = 167,\n\tSET3_EVICT7 = 168,\n\tSET3_EVICT8 = 169,\n\tFF_EMPTY = 178,\n\tFF_LT_HALF_FULL = 179,\n\tFF_HALF_FULL = 180,\n\tFF_FULL = 181,\n\tFF_XFC = 182,\n\tFF_STALLED = 183,\n\tFG_MASKS = 184,\n\tFG_LEFT_MASKS = 185,\n\tFG_LEFT_MASK_STALLED = 186,\n\tFG_LEFT_NOT_DONE_STALL = 187,\n\tFG_LEFT_FG_STALL = 188,\n\tFG_LEFT_SECTORS = 189,\n\tFG0_REQUESTS = 195,\n\tFG0_STALLED = 196,\n\tMEM_REQ512 = 199,\n\tMEM_REQ_SENT = 200,\n\tMEM_LOCAL_READ_REQ = 202,\n\tTC0_MH_STALLED = 203,\n};\n\nenum a2xx_sq_perfcnt_select {\n\tSQ_PIXEL_VECTORS_SUB = 0,\n\tSQ_VERTEX_VECTORS_SUB = 1,\n\tSQ_ALU0_ACTIVE_VTX_SIMD0 = 2,\n\tSQ_ALU1_ACTIVE_VTX_SIMD0 = 3,\n\tSQ_ALU0_ACTIVE_PIX_SIMD0 = 4,\n\tSQ_ALU1_ACTIVE_PIX_SIMD0 = 5,\n\tSQ_ALU0_ACTIVE_VTX_SIMD1 = 6,\n\tSQ_ALU1_ACTIVE_VTX_SIMD1 = 7,\n\tSQ_ALU0_ACTIVE_PIX_SIMD1 = 8,\n\tSQ_ALU1_ACTIVE_PIX_SIMD1 = 9,\n\tSQ_EXPORT_CYCLES = 10,\n\tSQ_ALU_CST_WRITTEN = 11,\n\tSQ_TEX_CST_WRITTEN = 12,\n\tSQ_ALU_CST_STALL = 13,\n\tSQ_ALU_TEX_STALL = 14,\n\tSQ_INST_WRITTEN = 15,\n\tSQ_BOOLEAN_WRITTEN = 16,\n\tSQ_LOOPS_WRITTEN = 17,\n\tSQ_PIXEL_SWAP_IN = 18,\n\tSQ_PIXEL_SWAP_OUT = 19,\n\tSQ_VERTEX_SWAP_IN = 20,\n\tSQ_VERTEX_SWAP_OUT = 21,\n\tSQ_ALU_VTX_INST_ISSUED = 22,\n\tSQ_TEX_VTX_INST_ISSUED = 23,\n\tSQ_VC_VTX_INST_ISSUED = 24,\n\tSQ_CF_VTX_INST_ISSUED = 25,\n\tSQ_ALU_PIX_INST_ISSUED = 26,\n\tSQ_TEX_PIX_INST_ISSUED = 27,\n\tSQ_VC_PIX_INST_ISSUED = 28,\n\tSQ_CF_PIX_INST_ISSUED = 29,\n\tSQ_ALU0_FIFO_EMPTY_SIMD0 = 30,\n\tSQ_ALU1_FIFO_EMPTY_SIMD0 = 31,\n\tSQ_ALU0_FIFO_EMPTY_SIMD1 = 32,\n\tSQ_ALU1_FIFO_EMPTY_SIMD1 = 33,\n\tSQ_ALU_NOPS = 34,\n\tSQ_PRED_SKIP = 35,\n\tSQ_SYNC_ALU_STALL_SIMD0_VTX = 36,\n\tSQ_SYNC_ALU_STALL_SIMD1_VTX = 37,\n\tSQ_SYNC_TEX_STALL_VTX = 38,\n\tSQ_SYNC_VC_STALL_VTX = 39,\n\tSQ_CONSTANTS_USED_SIMD0 = 40,\n\tSQ_CONSTANTS_SENT_SP_SIMD0 = 41,\n\tSQ_GPR_STALL_VTX = 42,\n\tSQ_GPR_STALL_PIX = 43,\n\tSQ_VTX_RS_STALL = 44,\n\tSQ_PIX_RS_STALL = 45,\n\tSQ_SX_PC_FULL = 46,\n\tSQ_SX_EXP_BUFF_FULL = 47,\n\tSQ_SX_POS_BUFF_FULL = 48,\n\tSQ_INTERP_QUADS = 49,\n\tSQ_INTERP_ACTIVE = 50,\n\tSQ_IN_PIXEL_STALL = 51,\n\tSQ_IN_VTX_STALL = 52,\n\tSQ_VTX_CNT = 53,\n\tSQ_VTX_VECTOR2 = 54,\n\tSQ_VTX_VECTOR3 = 55,\n\tSQ_VTX_VECTOR4 = 56,\n\tSQ_PIXEL_VECTOR1 = 57,\n\tSQ_PIXEL_VECTOR23 = 58,\n\tSQ_PIXEL_VECTOR4 = 59,\n\tSQ_CONSTANTS_USED_SIMD1 = 60,\n\tSQ_CONSTANTS_SENT_SP_SIMD1 = 61,\n\tSQ_SX_MEM_EXP_FULL = 62,\n\tSQ_ALU0_ACTIVE_VTX_SIMD2 = 63,\n\tSQ_ALU1_ACTIVE_VTX_SIMD2 = 64,\n\tSQ_ALU0_ACTIVE_PIX_SIMD2 = 65,\n\tSQ_ALU1_ACTIVE_PIX_SIMD2 = 66,\n\tSQ_ALU0_ACTIVE_VTX_SIMD3 = 67,\n\tSQ_PERFCOUNT_VTX_QUAL_TP_DONE = 68,\n\tSQ_ALU0_ACTIVE_PIX_SIMD3 = 69,\n\tSQ_PERFCOUNT_PIX_QUAL_TP_DONE = 70,\n\tSQ_ALU0_FIFO_EMPTY_SIMD2 = 71,\n\tSQ_ALU1_FIFO_EMPTY_SIMD2 = 72,\n\tSQ_ALU0_FIFO_EMPTY_SIMD3 = 73,\n\tSQ_ALU1_FIFO_EMPTY_SIMD3 = 74,\n\tSQ_SYNC_ALU_STALL_SIMD2_VTX = 75,\n\tSQ_PERFCOUNT_VTX_POP_THREAD = 76,\n\tSQ_SYNC_ALU_STALL_SIMD0_PIX = 77,\n\tSQ_SYNC_ALU_STALL_SIMD1_PIX = 78,\n\tSQ_SYNC_ALU_STALL_SIMD2_PIX = 79,\n\tSQ_PERFCOUNT_PIX_POP_THREAD = 80,\n\tSQ_SYNC_TEX_STALL_PIX = 81,\n\tSQ_SYNC_VC_STALL_PIX = 82,\n\tSQ_CONSTANTS_USED_SIMD2 = 83,\n\tSQ_CONSTANTS_SENT_SP_SIMD2 = 84,\n\tSQ_PERFCOUNT_VTX_DEALLOC_ACK = 85,\n\tSQ_PERFCOUNT_PIX_DEALLOC_ACK = 86,\n\tSQ_ALU0_FIFO_FULL_SIMD0 = 87,\n\tSQ_ALU1_FIFO_FULL_SIMD0 = 88,\n\tSQ_ALU0_FIFO_FULL_SIMD1 = 89,\n\tSQ_ALU1_FIFO_FULL_SIMD1 = 90,\n\tSQ_ALU0_FIFO_FULL_SIMD2 = 91,\n\tSQ_ALU1_FIFO_FULL_SIMD2 = 92,\n\tSQ_ALU0_FIFO_FULL_SIMD3 = 93,\n\tSQ_ALU1_FIFO_FULL_SIMD3 = 94,\n\tVC_PERF_STATIC = 95,\n\tVC_PERF_STALLED = 96,\n\tVC_PERF_STARVED = 97,\n\tVC_PERF_SEND = 98,\n\tVC_PERF_ACTUAL_STARVED = 99,\n\tPIXEL_THREAD_0_ACTIVE = 100,\n\tVERTEX_THREAD_0_ACTIVE = 101,\n\tPIXEL_THREAD_0_NUMBER = 102,\n\tVERTEX_THREAD_0_NUMBER = 103,\n\tVERTEX_EVENT_NUMBER = 104,\n\tPIXEL_EVENT_NUMBER = 105,\n\tPTRBUFF_EF_PUSH = 106,\n\tPTRBUFF_EF_POP_EVENT = 107,\n\tPTRBUFF_EF_POP_NEW_VTX = 108,\n\tPTRBUFF_EF_POP_DEALLOC = 109,\n\tPTRBUFF_EF_POP_PVECTOR = 110,\n\tPTRBUFF_EF_POP_PVECTOR_X = 111,\n\tPTRBUFF_EF_POP_PVECTOR_VNZ = 112,\n\tPTRBUFF_PB_DEALLOC = 113,\n\tPTRBUFF_PI_STATE_PPB_POP = 114,\n\tPTRBUFF_PI_RTR = 115,\n\tPTRBUFF_PI_READ_EN = 116,\n\tPTRBUFF_PI_BUFF_SWAP = 117,\n\tPTRBUFF_SQ_FREE_BUFF = 118,\n\tPTRBUFF_SQ_DEC = 119,\n\tPTRBUFF_SC_VALID_CNTL_EVENT = 120,\n\tPTRBUFF_SC_VALID_IJ_XFER = 121,\n\tPTRBUFF_SC_NEW_VECTOR_1_Q = 122,\n\tPTRBUFF_QUAL_NEW_VECTOR = 123,\n\tPTRBUFF_QUAL_EVENT = 124,\n\tPTRBUFF_END_BUFFER = 125,\n\tPTRBUFF_FILL_QUAD = 126,\n\tVERTS_WRITTEN_SPI = 127,\n\tTP_FETCH_INSTR_EXEC = 128,\n\tTP_FETCH_INSTR_REQ = 129,\n\tTP_DATA_RETURN = 130,\n\tSPI_WRITE_CYCLES_SP = 131,\n\tSPI_WRITES_SP = 132,\n\tSP_ALU_INSTR_EXEC = 133,\n\tSP_CONST_ADDR_TO_SQ = 134,\n\tSP_PRED_KILLS_TO_SQ = 135,\n\tSP_EXPORT_CYCLES_TO_SX = 136,\n\tSP_EXPORTS_TO_SX = 137,\n\tSQ_CYCLES_ELAPSED = 138,\n\tSQ_TCFS_OPT_ALLOC_EXEC = 139,\n\tSQ_TCFS_NO_OPT_ALLOC = 140,\n\tSQ_ALU0_NO_OPT_ALLOC = 141,\n\tSQ_ALU1_NO_OPT_ALLOC = 142,\n\tSQ_TCFS_ARB_XFC_CNT = 143,\n\tSQ_ALU0_ARB_XFC_CNT = 144,\n\tSQ_ALU1_ARB_XFC_CNT = 145,\n\tSQ_TCFS_CFS_UPDATE_CNT = 146,\n\tSQ_ALU0_CFS_UPDATE_CNT = 147,\n\tSQ_ALU1_CFS_UPDATE_CNT = 148,\n\tSQ_VTX_PUSH_THREAD_CNT = 149,\n\tSQ_VTX_POP_THREAD_CNT = 150,\n\tSQ_PIX_PUSH_THREAD_CNT = 151,\n\tSQ_PIX_POP_THREAD_CNT = 152,\n\tSQ_PIX_TOTAL = 153,\n\tSQ_PIX_KILLED = 154,\n};\n\nenum a2xx_sx_perfcnt_select {\n\tSX_EXPORT_VECTORS = 0,\n\tSX_DUMMY_QUADS = 1,\n\tSX_ALPHA_FAIL = 2,\n\tSX_RB_QUAD_BUSY = 3,\n\tSX_RB_COLOR_BUSY = 4,\n\tSX_RB_QUAD_STALL = 5,\n\tSX_RB_COLOR_STALL = 6,\n};\n\nenum a2xx_rbbm_perfcount1_sel {\n\tRBBM1_COUNT = 0,\n\tRBBM1_NRT_BUSY = 1,\n\tRBBM1_RB_BUSY = 2,\n\tRBBM1_SQ_CNTX0_BUSY = 3,\n\tRBBM1_SQ_CNTX17_BUSY = 4,\n\tRBBM1_VGT_BUSY = 5,\n\tRBBM1_VGT_NODMA_BUSY = 6,\n\tRBBM1_PA_BUSY = 7,\n\tRBBM1_SC_CNTX_BUSY = 8,\n\tRBBM1_TPC_BUSY = 9,\n\tRBBM1_TC_BUSY = 10,\n\tRBBM1_SX_BUSY = 11,\n\tRBBM1_CP_COHER_BUSY = 12,\n\tRBBM1_CP_NRT_BUSY = 13,\n\tRBBM1_GFX_IDLE_STALL = 14,\n\tRBBM1_INTERRUPT = 15,\n};\n\nenum a2xx_cp_perfcount_sel {\n\tALWAYS_COUNT = 0,\n\tTRANS_FIFO_FULL = 1,\n\tTRANS_FIFO_AF = 2,\n\tRCIU_PFPTRANS_WAIT = 3,\n\tRCIU_NRTTRANS_WAIT = 6,\n\tCSF_NRT_READ_WAIT = 8,\n\tCSF_I1_FIFO_FULL = 9,\n\tCSF_I2_FIFO_FULL = 10,\n\tCSF_ST_FIFO_FULL = 11,\n\tCSF_RING_ROQ_FULL = 13,\n\tCSF_I1_ROQ_FULL = 14,\n\tCSF_I2_ROQ_FULL = 15,\n\tCSF_ST_ROQ_FULL = 16,\n\tMIU_TAG_MEM_FULL = 18,\n\tMIU_WRITECLEAN = 19,\n\tMIU_NRT_WRITE_STALLED = 22,\n\tMIU_NRT_READ_STALLED = 23,\n\tME_WRITE_CONFIRM_FIFO_FULL = 24,\n\tME_VS_DEALLOC_FIFO_FULL = 25,\n\tME_PS_DEALLOC_FIFO_FULL = 26,\n\tME_REGS_VS_EVENT_FIFO_FULL = 27,\n\tME_REGS_PS_EVENT_FIFO_FULL = 28,\n\tME_REGS_CF_EVENT_FIFO_FULL = 29,\n\tME_MICRO_RB_STARVED = 30,\n\tME_MICRO_I1_STARVED = 31,\n\tME_MICRO_I2_STARVED = 32,\n\tME_MICRO_ST_STARVED = 33,\n\tRCIU_RBBM_DWORD_SENT = 40,\n\tME_BUSY_CLOCKS = 41,\n\tME_WAIT_CONTEXT_AVAIL = 42,\n\tPFP_TYPE0_PACKET = 43,\n\tPFP_TYPE3_PACKET = 44,\n\tCSF_RB_WPTR_NEQ_RPTR = 45,\n\tCSF_I1_SIZE_NEQ_ZERO = 46,\n\tCSF_I2_SIZE_NEQ_ZERO = 47,\n\tCSF_RBI1I2_FETCHING = 48,\n};\n\nenum a2xx_rb_perfcnt_select {\n\tRBPERF_CNTX_BUSY = 0,\n\tRBPERF_CNTX_BUSY_MAX = 1,\n\tRBPERF_SX_QUAD_STARVED = 2,\n\tRBPERF_SX_QUAD_STARVED_MAX = 3,\n\tRBPERF_GA_GC_CH0_SYS_REQ = 4,\n\tRBPERF_GA_GC_CH0_SYS_REQ_MAX = 5,\n\tRBPERF_GA_GC_CH1_SYS_REQ = 6,\n\tRBPERF_GA_GC_CH1_SYS_REQ_MAX = 7,\n\tRBPERF_MH_STARVED = 8,\n\tRBPERF_MH_STARVED_MAX = 9,\n\tRBPERF_AZ_BC_COLOR_BUSY = 10,\n\tRBPERF_AZ_BC_COLOR_BUSY_MAX = 11,\n\tRBPERF_AZ_BC_Z_BUSY = 12,\n\tRBPERF_AZ_BC_Z_BUSY_MAX = 13,\n\tRBPERF_RB_SC_TILE_RTR_N = 14,\n\tRBPERF_RB_SC_TILE_RTR_N_MAX = 15,\n\tRBPERF_RB_SC_SAMP_RTR_N = 16,\n\tRBPERF_RB_SC_SAMP_RTR_N_MAX = 17,\n\tRBPERF_RB_SX_QUAD_RTR_N = 18,\n\tRBPERF_RB_SX_QUAD_RTR_N_MAX = 19,\n\tRBPERF_RB_SX_COLOR_RTR_N = 20,\n\tRBPERF_RB_SX_COLOR_RTR_N_MAX = 21,\n\tRBPERF_RB_SC_SAMP_LZ_BUSY = 22,\n\tRBPERF_RB_SC_SAMP_LZ_BUSY_MAX = 23,\n\tRBPERF_ZXP_STALL = 24,\n\tRBPERF_ZXP_STALL_MAX = 25,\n\tRBPERF_EVENT_PENDING = 26,\n\tRBPERF_EVENT_PENDING_MAX = 27,\n\tRBPERF_RB_MH_VALID = 28,\n\tRBPERF_RB_MH_VALID_MAX = 29,\n\tRBPERF_SX_RB_QUAD_SEND = 30,\n\tRBPERF_SX_RB_COLOR_SEND = 31,\n\tRBPERF_SC_RB_TILE_SEND = 32,\n\tRBPERF_SC_RB_SAMPLE_SEND = 33,\n\tRBPERF_SX_RB_MEM_EXPORT = 34,\n\tRBPERF_SX_RB_QUAD_EVENT = 35,\n\tRBPERF_SC_RB_TILE_EVENT_FILTERED = 36,\n\tRBPERF_SC_RB_TILE_EVENT_ALL = 37,\n\tRBPERF_RB_SC_EZ_SEND = 38,\n\tRBPERF_RB_SX_INDEX_SEND = 39,\n\tRBPERF_GMEM_INTFO_RD = 40,\n\tRBPERF_GMEM_INTF1_RD = 41,\n\tRBPERF_GMEM_INTFO_WR = 42,\n\tRBPERF_GMEM_INTF1_WR = 43,\n\tRBPERF_RB_CP_CONTEXT_DONE = 44,\n\tRBPERF_RB_CP_CACHE_FLUSH = 45,\n\tRBPERF_ZPASS_DONE = 46,\n\tRBPERF_ZCMD_VALID = 47,\n\tRBPERF_CCMD_VALID = 48,\n\tRBPERF_ACCUM_GRANT = 49,\n\tRBPERF_ACCUM_C0_GRANT = 50,\n\tRBPERF_ACCUM_C1_GRANT = 51,\n\tRBPERF_ACCUM_FULL_BE_WR = 52,\n\tRBPERF_ACCUM_REQUEST_NO_GRANT = 53,\n\tRBPERF_ACCUM_TIMEOUT_PULSE = 54,\n\tRBPERF_ACCUM_LIN_TIMEOUT_PULSE = 55,\n\tRBPERF_ACCUM_CAM_HIT_FLUSHING = 56,\n};\n\nenum a2xx_mh_perfcnt_select {\n\tCP_R0_REQUESTS = 0,\n\tCP_R1_REQUESTS = 1,\n\tCP_R2_REQUESTS = 2,\n\tCP_R3_REQUESTS = 3,\n\tCP_R4_REQUESTS = 4,\n\tCP_TOTAL_READ_REQUESTS = 5,\n\tCP_TOTAL_WRITE_REQUESTS = 6,\n\tCP_TOTAL_REQUESTS = 7,\n\tCP_DATA_BYTES_WRITTEN = 8,\n\tCP_WRITE_CLEAN_RESPONSES = 9,\n\tCP_R0_READ_BURSTS_RECEIVED = 10,\n\tCP_R1_READ_BURSTS_RECEIVED = 11,\n\tCP_R2_READ_BURSTS_RECEIVED = 12,\n\tCP_R3_READ_BURSTS_RECEIVED = 13,\n\tCP_R4_READ_BURSTS_RECEIVED = 14,\n\tCP_TOTAL_READ_BURSTS_RECEIVED = 15,\n\tCP_R0_DATA_BEATS_READ = 16,\n\tCP_R1_DATA_BEATS_READ = 17,\n\tCP_R2_DATA_BEATS_READ = 18,\n\tCP_R3_DATA_BEATS_READ = 19,\n\tCP_R4_DATA_BEATS_READ = 20,\n\tCP_TOTAL_DATA_BEATS_READ = 21,\n\tVGT_R0_REQUESTS = 22,\n\tVGT_R1_REQUESTS = 23,\n\tVGT_TOTAL_REQUESTS = 24,\n\tVGT_R0_READ_BURSTS_RECEIVED = 25,\n\tVGT_R1_READ_BURSTS_RECEIVED = 26,\n\tVGT_TOTAL_READ_BURSTS_RECEIVED = 27,\n\tVGT_R0_DATA_BEATS_READ = 28,\n\tVGT_R1_DATA_BEATS_READ = 29,\n\tVGT_TOTAL_DATA_BEATS_READ = 30,\n\tTC_TOTAL_REQUESTS = 31,\n\tTC_ROQ_REQUESTS = 32,\n\tTC_INFO_SENT = 33,\n\tTC_READ_BURSTS_RECEIVED = 34,\n\tTC_DATA_BEATS_READ = 35,\n\tTCD_BURSTS_READ = 36,\n\tRB_REQUESTS = 37,\n\tRB_DATA_BYTES_WRITTEN = 38,\n\tRB_WRITE_CLEAN_RESPONSES = 39,\n\tAXI_READ_REQUESTS_ID_0 = 40,\n\tAXI_READ_REQUESTS_ID_1 = 41,\n\tAXI_READ_REQUESTS_ID_2 = 42,\n\tAXI_READ_REQUESTS_ID_3 = 43,\n\tAXI_READ_REQUESTS_ID_4 = 44,\n\tAXI_READ_REQUESTS_ID_5 = 45,\n\tAXI_READ_REQUESTS_ID_6 = 46,\n\tAXI_READ_REQUESTS_ID_7 = 47,\n\tAXI_TOTAL_READ_REQUESTS = 48,\n\tAXI_WRITE_REQUESTS_ID_0 = 49,\n\tAXI_WRITE_REQUESTS_ID_1 = 50,\n\tAXI_WRITE_REQUESTS_ID_2 = 51,\n\tAXI_WRITE_REQUESTS_ID_3 = 52,\n\tAXI_WRITE_REQUESTS_ID_4 = 53,\n\tAXI_WRITE_REQUESTS_ID_5 = 54,\n\tAXI_WRITE_REQUESTS_ID_6 = 55,\n\tAXI_WRITE_REQUESTS_ID_7 = 56,\n\tAXI_TOTAL_WRITE_REQUESTS = 57,\n\tAXI_TOTAL_REQUESTS_ID_0 = 58,\n\tAXI_TOTAL_REQUESTS_ID_1 = 59,\n\tAXI_TOTAL_REQUESTS_ID_2 = 60,\n\tAXI_TOTAL_REQUESTS_ID_3 = 61,\n\tAXI_TOTAL_REQUESTS_ID_4 = 62,\n\tAXI_TOTAL_REQUESTS_ID_5 = 63,\n\tAXI_TOTAL_REQUESTS_ID_6 = 64,\n\tAXI_TOTAL_REQUESTS_ID_7 = 65,\n\tAXI_TOTAL_REQUESTS = 66,\n\tAXI_READ_CHANNEL_BURSTS_ID_0 = 67,\n\tAXI_READ_CHANNEL_BURSTS_ID_1 = 68,\n\tAXI_READ_CHANNEL_BURSTS_ID_2 = 69,\n\tAXI_READ_CHANNEL_BURSTS_ID_3 = 70,\n\tAXI_READ_CHANNEL_BURSTS_ID_4 = 71,\n\tAXI_READ_CHANNEL_BURSTS_ID_5 = 72,\n\tAXI_READ_CHANNEL_BURSTS_ID_6 = 73,\n\tAXI_READ_CHANNEL_BURSTS_ID_7 = 74,\n\tAXI_READ_CHANNEL_TOTAL_BURSTS = 75,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_0 = 76,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_1 = 77,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_2 = 78,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_3 = 79,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_4 = 80,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_5 = 81,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_6 = 82,\n\tAXI_READ_CHANNEL_DATA_BEATS_READ_ID_7 = 83,\n\tAXI_READ_CHANNEL_TOTAL_DATA_BEATS_READ = 84,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_0 = 85,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_1 = 86,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_2 = 87,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_3 = 88,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_4 = 89,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_5 = 90,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_6 = 91,\n\tAXI_WRITE_CHANNEL_BURSTS_ID_7 = 92,\n\tAXI_WRITE_CHANNEL_TOTAL_BURSTS = 93,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_0 = 94,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_1 = 95,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_2 = 96,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_3 = 97,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_4 = 98,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_5 = 99,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_6 = 100,\n\tAXI_WRITE_CHANNEL_DATA_BYTES_WRITTEN_ID_7 = 101,\n\tAXI_WRITE_CHANNEL_TOTAL_DATA_BYTES_WRITTEN = 102,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_0 = 103,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_1 = 104,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_2 = 105,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_3 = 106,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_4 = 107,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_5 = 108,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_6 = 109,\n\tAXI_WRITE_RESPONSE_CHANNEL_RESPONSES_ID_7 = 110,\n\tAXI_WRITE_RESPONSE_CHANNEL_TOTAL_RESPONSES = 111,\n\tTOTAL_MMU_MISSES = 112,\n\tMMU_READ_MISSES = 113,\n\tMMU_WRITE_MISSES = 114,\n\tTOTAL_MMU_HITS = 115,\n\tMMU_READ_HITS = 116,\n\tMMU_WRITE_HITS = 117,\n\tSPLIT_MODE_TC_HITS = 118,\n\tSPLIT_MODE_TC_MISSES = 119,\n\tSPLIT_MODE_NON_TC_HITS = 120,\n\tSPLIT_MODE_NON_TC_MISSES = 121,\n\tSTALL_AWAITING_TLB_MISS_FETCH = 122,\n\tMMU_TLB_MISS_READ_BURSTS_RECEIVED = 123,\n\tMMU_TLB_MISS_DATA_BEATS_READ = 124,\n\tCP_CYCLES_HELD_OFF = 125,\n\tVGT_CYCLES_HELD_OFF = 126,\n\tTC_CYCLES_HELD_OFF = 127,\n\tTC_ROQ_CYCLES_HELD_OFF = 128,\n\tTC_CYCLES_HELD_OFF_TCD_FULL = 129,\n\tRB_CYCLES_HELD_OFF = 130,\n\tTOTAL_CYCLES_ANY_CLNT_HELD_OFF = 131,\n\tTLB_MISS_CYCLES_HELD_OFF = 132,\n\tAXI_READ_REQUEST_HELD_OFF = 133,\n\tAXI_WRITE_REQUEST_HELD_OFF = 134,\n\tAXI_REQUEST_HELD_OFF = 135,\n\tAXI_REQUEST_HELD_OFF_INFLIGHT_LIMIT = 136,\n\tAXI_WRITE_DATA_HELD_OFF = 137,\n\tCP_SAME_PAGE_BANK_REQUESTS = 138,\n\tVGT_SAME_PAGE_BANK_REQUESTS = 139,\n\tTC_SAME_PAGE_BANK_REQUESTS = 140,\n\tTC_ARB_HOLD_SAME_PAGE_BANK_REQUESTS = 141,\n\tRB_SAME_PAGE_BANK_REQUESTS = 142,\n\tTOTAL_SAME_PAGE_BANK_REQUESTS = 143,\n\tCP_SAME_PAGE_BANK_REQUESTS_KILLED_FAIRNESS_LIMIT = 144,\n\tVGT_SAME_PAGE_BANK_REQUESTS_KILLED_FAIRNESS_LIMIT = 145,\n\tTC_SAME_PAGE_BANK_REQUESTS_KILLED_FAIRNESS_LIMIT = 146,\n\tRB_SAME_PAGE_BANK_REQUESTS_KILLED_FAIRNESS_LIMIT = 147,\n\tTOTAL_SAME_PAGE_BANK_KILLED_FAIRNESS_LIMIT = 148,\n\tTOTAL_MH_READ_REQUESTS = 149,\n\tTOTAL_MH_WRITE_REQUESTS = 150,\n\tTOTAL_MH_REQUESTS = 151,\n\tMH_BUSY = 152,\n\tCP_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 153,\n\tVGT_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 154,\n\tTC_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 155,\n\tRB_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 156,\n\tTC_ROQ_N_VALID_ENTRIES = 157,\n\tARQ_N_ENTRIES = 158,\n\tWDB_N_ENTRIES = 159,\n\tMH_READ_LATENCY_OUTST_REQ_SUM = 160,\n\tMC_READ_LATENCY_OUTST_REQ_SUM = 161,\n\tMC_TOTAL_READ_REQUESTS = 162,\n\tELAPSED_CYCLES_MH_GATED_CLK = 163,\n\tELAPSED_CLK_CYCLES = 164,\n\tCP_W_16B_REQUESTS = 165,\n\tCP_W_32B_REQUESTS = 166,\n\tTC_16B_REQUESTS = 167,\n\tTC_32B_REQUESTS = 168,\n\tPA_REQUESTS = 169,\n\tPA_DATA_BYTES_WRITTEN = 170,\n\tPA_WRITE_CLEAN_RESPONSES = 171,\n\tPA_CYCLES_HELD_OFF = 172,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_0 = 173,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_1 = 174,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_2 = 175,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_3 = 176,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_4 = 177,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_5 = 178,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_6 = 179,\n\tAXI_READ_REQUEST_DATA_BEATS_ID_7 = 180,\n\tAXI_TOTAL_READ_REQUEST_DATA_BEATS = 181,\n};\n\nenum perf_mode_cnt {\n\tPERF_STATE_RESET = 0,\n\tPERF_STATE_ENABLE = 1,\n\tPERF_STATE_FREEZE = 2,\n};\n\nenum adreno_mmu_clnt_beh {\n\tBEH_NEVR = 0,\n\tBEH_TRAN_RNG = 1,\n\tBEH_TRAN_FLT = 2,\n};\n\nenum sq_tex_clamp {\n\tSQ_TEX_WRAP = 0,\n\tSQ_TEX_MIRROR = 1,\n\tSQ_TEX_CLAMP_LAST_TEXEL = 2,\n\tSQ_TEX_MIRROR_ONCE_LAST_TEXEL = 3,\n\tSQ_TEX_CLAMP_HALF_BORDER = 4,\n\tSQ_TEX_MIRROR_ONCE_HALF_BORDER = 5,\n\tSQ_TEX_CLAMP_BORDER = 6,\n\tSQ_TEX_MIRROR_ONCE_BORDER = 7,\n};\n\nenum sq_tex_swiz {\n\tSQ_TEX_X = 0,\n\tSQ_TEX_Y = 1,\n\tSQ_TEX_Z = 2,\n\tSQ_TEX_W = 3,\n\tSQ_TEX_ZERO = 4,\n\tSQ_TEX_ONE = 5,\n};\n\nenum sq_tex_filter {\n\tSQ_TEX_FILTER_POINT = 0,\n\tSQ_TEX_FILTER_BILINEAR = 1,\n\tSQ_TEX_FILTER_BASEMAP = 2,\n\tSQ_TEX_FILTER_USE_FETCH_CONST = 3,\n};\n\nenum sq_tex_aniso_filter {\n\tSQ_TEX_ANISO_FILTER_DISABLED = 0,\n\tSQ_TEX_ANISO_FILTER_MAX_1_1 = 1,\n\tSQ_TEX_ANISO_FILTER_MAX_2_1 = 2,\n\tSQ_TEX_ANISO_FILTER_MAX_4_1 = 3,\n\tSQ_TEX_ANISO_FILTER_MAX_8_1 = 4,\n\tSQ_TEX_ANISO_FILTER_MAX_16_1 = 5,\n\tSQ_TEX_ANISO_FILTER_USE_FETCH_CONST = 7,\n};\n\nenum sq_tex_dimension {\n\tSQ_TEX_DIMENSION_1D = 0,\n\tSQ_TEX_DIMENSION_2D = 1,\n\tSQ_TEX_DIMENSION_3D = 2,\n\tSQ_TEX_DIMENSION_CUBE = 3,\n};\n\nenum sq_tex_border_color {\n\tSQ_TEX_BORDER_COLOR_BLACK = 0,\n\tSQ_TEX_BORDER_COLOR_WHITE = 1,\n\tSQ_TEX_BORDER_COLOR_ACBYCR_BLACK = 2,\n\tSQ_TEX_BORDER_COLOR_ACBCRY_BLACK = 3,\n};\n\nenum sq_tex_sign {\n\tSQ_TEX_SIGN_UNSIGNED = 0,\n\tSQ_TEX_SIGN_SIGNED = 1,\n\tSQ_TEX_SIGN_UNSIGNED_BIASED = 2,\n\tSQ_TEX_SIGN_GAMMA = 3,\n};\n\nenum sq_tex_endian {\n\tSQ_TEX_ENDIAN_NONE = 0,\n\tSQ_TEX_ENDIAN_8IN16 = 1,\n\tSQ_TEX_ENDIAN_8IN32 = 2,\n\tSQ_TEX_ENDIAN_16IN32 = 3,\n};\n\nenum sq_tex_clamp_policy {\n\tSQ_TEX_CLAMP_POLICY_D3D = 0,\n\tSQ_TEX_CLAMP_POLICY_OGL = 1,\n};\n\nenum sq_tex_num_format {\n\tSQ_TEX_NUM_FORMAT_FRAC = 0,\n\tSQ_TEX_NUM_FORMAT_INT = 1,\n};\n\nenum sq_tex_type {\n\tSQ_TEX_TYPE_0 = 0,\n\tSQ_TEX_TYPE_1 = 1,\n\tSQ_TEX_TYPE_2 = 2,\n\tSQ_TEX_TYPE_3 = 3,\n};\n\n#define REG_A2XX_RBBM_PATCH_RELEASE\t\t\t\t0x00000001\n\n#define REG_A2XX_RBBM_CNTL\t\t\t\t\t0x0000003b\n\n#define REG_A2XX_RBBM_SOFT_RESET\t\t\t\t0x0000003c\n\n#define REG_A2XX_CP_PFP_UCODE_ADDR\t\t\t\t0x000000c0\n\n#define REG_A2XX_CP_PFP_UCODE_DATA\t\t\t\t0x000000c1\n\n#define REG_A2XX_MH_MMU_CONFIG\t\t\t\t\t0x00000040\n#define A2XX_MH_MMU_CONFIG_MMU_ENABLE\t\t\t\t0x00000001\n#define A2XX_MH_MMU_CONFIG_SPLIT_MODE_ENABLE\t\t\t0x00000002\n#define A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR__MASK\t\t0x00000030\n#define A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR__SHIFT\t\t4\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_RB_W_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR__MASK\t\t0x000000c0\n#define A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR__SHIFT\t\t6\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR__MASK\t\t0x00000300\n#define A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR__SHIFT\t\t8\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_R0_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR__MASK\t\t0x00000c00\n#define A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR__SHIFT\t\t10\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_R1_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR__MASK\t\t0x00003000\n#define A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR__SHIFT\t\t12\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_R2_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR__MASK\t\t0x0000c000\n#define A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR__SHIFT\t\t14\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_R3_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR__MASK\t\t0x00030000\n#define A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR__SHIFT\t\t16\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_CP_R4_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR__MASK\t\t0x000c0000\n#define A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR__SHIFT\t\t18\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_VGT_R0_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR__MASK\t\t0x00300000\n#define A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR__SHIFT\t\t20\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_VGT_R1_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR__MASK\t\t0x00c00000\n#define A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR__SHIFT\t\t22\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_TC_R_CLNT_BEHAVIOR__MASK;\n}\n#define A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR__MASK\t\t0x03000000\n#define A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR__SHIFT\t\t24\nstatic inline uint32_t A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR(enum adreno_mmu_clnt_beh val)\n{\n\treturn ((val) << A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR__SHIFT) & A2XX_MH_MMU_CONFIG_PA_W_CLNT_BEHAVIOR__MASK;\n}\n\n#define REG_A2XX_MH_MMU_VA_RANGE\t\t\t\t0x00000041\n#define A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS__MASK\t\t0x00000fff\n#define A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS__SHIFT\t\t0\nstatic inline uint32_t A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS(uint32_t val)\n{\n\treturn ((val) << A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS__SHIFT) & A2XX_MH_MMU_VA_RANGE_NUM_64KB_REGIONS__MASK;\n}\n#define A2XX_MH_MMU_VA_RANGE_VA_BASE__MASK\t\t\t0xfffff000\n#define A2XX_MH_MMU_VA_RANGE_VA_BASE__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_MH_MMU_VA_RANGE_VA_BASE(uint32_t val)\n{\n\treturn ((val) << A2XX_MH_MMU_VA_RANGE_VA_BASE__SHIFT) & A2XX_MH_MMU_VA_RANGE_VA_BASE__MASK;\n}\n\n#define REG_A2XX_MH_MMU_PT_BASE\t\t\t\t\t0x00000042\n\n#define REG_A2XX_MH_MMU_PAGE_FAULT\t\t\t\t0x00000043\n\n#define REG_A2XX_MH_MMU_TRAN_ERROR\t\t\t\t0x00000044\n\n#define REG_A2XX_MH_MMU_INVALIDATE\t\t\t\t0x00000045\n#define A2XX_MH_MMU_INVALIDATE_INVALIDATE_ALL\t\t\t0x00000001\n#define A2XX_MH_MMU_INVALIDATE_INVALIDATE_TC\t\t\t0x00000002\n\n#define REG_A2XX_MH_MMU_MPU_BASE\t\t\t\t0x00000046\n\n#define REG_A2XX_MH_MMU_MPU_END\t\t\t\t\t0x00000047\n\n#define REG_A2XX_NQWAIT_UNTIL\t\t\t\t\t0x00000394\n\n#define REG_A2XX_RBBM_PERFCOUNTER0_SELECT\t\t\t0x00000395\n\n#define REG_A2XX_RBBM_PERFCOUNTER1_SELECT\t\t\t0x00000396\n\n#define REG_A2XX_RBBM_PERFCOUNTER0_LO\t\t\t\t0x00000397\n\n#define REG_A2XX_RBBM_PERFCOUNTER0_HI\t\t\t\t0x00000398\n\n#define REG_A2XX_RBBM_PERFCOUNTER1_LO\t\t\t\t0x00000399\n\n#define REG_A2XX_RBBM_PERFCOUNTER1_HI\t\t\t\t0x0000039a\n\n#define REG_A2XX_RBBM_DEBUG\t\t\t\t\t0x0000039b\n\n#define REG_A2XX_RBBM_PM_OVERRIDE1\t\t\t\t0x0000039c\n#define A2XX_RBBM_PM_OVERRIDE1_RBBM_AHBCLK_PM_OVERRIDE\t\t0x00000001\n#define A2XX_RBBM_PM_OVERRIDE1_SC_REG_SCLK_PM_OVERRIDE\t\t0x00000002\n#define A2XX_RBBM_PM_OVERRIDE1_SC_SCLK_PM_OVERRIDE\t\t0x00000004\n#define A2XX_RBBM_PM_OVERRIDE1_SP_TOP_SCLK_PM_OVERRIDE\t\t0x00000008\n#define A2XX_RBBM_PM_OVERRIDE1_SP_V0_SCLK_PM_OVERRIDE\t\t0x00000010\n#define A2XX_RBBM_PM_OVERRIDE1_SQ_REG_SCLK_PM_OVERRIDE\t\t0x00000020\n#define A2XX_RBBM_PM_OVERRIDE1_SQ_REG_FIFOS_SCLK_PM_OVERRIDE\t0x00000040\n#define A2XX_RBBM_PM_OVERRIDE1_SQ_CONST_MEM_SCLK_PM_OVERRIDE\t0x00000080\n#define A2XX_RBBM_PM_OVERRIDE1_SQ_SQ_SCLK_PM_OVERRIDE\t\t0x00000100\n#define A2XX_RBBM_PM_OVERRIDE1_SX_SCLK_PM_OVERRIDE\t\t0x00000200\n#define A2XX_RBBM_PM_OVERRIDE1_SX_REG_SCLK_PM_OVERRIDE\t\t0x00000400\n#define A2XX_RBBM_PM_OVERRIDE1_TCM_TCO_SCLK_PM_OVERRIDE\t\t0x00000800\n#define A2XX_RBBM_PM_OVERRIDE1_TCM_TCM_SCLK_PM_OVERRIDE\t\t0x00001000\n#define A2XX_RBBM_PM_OVERRIDE1_TCM_TCD_SCLK_PM_OVERRIDE\t\t0x00002000\n#define A2XX_RBBM_PM_OVERRIDE1_TCM_REG_SCLK_PM_OVERRIDE\t\t0x00004000\n#define A2XX_RBBM_PM_OVERRIDE1_TPC_TPC_SCLK_PM_OVERRIDE\t\t0x00008000\n#define A2XX_RBBM_PM_OVERRIDE1_TPC_REG_SCLK_PM_OVERRIDE\t\t0x00010000\n#define A2XX_RBBM_PM_OVERRIDE1_TCF_TCA_SCLK_PM_OVERRIDE\t\t0x00020000\n#define A2XX_RBBM_PM_OVERRIDE1_TCF_TCB_SCLK_PM_OVERRIDE\t\t0x00040000\n#define A2XX_RBBM_PM_OVERRIDE1_TCF_TCB_READ_SCLK_PM_OVERRIDE\t0x00080000\n#define A2XX_RBBM_PM_OVERRIDE1_TP_TP_SCLK_PM_OVERRIDE\t\t0x00100000\n#define A2XX_RBBM_PM_OVERRIDE1_TP_REG_SCLK_PM_OVERRIDE\t\t0x00200000\n#define A2XX_RBBM_PM_OVERRIDE1_CP_G_SCLK_PM_OVERRIDE\t\t0x00400000\n#define A2XX_RBBM_PM_OVERRIDE1_CP_REG_SCLK_PM_OVERRIDE\t\t0x00800000\n#define A2XX_RBBM_PM_OVERRIDE1_CP_G_REG_SCLK_PM_OVERRIDE\t0x01000000\n#define A2XX_RBBM_PM_OVERRIDE1_SPI_SCLK_PM_OVERRIDE\t\t0x02000000\n#define A2XX_RBBM_PM_OVERRIDE1_RB_REG_SCLK_PM_OVERRIDE\t\t0x04000000\n#define A2XX_RBBM_PM_OVERRIDE1_RB_SCLK_PM_OVERRIDE\t\t0x08000000\n#define A2XX_RBBM_PM_OVERRIDE1_MH_MH_SCLK_PM_OVERRIDE\t\t0x10000000\n#define A2XX_RBBM_PM_OVERRIDE1_MH_REG_SCLK_PM_OVERRIDE\t\t0x20000000\n#define A2XX_RBBM_PM_OVERRIDE1_MH_MMU_SCLK_PM_OVERRIDE\t\t0x40000000\n#define A2XX_RBBM_PM_OVERRIDE1_MH_TCROQ_SCLK_PM_OVERRIDE\t0x80000000\n\n#define REG_A2XX_RBBM_PM_OVERRIDE2\t\t\t\t0x0000039d\n#define A2XX_RBBM_PM_OVERRIDE2_PA_REG_SCLK_PM_OVERRIDE\t\t0x00000001\n#define A2XX_RBBM_PM_OVERRIDE2_PA_PA_SCLK_PM_OVERRIDE\t\t0x00000002\n#define A2XX_RBBM_PM_OVERRIDE2_PA_AG_SCLK_PM_OVERRIDE\t\t0x00000004\n#define A2XX_RBBM_PM_OVERRIDE2_VGT_REG_SCLK_PM_OVERRIDE\t\t0x00000008\n#define A2XX_RBBM_PM_OVERRIDE2_VGT_FIFOS_SCLK_PM_OVERRIDE\t0x00000010\n#define A2XX_RBBM_PM_OVERRIDE2_VGT_VGT_SCLK_PM_OVERRIDE\t\t0x00000020\n#define A2XX_RBBM_PM_OVERRIDE2_DEBUG_PERF_SCLK_PM_OVERRIDE\t0x00000040\n#define A2XX_RBBM_PM_OVERRIDE2_PERM_SCLK_PM_OVERRIDE\t\t0x00000080\n#define A2XX_RBBM_PM_OVERRIDE2_GC_GA_GMEM0_PM_OVERRIDE\t\t0x00000100\n#define A2XX_RBBM_PM_OVERRIDE2_GC_GA_GMEM1_PM_OVERRIDE\t\t0x00000200\n#define A2XX_RBBM_PM_OVERRIDE2_GC_GA_GMEM2_PM_OVERRIDE\t\t0x00000400\n#define A2XX_RBBM_PM_OVERRIDE2_GC_GA_GMEM3_PM_OVERRIDE\t\t0x00000800\n\n#define REG_A2XX_RBBM_DEBUG_OUT\t\t\t\t\t0x000003a0\n\n#define REG_A2XX_RBBM_DEBUG_CNTL\t\t\t\t0x000003a1\n\n#define REG_A2XX_RBBM_READ_ERROR\t\t\t\t0x000003b3\n\n#define REG_A2XX_RBBM_INT_CNTL\t\t\t\t\t0x000003b4\n#define A2XX_RBBM_INT_CNTL_RDERR_INT_MASK\t\t\t0x00000001\n#define A2XX_RBBM_INT_CNTL_DISPLAY_UPDATE_INT_MASK\t\t0x00000002\n#define A2XX_RBBM_INT_CNTL_GUI_IDLE_INT_MASK\t\t\t0x00080000\n\n#define REG_A2XX_RBBM_INT_STATUS\t\t\t\t0x000003b5\n\n#define REG_A2XX_RBBM_INT_ACK\t\t\t\t\t0x000003b6\n\n#define REG_A2XX_MASTER_INT_SIGNAL\t\t\t\t0x000003b7\n#define A2XX_MASTER_INT_SIGNAL_MH_INT_STAT\t\t\t0x00000020\n#define A2XX_MASTER_INT_SIGNAL_SQ_INT_STAT\t\t\t0x04000000\n#define A2XX_MASTER_INT_SIGNAL_CP_INT_STAT\t\t\t0x40000000\n#define A2XX_MASTER_INT_SIGNAL_RBBM_INT_STAT\t\t\t0x80000000\n\n#define REG_A2XX_RBBM_PERIPHID1\t\t\t\t\t0x000003f9\n\n#define REG_A2XX_RBBM_PERIPHID2\t\t\t\t\t0x000003fa\n\n#define REG_A2XX_CP_PERFMON_CNTL\t\t\t\t0x00000444\n#define A2XX_CP_PERFMON_CNTL_PERF_MODE_CNT__MASK\t\t0x00000007\n#define A2XX_CP_PERFMON_CNTL_PERF_MODE_CNT__SHIFT\t\t0\nstatic inline uint32_t A2XX_CP_PERFMON_CNTL_PERF_MODE_CNT(enum perf_mode_cnt val)\n{\n\treturn ((val) << A2XX_CP_PERFMON_CNTL_PERF_MODE_CNT__SHIFT) & A2XX_CP_PERFMON_CNTL_PERF_MODE_CNT__MASK;\n}\n\n#define REG_A2XX_CP_PERFCOUNTER_SELECT\t\t\t\t0x00000445\n\n#define REG_A2XX_CP_PERFCOUNTER_LO\t\t\t\t0x00000446\n\n#define REG_A2XX_CP_PERFCOUNTER_HI\t\t\t\t0x00000447\n\n#define REG_A2XX_RBBM_STATUS\t\t\t\t\t0x000005d0\n#define A2XX_RBBM_STATUS_CMDFIFO_AVAIL__MASK\t\t\t0x0000001f\n#define A2XX_RBBM_STATUS_CMDFIFO_AVAIL__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RBBM_STATUS_CMDFIFO_AVAIL(uint32_t val)\n{\n\treturn ((val) << A2XX_RBBM_STATUS_CMDFIFO_AVAIL__SHIFT) & A2XX_RBBM_STATUS_CMDFIFO_AVAIL__MASK;\n}\n#define A2XX_RBBM_STATUS_TC_BUSY\t\t\t\t0x00000020\n#define A2XX_RBBM_STATUS_HIRQ_PENDING\t\t\t\t0x00000100\n#define A2XX_RBBM_STATUS_CPRQ_PENDING\t\t\t\t0x00000200\n#define A2XX_RBBM_STATUS_CFRQ_PENDING\t\t\t\t0x00000400\n#define A2XX_RBBM_STATUS_PFRQ_PENDING\t\t\t\t0x00000800\n#define A2XX_RBBM_STATUS_VGT_BUSY_NO_DMA\t\t\t0x00001000\n#define A2XX_RBBM_STATUS_RBBM_WU_BUSY\t\t\t\t0x00004000\n#define A2XX_RBBM_STATUS_CP_NRT_BUSY\t\t\t\t0x00010000\n#define A2XX_RBBM_STATUS_MH_BUSY\t\t\t\t0x00040000\n#define A2XX_RBBM_STATUS_MH_COHERENCY_BUSY\t\t\t0x00080000\n#define A2XX_RBBM_STATUS_SX_BUSY\t\t\t\t0x00200000\n#define A2XX_RBBM_STATUS_TPC_BUSY\t\t\t\t0x00400000\n#define A2XX_RBBM_STATUS_SC_CNTX_BUSY\t\t\t\t0x01000000\n#define A2XX_RBBM_STATUS_PA_BUSY\t\t\t\t0x02000000\n#define A2XX_RBBM_STATUS_VGT_BUSY\t\t\t\t0x04000000\n#define A2XX_RBBM_STATUS_SQ_CNTX17_BUSY\t\t\t\t0x08000000\n#define A2XX_RBBM_STATUS_SQ_CNTX0_BUSY\t\t\t\t0x10000000\n#define A2XX_RBBM_STATUS_RB_CNTX_BUSY\t\t\t\t0x40000000\n#define A2XX_RBBM_STATUS_GUI_ACTIVE\t\t\t\t0x80000000\n\n#define REG_A2XX_MH_ARBITER_CONFIG\t\t\t\t0x00000a40\n#define A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT__MASK\t\t0x0000003f\n#define A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT__SHIFT\t\t0\nstatic inline uint32_t A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT(uint32_t val)\n{\n\treturn ((val) << A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT__SHIFT) & A2XX_MH_ARBITER_CONFIG_SAME_PAGE_LIMIT__MASK;\n}\n#define A2XX_MH_ARBITER_CONFIG_SAME_PAGE_GRANULARITY\t\t0x00000040\n#define A2XX_MH_ARBITER_CONFIG_L1_ARB_ENABLE\t\t\t0x00000080\n#define A2XX_MH_ARBITER_CONFIG_L1_ARB_HOLD_ENABLE\t\t0x00000100\n#define A2XX_MH_ARBITER_CONFIG_L2_ARB_CONTROL\t\t\t0x00000200\n#define A2XX_MH_ARBITER_CONFIG_PAGE_SIZE__MASK\t\t\t0x00001c00\n#define A2XX_MH_ARBITER_CONFIG_PAGE_SIZE__SHIFT\t\t\t10\nstatic inline uint32_t A2XX_MH_ARBITER_CONFIG_PAGE_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_MH_ARBITER_CONFIG_PAGE_SIZE__SHIFT) & A2XX_MH_ARBITER_CONFIG_PAGE_SIZE__MASK;\n}\n#define A2XX_MH_ARBITER_CONFIG_TC_REORDER_ENABLE\t\t0x00002000\n#define A2XX_MH_ARBITER_CONFIG_TC_ARB_HOLD_ENABLE\t\t0x00004000\n#define A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT_ENABLE\t\t0x00008000\n#define A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT__MASK\t\t0x003f0000\n#define A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT__SHIFT\t\t16\nstatic inline uint32_t A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT(uint32_t val)\n{\n\treturn ((val) << A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT__SHIFT) & A2XX_MH_ARBITER_CONFIG_IN_FLIGHT_LIMIT__MASK;\n}\n#define A2XX_MH_ARBITER_CONFIG_CP_CLNT_ENABLE\t\t\t0x00400000\n#define A2XX_MH_ARBITER_CONFIG_VGT_CLNT_ENABLE\t\t\t0x00800000\n#define A2XX_MH_ARBITER_CONFIG_TC_CLNT_ENABLE\t\t\t0x01000000\n#define A2XX_MH_ARBITER_CONFIG_RB_CLNT_ENABLE\t\t\t0x02000000\n#define A2XX_MH_ARBITER_CONFIG_PA_CLNT_ENABLE\t\t\t0x04000000\n\n#define REG_A2XX_MH_INTERRUPT_MASK\t\t\t\t0x00000a42\n#define A2XX_MH_INTERRUPT_MASK_AXI_READ_ERROR\t\t\t0x00000001\n#define A2XX_MH_INTERRUPT_MASK_AXI_WRITE_ERROR\t\t\t0x00000002\n#define A2XX_MH_INTERRUPT_MASK_MMU_PAGE_FAULT\t\t\t0x00000004\n\n#define REG_A2XX_MH_INTERRUPT_STATUS\t\t\t\t0x00000a43\n\n#define REG_A2XX_MH_INTERRUPT_CLEAR\t\t\t\t0x00000a44\n\n#define REG_A2XX_MH_CLNT_INTF_CTRL_CONFIG1\t\t\t0x00000a54\n\n#define REG_A2XX_MH_CLNT_INTF_CTRL_CONFIG2\t\t\t0x00000a55\n\n#define REG_A2XX_A220_VSC_BIN_SIZE\t\t\t\t0x00000c01\n#define A2XX_A220_VSC_BIN_SIZE_WIDTH__MASK\t\t\t0x0000001f\n#define A2XX_A220_VSC_BIN_SIZE_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_A220_VSC_BIN_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A2XX_A220_VSC_BIN_SIZE_WIDTH__SHIFT) & A2XX_A220_VSC_BIN_SIZE_WIDTH__MASK;\n}\n#define A2XX_A220_VSC_BIN_SIZE_HEIGHT__MASK\t\t\t0x000003e0\n#define A2XX_A220_VSC_BIN_SIZE_HEIGHT__SHIFT\t\t\t5\nstatic inline uint32_t A2XX_A220_VSC_BIN_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A2XX_A220_VSC_BIN_SIZE_HEIGHT__SHIFT) & A2XX_A220_VSC_BIN_SIZE_HEIGHT__MASK;\n}\n\nstatic inline uint32_t REG_A2XX_VSC_PIPE(uint32_t i0) { return 0x00000c06 + 0x3*i0; }\n\nstatic inline uint32_t REG_A2XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000c06 + 0x3*i0; }\n\nstatic inline uint32_t REG_A2XX_VSC_PIPE_DATA_ADDRESS(uint32_t i0) { return 0x00000c07 + 0x3*i0; }\n\nstatic inline uint32_t REG_A2XX_VSC_PIPE_DATA_LENGTH(uint32_t i0) { return 0x00000c08 + 0x3*i0; }\n\n#define REG_A2XX_PC_DEBUG_CNTL\t\t\t\t\t0x00000c38\n\n#define REG_A2XX_PC_DEBUG_DATA\t\t\t\t\t0x00000c39\n\n#define REG_A2XX_PA_SC_VIZ_QUERY_STATUS\t\t\t\t0x00000c44\n\n#define REG_A2XX_GRAS_DEBUG_CNTL\t\t\t\t0x00000c80\n\n#define REG_A2XX_PA_SU_DEBUG_CNTL\t\t\t\t0x00000c80\n\n#define REG_A2XX_GRAS_DEBUG_DATA\t\t\t\t0x00000c81\n\n#define REG_A2XX_PA_SU_DEBUG_DATA\t\t\t\t0x00000c81\n\n#define REG_A2XX_PA_SU_FACE_DATA\t\t\t\t0x00000c86\n#define A2XX_PA_SU_FACE_DATA_BASE_ADDR__MASK\t\t\t0xffffffe0\n#define A2XX_PA_SU_FACE_DATA_BASE_ADDR__SHIFT\t\t\t5\nstatic inline uint32_t A2XX_PA_SU_FACE_DATA_BASE_ADDR(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SU_FACE_DATA_BASE_ADDR__SHIFT) & A2XX_PA_SU_FACE_DATA_BASE_ADDR__MASK;\n}\n\n#define REG_A2XX_SQ_GPR_MANAGEMENT\t\t\t\t0x00000d00\n#define A2XX_SQ_GPR_MANAGEMENT_REG_DYNAMIC\t\t\t0x00000001\n#define A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_PIX__MASK\t\t0x00000ff0\n#define A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_PIX__SHIFT\t\t4\nstatic inline uint32_t A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_PIX(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_PIX__SHIFT) & A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_PIX__MASK;\n}\n#define A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_VTX__MASK\t\t0x000ff000\n#define A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_VTX__SHIFT\t\t12\nstatic inline uint32_t A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_VTX(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_VTX__SHIFT) & A2XX_SQ_GPR_MANAGEMENT_REG_SIZE_VTX__MASK;\n}\n\n#define REG_A2XX_SQ_FLOW_CONTROL\t\t\t\t0x00000d01\n\n#define REG_A2XX_SQ_INST_STORE_MANAGMENT\t\t\t0x00000d02\n#define A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_PIX__MASK\t0x00000fff\n#define A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_PIX__SHIFT\t0\nstatic inline uint32_t A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_PIX(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_PIX__SHIFT) & A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_PIX__MASK;\n}\n#define A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_VTX__MASK\t0x0fff0000\n#define A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_VTX__SHIFT\t16\nstatic inline uint32_t A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_VTX(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_VTX__SHIFT) & A2XX_SQ_INST_STORE_MANAGMENT_INST_BASE_VTX__MASK;\n}\n\n#define REG_A2XX_SQ_DEBUG_MISC\t\t\t\t\t0x00000d05\n\n#define REG_A2XX_SQ_INT_CNTL\t\t\t\t\t0x00000d34\n\n#define REG_A2XX_SQ_INT_STATUS\t\t\t\t\t0x00000d35\n\n#define REG_A2XX_SQ_INT_ACK\t\t\t\t\t0x00000d36\n\n#define REG_A2XX_SQ_DEBUG_INPUT_FSM\t\t\t\t0x00000dae\n\n#define REG_A2XX_SQ_DEBUG_CONST_MGR_FSM\t\t\t\t0x00000daf\n\n#define REG_A2XX_SQ_DEBUG_TP_FSM\t\t\t\t0x00000db0\n\n#define REG_A2XX_SQ_DEBUG_FSM_ALU_0\t\t\t\t0x00000db1\n\n#define REG_A2XX_SQ_DEBUG_FSM_ALU_1\t\t\t\t0x00000db2\n\n#define REG_A2XX_SQ_DEBUG_EXP_ALLOC\t\t\t\t0x00000db3\n\n#define REG_A2XX_SQ_DEBUG_PTR_BUFF\t\t\t\t0x00000db4\n\n#define REG_A2XX_SQ_DEBUG_GPR_VTX\t\t\t\t0x00000db5\n\n#define REG_A2XX_SQ_DEBUG_GPR_PIX\t\t\t\t0x00000db6\n\n#define REG_A2XX_SQ_DEBUG_TB_STATUS_SEL\t\t\t\t0x00000db7\n\n#define REG_A2XX_SQ_DEBUG_VTX_TB_0\t\t\t\t0x00000db8\n\n#define REG_A2XX_SQ_DEBUG_VTX_TB_1\t\t\t\t0x00000db9\n\n#define REG_A2XX_SQ_DEBUG_VTX_TB_STATUS_REG\t\t\t0x00000dba\n\n#define REG_A2XX_SQ_DEBUG_VTX_TB_STATE_MEM\t\t\t0x00000dbb\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_0\t\t\t\t0x00000dbc\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_STATUS_REG_0\t\t\t0x00000dbd\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_STATUS_REG_1\t\t\t0x00000dbe\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_STATUS_REG_2\t\t\t0x00000dbf\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_STATUS_REG_3\t\t\t0x00000dc0\n\n#define REG_A2XX_SQ_DEBUG_PIX_TB_STATE_MEM\t\t\t0x00000dc1\n\n#define REG_A2XX_TC_CNTL_STATUS\t\t\t\t\t0x00000e00\n#define A2XX_TC_CNTL_STATUS_L2_INVALIDATE\t\t\t0x00000001\n\n#define REG_A2XX_TP0_CHICKEN\t\t\t\t\t0x00000e1e\n\n#define REG_A2XX_RB_BC_CONTROL\t\t\t\t\t0x00000f01\n#define A2XX_RB_BC_CONTROL_ACCUM_LINEAR_MODE_ENABLE\t\t0x00000001\n#define A2XX_RB_BC_CONTROL_ACCUM_TIMEOUT_SELECT__MASK\t\t0x00000006\n#define A2XX_RB_BC_CONTROL_ACCUM_TIMEOUT_SELECT__SHIFT\t\t1\nstatic inline uint32_t A2XX_RB_BC_CONTROL_ACCUM_TIMEOUT_SELECT(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_BC_CONTROL_ACCUM_TIMEOUT_SELECT__SHIFT) & A2XX_RB_BC_CONTROL_ACCUM_TIMEOUT_SELECT__MASK;\n}\n#define A2XX_RB_BC_CONTROL_DISABLE_EDRAM_CAM\t\t\t0x00000008\n#define A2XX_RB_BC_CONTROL_DISABLE_EZ_FAST_CONTEXT_SWITCH\t0x00000010\n#define A2XX_RB_BC_CONTROL_DISABLE_EZ_NULL_ZCMD_DROP\t\t0x00000020\n#define A2XX_RB_BC_CONTROL_DISABLE_LZ_NULL_ZCMD_DROP\t\t0x00000040\n#define A2XX_RB_BC_CONTROL_ENABLE_AZ_THROTTLE\t\t\t0x00000080\n#define A2XX_RB_BC_CONTROL_AZ_THROTTLE_COUNT__MASK\t\t0x00001f00\n#define A2XX_RB_BC_CONTROL_AZ_THROTTLE_COUNT__SHIFT\t\t8\nstatic inline uint32_t A2XX_RB_BC_CONTROL_AZ_THROTTLE_COUNT(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_BC_CONTROL_AZ_THROTTLE_COUNT__SHIFT) & A2XX_RB_BC_CONTROL_AZ_THROTTLE_COUNT__MASK;\n}\n#define A2XX_RB_BC_CONTROL_ENABLE_CRC_UPDATE\t\t\t0x00004000\n#define A2XX_RB_BC_CONTROL_CRC_MODE\t\t\t\t0x00008000\n#define A2XX_RB_BC_CONTROL_DISABLE_SAMPLE_COUNTERS\t\t0x00010000\n#define A2XX_RB_BC_CONTROL_DISABLE_ACCUM\t\t\t0x00020000\n#define A2XX_RB_BC_CONTROL_ACCUM_ALLOC_MASK__MASK\t\t0x003c0000\n#define A2XX_RB_BC_CONTROL_ACCUM_ALLOC_MASK__SHIFT\t\t18\nstatic inline uint32_t A2XX_RB_BC_CONTROL_ACCUM_ALLOC_MASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_BC_CONTROL_ACCUM_ALLOC_MASK__SHIFT) & A2XX_RB_BC_CONTROL_ACCUM_ALLOC_MASK__MASK;\n}\n#define A2XX_RB_BC_CONTROL_LINEAR_PERFORMANCE_ENABLE\t\t0x00400000\n#define A2XX_RB_BC_CONTROL_ACCUM_DATA_FIFO_LIMIT__MASK\t\t0x07800000\n#define A2XX_RB_BC_CONTROL_ACCUM_DATA_FIFO_LIMIT__SHIFT\t\t23\nstatic inline uint32_t A2XX_RB_BC_CONTROL_ACCUM_DATA_FIFO_LIMIT(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_BC_CONTROL_ACCUM_DATA_FIFO_LIMIT__SHIFT) & A2XX_RB_BC_CONTROL_ACCUM_DATA_FIFO_LIMIT__MASK;\n}\n#define A2XX_RB_BC_CONTROL_MEM_EXPORT_TIMEOUT_SELECT__MASK\t0x18000000\n#define A2XX_RB_BC_CONTROL_MEM_EXPORT_TIMEOUT_SELECT__SHIFT\t27\nstatic inline uint32_t A2XX_RB_BC_CONTROL_MEM_EXPORT_TIMEOUT_SELECT(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_BC_CONTROL_MEM_EXPORT_TIMEOUT_SELECT__SHIFT) & A2XX_RB_BC_CONTROL_MEM_EXPORT_TIMEOUT_SELECT__MASK;\n}\n#define A2XX_RB_BC_CONTROL_MEM_EXPORT_LINEAR_MODE_ENABLE\t0x20000000\n#define A2XX_RB_BC_CONTROL_CRC_SYSTEM\t\t\t\t0x40000000\n#define A2XX_RB_BC_CONTROL_RESERVED6\t\t\t\t0x80000000\n\n#define REG_A2XX_RB_EDRAM_INFO\t\t\t\t\t0x00000f02\n\n#define REG_A2XX_RB_DEBUG_CNTL\t\t\t\t\t0x00000f26\n\n#define REG_A2XX_RB_DEBUG_DATA\t\t\t\t\t0x00000f27\n\n#define REG_A2XX_RB_SURFACE_INFO\t\t\t\t0x00002000\n#define A2XX_RB_SURFACE_INFO_SURFACE_PITCH__MASK\t\t0x00003fff\n#define A2XX_RB_SURFACE_INFO_SURFACE_PITCH__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_SURFACE_INFO_SURFACE_PITCH(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_SURFACE_INFO_SURFACE_PITCH__SHIFT) & A2XX_RB_SURFACE_INFO_SURFACE_PITCH__MASK;\n}\n#define A2XX_RB_SURFACE_INFO_MSAA_SAMPLES__MASK\t\t\t0x0000c000\n#define A2XX_RB_SURFACE_INFO_MSAA_SAMPLES__SHIFT\t\t14\nstatic inline uint32_t A2XX_RB_SURFACE_INFO_MSAA_SAMPLES(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_SURFACE_INFO_MSAA_SAMPLES__SHIFT) & A2XX_RB_SURFACE_INFO_MSAA_SAMPLES__MASK;\n}\n\n#define REG_A2XX_RB_COLOR_INFO\t\t\t\t\t0x00002001\n#define A2XX_RB_COLOR_INFO_FORMAT__MASK\t\t\t\t0x0000000f\n#define A2XX_RB_COLOR_INFO_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_COLOR_INFO_FORMAT(enum a2xx_colorformatx val)\n{\n\treturn ((val) << A2XX_RB_COLOR_INFO_FORMAT__SHIFT) & A2XX_RB_COLOR_INFO_FORMAT__MASK;\n}\n#define A2XX_RB_COLOR_INFO_ROUND_MODE__MASK\t\t\t0x00000030\n#define A2XX_RB_COLOR_INFO_ROUND_MODE__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_RB_COLOR_INFO_ROUND_MODE(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLOR_INFO_ROUND_MODE__SHIFT) & A2XX_RB_COLOR_INFO_ROUND_MODE__MASK;\n}\n#define A2XX_RB_COLOR_INFO_LINEAR\t\t\t\t0x00000040\n#define A2XX_RB_COLOR_INFO_ENDIAN__MASK\t\t\t\t0x00000180\n#define A2XX_RB_COLOR_INFO_ENDIAN__SHIFT\t\t\t7\nstatic inline uint32_t A2XX_RB_COLOR_INFO_ENDIAN(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLOR_INFO_ENDIAN__SHIFT) & A2XX_RB_COLOR_INFO_ENDIAN__MASK;\n}\n#define A2XX_RB_COLOR_INFO_SWAP__MASK\t\t\t\t0x00000600\n#define A2XX_RB_COLOR_INFO_SWAP__SHIFT\t\t\t\t9\nstatic inline uint32_t A2XX_RB_COLOR_INFO_SWAP(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLOR_INFO_SWAP__SHIFT) & A2XX_RB_COLOR_INFO_SWAP__MASK;\n}\n#define A2XX_RB_COLOR_INFO_BASE__MASK\t\t\t\t0xfffff000\n#define A2XX_RB_COLOR_INFO_BASE__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_RB_COLOR_INFO_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A2XX_RB_COLOR_INFO_BASE__SHIFT) & A2XX_RB_COLOR_INFO_BASE__MASK;\n}\n\n#define REG_A2XX_RB_DEPTH_INFO\t\t\t\t\t0x00002002\n#define A2XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK\t\t\t0x00000001\n#define A2XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_DEPTH_INFO_DEPTH_FORMAT(enum adreno_rb_depth_format val)\n{\n\treturn ((val) << A2XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT) & A2XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK;\n}\n#define A2XX_RB_DEPTH_INFO_DEPTH_BASE__MASK\t\t\t0xfffff000\n#define A2XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_RB_DEPTH_INFO_DEPTH_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A2XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT) & A2XX_RB_DEPTH_INFO_DEPTH_BASE__MASK;\n}\n\n#define REG_A2XX_A225_RB_COLOR_INFO3\t\t\t\t0x00002005\n\n#define REG_A2XX_COHER_DEST_BASE_0\t\t\t\t0x00002006\n\n#define REG_A2XX_PA_SC_SCREEN_SCISSOR_TL\t\t\t0x0000200e\n#define A2XX_PA_SC_SCREEN_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A2XX_PA_SC_SCREEN_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A2XX_PA_SC_SCREEN_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_SCREEN_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_SCREEN_SCISSOR_TL_X__SHIFT) & A2XX_PA_SC_SCREEN_SCISSOR_TL_X__MASK;\n}\n#define A2XX_PA_SC_SCREEN_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A2XX_PA_SC_SCREEN_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SC_SCREEN_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_SCREEN_SCISSOR_TL_Y__SHIFT) & A2XX_PA_SC_SCREEN_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A2XX_PA_SC_SCREEN_SCISSOR_BR\t\t\t0x0000200f\n#define A2XX_PA_SC_SCREEN_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A2XX_PA_SC_SCREEN_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A2XX_PA_SC_SCREEN_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_SCREEN_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_SCREEN_SCISSOR_BR_X__SHIFT) & A2XX_PA_SC_SCREEN_SCISSOR_BR_X__MASK;\n}\n#define A2XX_PA_SC_SCREEN_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A2XX_PA_SC_SCREEN_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SC_SCREEN_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_SCREEN_SCISSOR_BR_Y__SHIFT) & A2XX_PA_SC_SCREEN_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A2XX_PA_SC_WINDOW_OFFSET\t\t\t\t0x00002080\n#define A2XX_PA_SC_WINDOW_OFFSET_X__MASK\t\t\t0x00007fff\n#define A2XX_PA_SC_WINDOW_OFFSET_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_WINDOW_OFFSET_X(int32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_OFFSET_X__SHIFT) & A2XX_PA_SC_WINDOW_OFFSET_X__MASK;\n}\n#define A2XX_PA_SC_WINDOW_OFFSET_Y__MASK\t\t\t0x7fff0000\n#define A2XX_PA_SC_WINDOW_OFFSET_Y__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SC_WINDOW_OFFSET_Y(int32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_OFFSET_Y__SHIFT) & A2XX_PA_SC_WINDOW_OFFSET_Y__MASK;\n}\n#define A2XX_PA_SC_WINDOW_OFFSET_DISABLE\t\t\t0x80000000\n\n#define REG_A2XX_PA_SC_WINDOW_SCISSOR_TL\t\t\t0x00002081\n#define A2XX_PA_SC_WINDOW_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A2XX_PA_SC_WINDOW_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A2XX_PA_SC_WINDOW_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_WINDOW_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOR_TL_X__MASK;\n}\n#define A2XX_PA_SC_WINDOW_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A2XX_PA_SC_WINDOW_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A2XX_PA_SC_WINDOW_SCISSOR_BR\t\t\t0x00002082\n#define A2XX_PA_SC_WINDOW_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A2XX_PA_SC_WINDOW_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A2XX_PA_SC_WINDOW_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_WINDOW_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOR_BR_X__MASK;\n}\n#define A2XX_PA_SC_WINDOW_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A2XX_PA_SC_WINDOW_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A2XX_UNKNOWN_2010\t\t\t\t\t0x00002010\n\n#define REG_A2XX_VGT_MAX_VTX_INDX\t\t\t\t0x00002100\n\n#define REG_A2XX_VGT_MIN_VTX_INDX\t\t\t\t0x00002101\n\n#define REG_A2XX_VGT_INDX_OFFSET\t\t\t\t0x00002102\n\n#define REG_A2XX_A225_PC_MULTI_PRIM_IB_RESET_INDX\t\t0x00002103\n\n#define REG_A2XX_RB_COLOR_MASK\t\t\t\t\t0x00002104\n#define A2XX_RB_COLOR_MASK_WRITE_RED\t\t\t\t0x00000001\n#define A2XX_RB_COLOR_MASK_WRITE_GREEN\t\t\t\t0x00000002\n#define A2XX_RB_COLOR_MASK_WRITE_BLUE\t\t\t\t0x00000004\n#define A2XX_RB_COLOR_MASK_WRITE_ALPHA\t\t\t\t0x00000008\n\n#define REG_A2XX_RB_BLEND_RED\t\t\t\t\t0x00002105\n\n#define REG_A2XX_RB_BLEND_GREEN\t\t\t\t\t0x00002106\n\n#define REG_A2XX_RB_BLEND_BLUE\t\t\t\t\t0x00002107\n\n#define REG_A2XX_RB_BLEND_ALPHA\t\t\t\t\t0x00002108\n\n#define REG_A2XX_RB_FOG_COLOR\t\t\t\t\t0x00002109\n#define A2XX_RB_FOG_COLOR_FOG_RED__MASK\t\t\t\t0x000000ff\n#define A2XX_RB_FOG_COLOR_FOG_RED__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_FOG_COLOR_FOG_RED(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_FOG_COLOR_FOG_RED__SHIFT) & A2XX_RB_FOG_COLOR_FOG_RED__MASK;\n}\n#define A2XX_RB_FOG_COLOR_FOG_GREEN__MASK\t\t\t0x0000ff00\n#define A2XX_RB_FOG_COLOR_FOG_GREEN__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_RB_FOG_COLOR_FOG_GREEN(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_FOG_COLOR_FOG_GREEN__SHIFT) & A2XX_RB_FOG_COLOR_FOG_GREEN__MASK;\n}\n#define A2XX_RB_FOG_COLOR_FOG_BLUE__MASK\t\t\t0x00ff0000\n#define A2XX_RB_FOG_COLOR_FOG_BLUE__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_RB_FOG_COLOR_FOG_BLUE(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_FOG_COLOR_FOG_BLUE__SHIFT) & A2XX_RB_FOG_COLOR_FOG_BLUE__MASK;\n}\n\n#define REG_A2XX_RB_STENCILREFMASK_BF\t\t\t\t0x0000210c\n#define A2XX_RB_STENCILREFMASK_BF_STENCILREF__MASK\t\t0x000000ff\n#define A2XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_BF_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT) & A2XX_RB_STENCILREFMASK_BF_STENCILREF__MASK;\n}\n#define A2XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK\t\t0x0000ff00\n#define A2XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_BF_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT) & A2XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK;\n}\n#define A2XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK\t0x00ff0000\n#define A2XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT\t16\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT) & A2XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A2XX_RB_STENCILREFMASK\t\t\t\t0x0000210d\n#define A2XX_RB_STENCILREFMASK_STENCILREF__MASK\t\t\t0x000000ff\n#define A2XX_RB_STENCILREFMASK_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A2XX_RB_STENCILREFMASK_STENCILREF__MASK;\n}\n#define A2XX_RB_STENCILREFMASK_STENCILMASK__MASK\t\t0x0000ff00\n#define A2XX_RB_STENCILREFMASK_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A2XX_RB_STENCILREFMASK_STENCILMASK__MASK;\n}\n#define A2XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK\t\t0x00ff0000\n#define A2XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT\t\t16\nstatic inline uint32_t A2XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A2XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A2XX_RB_ALPHA_REF\t\t\t\t\t0x0000210e\n\n#define REG_A2XX_PA_CL_VPORT_XSCALE\t\t\t\t0x0000210f\n#define A2XX_PA_CL_VPORT_XSCALE__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_XSCALE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_XSCALE(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_XSCALE__SHIFT) & A2XX_PA_CL_VPORT_XSCALE__MASK;\n}\n\n#define REG_A2XX_PA_CL_VPORT_XOFFSET\t\t\t\t0x00002110\n#define A2XX_PA_CL_VPORT_XOFFSET__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_XOFFSET__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_XOFFSET(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_XOFFSET__SHIFT) & A2XX_PA_CL_VPORT_XOFFSET__MASK;\n}\n\n#define REG_A2XX_PA_CL_VPORT_YSCALE\t\t\t\t0x00002111\n#define A2XX_PA_CL_VPORT_YSCALE__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_YSCALE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_YSCALE(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_YSCALE__SHIFT) & A2XX_PA_CL_VPORT_YSCALE__MASK;\n}\n\n#define REG_A2XX_PA_CL_VPORT_YOFFSET\t\t\t\t0x00002112\n#define A2XX_PA_CL_VPORT_YOFFSET__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_YOFFSET__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_YOFFSET(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_YOFFSET__SHIFT) & A2XX_PA_CL_VPORT_YOFFSET__MASK;\n}\n\n#define REG_A2XX_PA_CL_VPORT_ZSCALE\t\t\t\t0x00002113\n#define A2XX_PA_CL_VPORT_ZSCALE__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_ZSCALE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_ZSCALE(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_ZSCALE__SHIFT) & A2XX_PA_CL_VPORT_ZSCALE__MASK;\n}\n\n#define REG_A2XX_PA_CL_VPORT_ZOFFSET\t\t\t\t0x00002114\n#define A2XX_PA_CL_VPORT_ZOFFSET__MASK\t\t\t\t0xffffffff\n#define A2XX_PA_CL_VPORT_ZOFFSET__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_VPORT_ZOFFSET(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_VPORT_ZOFFSET__SHIFT) & A2XX_PA_CL_VPORT_ZOFFSET__MASK;\n}\n\n#define REG_A2XX_SQ_PROGRAM_CNTL\t\t\t\t0x00002180\n#define A2XX_SQ_PROGRAM_CNTL_VS_REGS__MASK\t\t\t0x000000ff\n#define A2XX_SQ_PROGRAM_CNTL_VS_REGS__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_SQ_PROGRAM_CNTL_VS_REGS(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PROGRAM_CNTL_VS_REGS__SHIFT) & A2XX_SQ_PROGRAM_CNTL_VS_REGS__MASK;\n}\n#define A2XX_SQ_PROGRAM_CNTL_PS_REGS__MASK\t\t\t0x0000ff00\n#define A2XX_SQ_PROGRAM_CNTL_PS_REGS__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_SQ_PROGRAM_CNTL_PS_REGS(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PROGRAM_CNTL_PS_REGS__SHIFT) & A2XX_SQ_PROGRAM_CNTL_PS_REGS__MASK;\n}\n#define A2XX_SQ_PROGRAM_CNTL_VS_RESOURCE\t\t\t0x00010000\n#define A2XX_SQ_PROGRAM_CNTL_PS_RESOURCE\t\t\t0x00020000\n#define A2XX_SQ_PROGRAM_CNTL_PARAM_GEN\t\t\t\t0x00040000\n#define A2XX_SQ_PROGRAM_CNTL_GEN_INDEX_PIX\t\t\t0x00080000\n#define A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_COUNT__MASK\t\t0x00f00000\n#define A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_COUNT__SHIFT\t\t20\nstatic inline uint32_t A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_COUNT(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_COUNT__SHIFT) & A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_COUNT__MASK;\n}\n#define A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_MODE__MASK\t\t0x07000000\n#define A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_MODE__SHIFT\t\t24\nstatic inline uint32_t A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_MODE(enum a2xx_sq_ps_vtx_mode val)\n{\n\treturn ((val) << A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_MODE__SHIFT) & A2XX_SQ_PROGRAM_CNTL_VS_EXPORT_MODE__MASK;\n}\n#define A2XX_SQ_PROGRAM_CNTL_PS_EXPORT_MODE__MASK\t\t0x78000000\n#define A2XX_SQ_PROGRAM_CNTL_PS_EXPORT_MODE__SHIFT\t\t27\nstatic inline uint32_t A2XX_SQ_PROGRAM_CNTL_PS_EXPORT_MODE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PROGRAM_CNTL_PS_EXPORT_MODE__SHIFT) & A2XX_SQ_PROGRAM_CNTL_PS_EXPORT_MODE__MASK;\n}\n#define A2XX_SQ_PROGRAM_CNTL_GEN_INDEX_VTX\t\t\t0x80000000\n\n#define REG_A2XX_SQ_CONTEXT_MISC\t\t\t\t0x00002181\n#define A2XX_SQ_CONTEXT_MISC_INST_PRED_OPTIMIZE\t\t\t0x00000001\n#define A2XX_SQ_CONTEXT_MISC_SC_OUTPUT_SCREEN_XY\t\t0x00000002\n#define A2XX_SQ_CONTEXT_MISC_SC_SAMPLE_CNTL__MASK\t\t0x0000000c\n#define A2XX_SQ_CONTEXT_MISC_SC_SAMPLE_CNTL__SHIFT\t\t2\nstatic inline uint32_t A2XX_SQ_CONTEXT_MISC_SC_SAMPLE_CNTL(enum a2xx_sq_sample_cntl val)\n{\n\treturn ((val) << A2XX_SQ_CONTEXT_MISC_SC_SAMPLE_CNTL__SHIFT) & A2XX_SQ_CONTEXT_MISC_SC_SAMPLE_CNTL__MASK;\n}\n#define A2XX_SQ_CONTEXT_MISC_PARAM_GEN_POS__MASK\t\t0x0000ff00\n#define A2XX_SQ_CONTEXT_MISC_PARAM_GEN_POS__SHIFT\t\t8\nstatic inline uint32_t A2XX_SQ_CONTEXT_MISC_PARAM_GEN_POS(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_CONTEXT_MISC_PARAM_GEN_POS__SHIFT) & A2XX_SQ_CONTEXT_MISC_PARAM_GEN_POS__MASK;\n}\n#define A2XX_SQ_CONTEXT_MISC_PERFCOUNTER_REF\t\t\t0x00010000\n#define A2XX_SQ_CONTEXT_MISC_YEILD_OPTIMIZE\t\t\t0x00020000\n#define A2XX_SQ_CONTEXT_MISC_TX_CACHE_SEL\t\t\t0x00040000\n\n#define REG_A2XX_SQ_INTERPOLATOR_CNTL\t\t\t\t0x00002182\n#define A2XX_SQ_INTERPOLATOR_CNTL_PARAM_SHADE__MASK\t\t0x0000ffff\n#define A2XX_SQ_INTERPOLATOR_CNTL_PARAM_SHADE__SHIFT\t\t0\nstatic inline uint32_t A2XX_SQ_INTERPOLATOR_CNTL_PARAM_SHADE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_INTERPOLATOR_CNTL_PARAM_SHADE__SHIFT) & A2XX_SQ_INTERPOLATOR_CNTL_PARAM_SHADE__MASK;\n}\n#define A2XX_SQ_INTERPOLATOR_CNTL_SAMPLING_PATTERN__MASK\t0xffff0000\n#define A2XX_SQ_INTERPOLATOR_CNTL_SAMPLING_PATTERN__SHIFT\t16\nstatic inline uint32_t A2XX_SQ_INTERPOLATOR_CNTL_SAMPLING_PATTERN(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_INTERPOLATOR_CNTL_SAMPLING_PATTERN__SHIFT) & A2XX_SQ_INTERPOLATOR_CNTL_SAMPLING_PATTERN__MASK;\n}\n\n#define REG_A2XX_SQ_WRAPPING_0\t\t\t\t\t0x00002183\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_0__MASK\t\t\t0x0000000f\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_0__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_0(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_0__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_0__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_1__MASK\t\t\t0x000000f0\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_1__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_1(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_1__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_1__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_2__MASK\t\t\t0x00000f00\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_2__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_2(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_2__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_2__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_3__MASK\t\t\t0x0000f000\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_3__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_3(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_3__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_3__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_4__MASK\t\t\t0x000f0000\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_4__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_4(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_4__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_4__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_5__MASK\t\t\t0x00f00000\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_5__SHIFT\t\t\t20\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_5(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_5__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_5__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_6__MASK\t\t\t0x0f000000\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_6__SHIFT\t\t\t24\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_6(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_6__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_6__MASK;\n}\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_7__MASK\t\t\t0xf0000000\n#define A2XX_SQ_WRAPPING_0_PARAM_WRAP_7__SHIFT\t\t\t28\nstatic inline uint32_t A2XX_SQ_WRAPPING_0_PARAM_WRAP_7(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_0_PARAM_WRAP_7__SHIFT) & A2XX_SQ_WRAPPING_0_PARAM_WRAP_7__MASK;\n}\n\n#define REG_A2XX_SQ_WRAPPING_1\t\t\t\t\t0x00002184\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_8__MASK\t\t\t0x0000000f\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_8__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_8(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_8__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_8__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_9__MASK\t\t\t0x000000f0\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_9__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_9(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_9__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_9__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_10__MASK\t\t\t0x00000f00\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_10__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_10(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_10__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_10__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_11__MASK\t\t\t0x0000f000\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_11__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_11(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_11__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_11__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_12__MASK\t\t\t0x000f0000\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_12__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_12(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_12__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_12__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_13__MASK\t\t\t0x00f00000\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_13__SHIFT\t\t\t20\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_13(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_13__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_13__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_14__MASK\t\t\t0x0f000000\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_14__SHIFT\t\t\t24\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_14(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_14__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_14__MASK;\n}\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_15__MASK\t\t\t0xf0000000\n#define A2XX_SQ_WRAPPING_1_PARAM_WRAP_15__SHIFT\t\t\t28\nstatic inline uint32_t A2XX_SQ_WRAPPING_1_PARAM_WRAP_15(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_WRAPPING_1_PARAM_WRAP_15__SHIFT) & A2XX_SQ_WRAPPING_1_PARAM_WRAP_15__MASK;\n}\n\n#define REG_A2XX_SQ_PS_PROGRAM\t\t\t\t\t0x000021f6\n#define A2XX_SQ_PS_PROGRAM_BASE__MASK\t\t\t\t0x00000fff\n#define A2XX_SQ_PS_PROGRAM_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_PS_PROGRAM_BASE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PS_PROGRAM_BASE__SHIFT) & A2XX_SQ_PS_PROGRAM_BASE__MASK;\n}\n#define A2XX_SQ_PS_PROGRAM_SIZE__MASK\t\t\t\t0x00fff000\n#define A2XX_SQ_PS_PROGRAM_SIZE__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_SQ_PS_PROGRAM_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PS_PROGRAM_SIZE__SHIFT) & A2XX_SQ_PS_PROGRAM_SIZE__MASK;\n}\n\n#define REG_A2XX_SQ_VS_PROGRAM\t\t\t\t\t0x000021f7\n#define A2XX_SQ_VS_PROGRAM_BASE__MASK\t\t\t\t0x00000fff\n#define A2XX_SQ_VS_PROGRAM_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_VS_PROGRAM_BASE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_VS_PROGRAM_BASE__SHIFT) & A2XX_SQ_VS_PROGRAM_BASE__MASK;\n}\n#define A2XX_SQ_VS_PROGRAM_SIZE__MASK\t\t\t\t0x00fff000\n#define A2XX_SQ_VS_PROGRAM_SIZE__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_SQ_VS_PROGRAM_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_VS_PROGRAM_SIZE__SHIFT) & A2XX_SQ_VS_PROGRAM_SIZE__MASK;\n}\n\n#define REG_A2XX_VGT_EVENT_INITIATOR\t\t\t\t0x000021f9\n\n#define REG_A2XX_VGT_DRAW_INITIATOR\t\t\t\t0x000021fc\n#define A2XX_VGT_DRAW_INITIATOR_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define A2XX_VGT_DRAW_INITIATOR_PRIM_TYPE__SHIFT\t\t0\nstatic inline uint32_t A2XX_VGT_DRAW_INITIATOR_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A2XX_VGT_DRAW_INITIATOR_PRIM_TYPE__SHIFT) & A2XX_VGT_DRAW_INITIATOR_PRIM_TYPE__MASK;\n}\n#define A2XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__MASK\t\t0x000000c0\n#define A2XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__SHIFT\t\t6\nstatic inline uint32_t A2XX_VGT_DRAW_INITIATOR_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A2XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__SHIFT) & A2XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__MASK;\n}\n#define A2XX_VGT_DRAW_INITIATOR_VIS_CULL__MASK\t\t\t0x00000600\n#define A2XX_VGT_DRAW_INITIATOR_VIS_CULL__SHIFT\t\t\t9\nstatic inline uint32_t A2XX_VGT_DRAW_INITIATOR_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A2XX_VGT_DRAW_INITIATOR_VIS_CULL__SHIFT) & A2XX_VGT_DRAW_INITIATOR_VIS_CULL__MASK;\n}\n#define A2XX_VGT_DRAW_INITIATOR_INDEX_SIZE__MASK\t\t0x00000800\n#define A2XX_VGT_DRAW_INITIATOR_INDEX_SIZE__SHIFT\t\t11\nstatic inline uint32_t A2XX_VGT_DRAW_INITIATOR_INDEX_SIZE(enum pc_di_index_size val)\n{\n\treturn ((val) << A2XX_VGT_DRAW_INITIATOR_INDEX_SIZE__SHIFT) & A2XX_VGT_DRAW_INITIATOR_INDEX_SIZE__MASK;\n}\n#define A2XX_VGT_DRAW_INITIATOR_NOT_EOP\t\t\t\t0x00001000\n#define A2XX_VGT_DRAW_INITIATOR_SMALL_INDEX\t\t\t0x00002000\n#define A2XX_VGT_DRAW_INITIATOR_PRE_DRAW_INITIATOR_ENABLE\t0x00004000\n#define A2XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__MASK\t\t0xff000000\n#define A2XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__SHIFT\t\t24\nstatic inline uint32_t A2XX_VGT_DRAW_INITIATOR_NUM_INSTANCES(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__SHIFT) & A2XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__MASK;\n}\n\n#define REG_A2XX_VGT_IMMED_DATA\t\t\t\t\t0x000021fd\n\n#define REG_A2XX_RB_DEPTHCONTROL\t\t\t\t0x00002200\n#define A2XX_RB_DEPTHCONTROL_STENCIL_ENABLE\t\t\t0x00000001\n#define A2XX_RB_DEPTHCONTROL_Z_ENABLE\t\t\t\t0x00000002\n#define A2XX_RB_DEPTHCONTROL_Z_WRITE_ENABLE\t\t\t0x00000004\n#define A2XX_RB_DEPTHCONTROL_EARLY_Z_ENABLE\t\t\t0x00000008\n#define A2XX_RB_DEPTHCONTROL_ZFUNC__MASK\t\t\t0x00000070\n#define A2XX_RB_DEPTHCONTROL_ZFUNC__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_ZFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_ZFUNC__SHIFT) & A2XX_RB_DEPTHCONTROL_ZFUNC__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_BACKFACE_ENABLE\t\t\t0x00000080\n#define A2XX_RB_DEPTHCONTROL_STENCILFUNC__MASK\t\t\t0x00000700\n#define A2XX_RB_DEPTHCONTROL_STENCILFUNC__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILFUNC__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILFUNC__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILFAIL__MASK\t\t\t0x00003800\n#define A2XX_RB_DEPTHCONTROL_STENCILFAIL__SHIFT\t\t\t11\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILFAIL__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILFAIL__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILZPASS__MASK\t\t\t0x0001c000\n#define A2XX_RB_DEPTHCONTROL_STENCILZPASS__SHIFT\t\t14\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILZPASS(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILZPASS__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILZPASS__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILZFAIL__MASK\t\t\t0x000e0000\n#define A2XX_RB_DEPTHCONTROL_STENCILZFAIL__SHIFT\t\t17\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILZFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILZFAIL__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILZFAIL__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILFUNC_BF__MASK\t\t0x00700000\n#define A2XX_RB_DEPTHCONTROL_STENCILFUNC_BF__SHIFT\t\t20\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILFUNC_BF(enum adreno_compare_func val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILFUNC_BF__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILFUNC_BF__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILFAIL_BF__MASK\t\t0x03800000\n#define A2XX_RB_DEPTHCONTROL_STENCILFAIL_BF__SHIFT\t\t23\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILFAIL_BF__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILFAIL_BF__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILZPASS_BF__MASK\t\t0x1c000000\n#define A2XX_RB_DEPTHCONTROL_STENCILZPASS_BF__SHIFT\t\t26\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILZPASS_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILZPASS_BF__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILZPASS_BF__MASK;\n}\n#define A2XX_RB_DEPTHCONTROL_STENCILZFAIL_BF__MASK\t\t0xe0000000\n#define A2XX_RB_DEPTHCONTROL_STENCILZFAIL_BF__SHIFT\t\t29\nstatic inline uint32_t A2XX_RB_DEPTHCONTROL_STENCILZFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A2XX_RB_DEPTHCONTROL_STENCILZFAIL_BF__SHIFT) & A2XX_RB_DEPTHCONTROL_STENCILZFAIL_BF__MASK;\n}\n\n#define REG_A2XX_RB_BLEND_CONTROL\t\t\t\t0x00002201\n#define A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND__MASK\t\t0x0000001f\n#define A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND__SHIFT) & A2XX_RB_BLEND_CONTROL_COLOR_SRCBLEND__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN__MASK\t\t0x000000e0\n#define A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN__SHIFT\t\t5\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN(enum a2xx_rb_blend_opcode val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN__SHIFT) & A2XX_RB_BLEND_CONTROL_COLOR_COMB_FCN__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND__MASK\t\t0x00001f00\n#define A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND__SHIFT\t\t8\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND__SHIFT) & A2XX_RB_BLEND_CONTROL_COLOR_DESTBLEND__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_ALPHA_SRCBLEND__MASK\t\t0x001f0000\n#define A2XX_RB_BLEND_CONTROL_ALPHA_SRCBLEND__SHIFT\t\t16\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_ALPHA_SRCBLEND(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_ALPHA_SRCBLEND__SHIFT) & A2XX_RB_BLEND_CONTROL_ALPHA_SRCBLEND__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN__MASK\t\t0x00e00000\n#define A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN__SHIFT\t\t21\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN(enum a2xx_rb_blend_opcode val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN__SHIFT) & A2XX_RB_BLEND_CONTROL_ALPHA_COMB_FCN__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND__MASK\t\t0x1f000000\n#define A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND__SHIFT\t\t24\nstatic inline uint32_t A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND__SHIFT) & A2XX_RB_BLEND_CONTROL_ALPHA_DESTBLEND__MASK;\n}\n#define A2XX_RB_BLEND_CONTROL_BLEND_FORCE_ENABLE\t\t0x20000000\n#define A2XX_RB_BLEND_CONTROL_BLEND_FORCE\t\t\t0x40000000\n\n#define REG_A2XX_RB_COLORCONTROL\t\t\t\t0x00002202\n#define A2XX_RB_COLORCONTROL_ALPHA_FUNC__MASK\t\t\t0x00000007\n#define A2XX_RB_COLORCONTROL_ALPHA_FUNC__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ALPHA_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ALPHA_FUNC__SHIFT) & A2XX_RB_COLORCONTROL_ALPHA_FUNC__MASK;\n}\n#define A2XX_RB_COLORCONTROL_ALPHA_TEST_ENABLE\t\t\t0x00000008\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_ENABLE\t\t0x00000010\n#define A2XX_RB_COLORCONTROL_BLEND_DISABLE\t\t\t0x00000020\n#define A2XX_RB_COLORCONTROL_VOB_ENABLE\t\t\t\t0x00000040\n#define A2XX_RB_COLORCONTROL_VS_EXPORTS_FOG\t\t\t0x00000080\n#define A2XX_RB_COLORCONTROL_ROP_CODE__MASK\t\t\t0x00000f00\n#define A2XX_RB_COLORCONTROL_ROP_CODE__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ROP_CODE(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ROP_CODE__SHIFT) & A2XX_RB_COLORCONTROL_ROP_CODE__MASK;\n}\n#define A2XX_RB_COLORCONTROL_DITHER_MODE__MASK\t\t\t0x00003000\n#define A2XX_RB_COLORCONTROL_DITHER_MODE__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_RB_COLORCONTROL_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_DITHER_MODE__SHIFT) & A2XX_RB_COLORCONTROL_DITHER_MODE__MASK;\n}\n#define A2XX_RB_COLORCONTROL_DITHER_TYPE__MASK\t\t\t0x0000c000\n#define A2XX_RB_COLORCONTROL_DITHER_TYPE__SHIFT\t\t\t14\nstatic inline uint32_t A2XX_RB_COLORCONTROL_DITHER_TYPE(enum a2xx_rb_dither_type val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_DITHER_TYPE__SHIFT) & A2XX_RB_COLORCONTROL_DITHER_TYPE__MASK;\n}\n#define A2XX_RB_COLORCONTROL_PIXEL_FOG\t\t\t\t0x00010000\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET0__MASK\t0x03000000\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET0__SHIFT\t24\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET0(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET0__SHIFT) & A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET0__MASK;\n}\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET1__MASK\t0x0c000000\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET1__SHIFT\t26\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET1(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET1__SHIFT) & A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET1__MASK;\n}\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET2__MASK\t0x30000000\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET2__SHIFT\t28\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET2(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET2__SHIFT) & A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET2__MASK;\n}\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET3__MASK\t0xc0000000\n#define A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET3__SHIFT\t30\nstatic inline uint32_t A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET3(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET3__SHIFT) & A2XX_RB_COLORCONTROL_ALPHA_TO_MASK_OFFSET3__MASK;\n}\n\n#define REG_A2XX_VGT_CURRENT_BIN_ID_MAX\t\t\t\t0x00002203\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_COLUMN__MASK\t\t0x00000007\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_COLUMN__SHIFT\t\t0\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MAX_COLUMN(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MAX_COLUMN__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MAX_COLUMN__MASK;\n}\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_ROW__MASK\t\t\t0x00000038\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_ROW__SHIFT\t\t\t3\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MAX_ROW(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MAX_ROW__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MAX_ROW__MASK;\n}\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_GUARD_BAND_MASK__MASK\t0x000001c0\n#define A2XX_VGT_CURRENT_BIN_ID_MAX_GUARD_BAND_MASK__SHIFT\t6\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MAX_GUARD_BAND_MASK(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MAX_GUARD_BAND_MASK__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MAX_GUARD_BAND_MASK__MASK;\n}\n\n#define REG_A2XX_PA_CL_CLIP_CNTL\t\t\t\t0x00002204\n#define A2XX_PA_CL_CLIP_CNTL_CLIP_DISABLE\t\t\t0x00010000\n#define A2XX_PA_CL_CLIP_CNTL_BOUNDARY_EDGE_FLAG_ENA\t\t0x00040000\n#define A2XX_PA_CL_CLIP_CNTL_DX_CLIP_SPACE_DEF__MASK\t\t0x00080000\n#define A2XX_PA_CL_CLIP_CNTL_DX_CLIP_SPACE_DEF__SHIFT\t\t19\nstatic inline uint32_t A2XX_PA_CL_CLIP_CNTL_DX_CLIP_SPACE_DEF(enum a2xx_dx_clip_space val)\n{\n\treturn ((val) << A2XX_PA_CL_CLIP_CNTL_DX_CLIP_SPACE_DEF__SHIFT) & A2XX_PA_CL_CLIP_CNTL_DX_CLIP_SPACE_DEF__MASK;\n}\n#define A2XX_PA_CL_CLIP_CNTL_DIS_CLIP_ERR_DETECT\t\t0x00100000\n#define A2XX_PA_CL_CLIP_CNTL_VTX_KILL_OR\t\t\t0x00200000\n#define A2XX_PA_CL_CLIP_CNTL_XY_NAN_RETAIN\t\t\t0x00400000\n#define A2XX_PA_CL_CLIP_CNTL_Z_NAN_RETAIN\t\t\t0x00800000\n#define A2XX_PA_CL_CLIP_CNTL_W_NAN_RETAIN\t\t\t0x01000000\n\n#define REG_A2XX_PA_SU_SC_MODE_CNTL\t\t\t\t0x00002205\n#define A2XX_PA_SU_SC_MODE_CNTL_CULL_FRONT\t\t\t0x00000001\n#define A2XX_PA_SU_SC_MODE_CNTL_CULL_BACK\t\t\t0x00000002\n#define A2XX_PA_SU_SC_MODE_CNTL_FACE\t\t\t\t0x00000004\n#define A2XX_PA_SU_SC_MODE_CNTL_POLYMODE__MASK\t\t\t0x00000018\n#define A2XX_PA_SU_SC_MODE_CNTL_POLYMODE__SHIFT\t\t\t3\nstatic inline uint32_t A2XX_PA_SU_SC_MODE_CNTL_POLYMODE(enum a2xx_pa_su_sc_polymode val)\n{\n\treturn ((val) << A2XX_PA_SU_SC_MODE_CNTL_POLYMODE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTL_POLYMODE__MASK;\n}\n#define A2XX_PA_SU_SC_MODE_CNTL_FRONT_PTYPE__MASK\t\t0x000000e0\n#define A2XX_PA_SU_SC_MODE_CNTL_FRONT_PTYPE__SHIFT\t\t5\nstatic inline uint32_t A2XX_PA_SU_SC_MODE_CNTL_FRONT_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A2XX_PA_SU_SC_MODE_CNTL_FRONT_PTYPE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTL_FRONT_PTYPE__MASK;\n}\n#define A2XX_PA_SU_SC_MODE_CNTL_BACK_PTYPE__MASK\t\t0x00000700\n#define A2XX_PA_SU_SC_MODE_CNTL_BACK_PTYPE__SHIFT\t\t8\nstatic inline uint32_t A2XX_PA_SU_SC_MODE_CNTL_BACK_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A2XX_PA_SU_SC_MODE_CNTL_BACK_PTYPE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTL_BACK_PTYPE__MASK;\n}\n#define A2XX_PA_SU_SC_MODE_CNTL_POLY_OFFSET_FRONT_ENABLE\t0x00000800\n#define A2XX_PA_SU_SC_MODE_CNTL_POLY_OFFSET_BACK_ENABLE\t\t0x00001000\n#define A2XX_PA_SU_SC_MODE_CNTL_POLY_OFFSET_PARA_ENABLE\t\t0x00002000\n#define A2XX_PA_SU_SC_MODE_CNTL_MSAA_ENABLE\t\t\t0x00008000\n#define A2XX_PA_SU_SC_MODE_CNTL_VTX_WINDOW_OFFSET_ENABLE\t0x00010000\n#define A2XX_PA_SU_SC_MODE_CNTL_LINE_STIPPLE_ENABLE\t\t0x00040000\n#define A2XX_PA_SU_SC_MODE_CNTL_PROVOKING_VTX_LAST\t\t0x00080000\n#define A2XX_PA_SU_SC_MODE_CNTL_PERSP_CORR_DIS\t\t\t0x00100000\n#define A2XX_PA_SU_SC_MODE_CNTL_MULTI_PRIM_IB_ENA\t\t0x00200000\n#define A2XX_PA_SU_SC_MODE_CNTL_QUAD_ORDER_ENABLE\t\t0x00800000\n#define A2XX_PA_SU_SC_MODE_CNTL_WAIT_RB_IDLE_ALL_TRI\t\t0x02000000\n#define A2XX_PA_SU_SC_MODE_CNTL_WAIT_RB_IDLE_FIRST_TRI_NEW_STATE\t0x04000000\n#define A2XX_PA_SU_SC_MODE_CNTL_CLAMPED_FACENESS\t\t0x10000000\n#define A2XX_PA_SU_SC_MODE_CNTL_ZERO_AREA_FACENESS\t\t0x20000000\n#define A2XX_PA_SU_SC_MODE_CNTL_FACE_KILL_ENABLE\t\t0x40000000\n#define A2XX_PA_SU_SC_MODE_CNTL_FACE_WRITE_ENABLE\t\t0x80000000\n\n#define REG_A2XX_PA_CL_VTE_CNTL\t\t\t\t\t0x00002206\n#define A2XX_PA_CL_VTE_CNTL_VPORT_X_SCALE_ENA\t\t\t0x00000001\n#define A2XX_PA_CL_VTE_CNTL_VPORT_X_OFFSET_ENA\t\t\t0x00000002\n#define A2XX_PA_CL_VTE_CNTL_VPORT_Y_SCALE_ENA\t\t\t0x00000004\n#define A2XX_PA_CL_VTE_CNTL_VPORT_Y_OFFSET_ENA\t\t\t0x00000008\n#define A2XX_PA_CL_VTE_CNTL_VPORT_Z_SCALE_ENA\t\t\t0x00000010\n#define A2XX_PA_CL_VTE_CNTL_VPORT_Z_OFFSET_ENA\t\t\t0x00000020\n#define A2XX_PA_CL_VTE_CNTL_VTX_XY_FMT\t\t\t\t0x00000100\n#define A2XX_PA_CL_VTE_CNTL_VTX_Z_FMT\t\t\t\t0x00000200\n#define A2XX_PA_CL_VTE_CNTL_VTX_W0_FMT\t\t\t\t0x00000400\n#define A2XX_PA_CL_VTE_CNTL_PERFCOUNTER_REF\t\t\t0x00000800\n\n#define REG_A2XX_VGT_CURRENT_BIN_ID_MIN\t\t\t\t0x00002207\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_COLUMN__MASK\t\t0x00000007\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_COLUMN__SHIFT\t\t0\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MIN_COLUMN(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MIN_COLUMN__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MIN_COLUMN__MASK;\n}\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_ROW__MASK\t\t\t0x00000038\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_ROW__SHIFT\t\t\t3\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MIN_ROW(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MIN_ROW__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MIN_ROW__MASK;\n}\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_GUARD_BAND_MASK__MASK\t0x000001c0\n#define A2XX_VGT_CURRENT_BIN_ID_MIN_GUARD_BAND_MASK__SHIFT\t6\nstatic inline uint32_t A2XX_VGT_CURRENT_BIN_ID_MIN_GUARD_BAND_MASK(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_CURRENT_BIN_ID_MIN_GUARD_BAND_MASK__SHIFT) & A2XX_VGT_CURRENT_BIN_ID_MIN_GUARD_BAND_MASK__MASK;\n}\n\n#define REG_A2XX_RB_MODECONTROL\t\t\t\t\t0x00002208\n#define A2XX_RB_MODECONTROL_EDRAM_MODE__MASK\t\t\t0x00000007\n#define A2XX_RB_MODECONTROL_EDRAM_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_MODECONTROL_EDRAM_MODE(enum a2xx_rb_edram_mode val)\n{\n\treturn ((val) << A2XX_RB_MODECONTROL_EDRAM_MODE__SHIFT) & A2XX_RB_MODECONTROL_EDRAM_MODE__MASK;\n}\n\n#define REG_A2XX_A220_RB_LRZ_VSC_CONTROL\t\t\t0x00002209\n\n#define REG_A2XX_RB_SAMPLE_POS\t\t\t\t\t0x0000220a\n\n#define REG_A2XX_CLEAR_COLOR\t\t\t\t\t0x0000220b\n#define A2XX_CLEAR_COLOR_RED__MASK\t\t\t\t0x000000ff\n#define A2XX_CLEAR_COLOR_RED__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_CLEAR_COLOR_RED(uint32_t val)\n{\n\treturn ((val) << A2XX_CLEAR_COLOR_RED__SHIFT) & A2XX_CLEAR_COLOR_RED__MASK;\n}\n#define A2XX_CLEAR_COLOR_GREEN__MASK\t\t\t\t0x0000ff00\n#define A2XX_CLEAR_COLOR_GREEN__SHIFT\t\t\t\t8\nstatic inline uint32_t A2XX_CLEAR_COLOR_GREEN(uint32_t val)\n{\n\treturn ((val) << A2XX_CLEAR_COLOR_GREEN__SHIFT) & A2XX_CLEAR_COLOR_GREEN__MASK;\n}\n#define A2XX_CLEAR_COLOR_BLUE__MASK\t\t\t\t0x00ff0000\n#define A2XX_CLEAR_COLOR_BLUE__SHIFT\t\t\t\t16\nstatic inline uint32_t A2XX_CLEAR_COLOR_BLUE(uint32_t val)\n{\n\treturn ((val) << A2XX_CLEAR_COLOR_BLUE__SHIFT) & A2XX_CLEAR_COLOR_BLUE__MASK;\n}\n#define A2XX_CLEAR_COLOR_ALPHA__MASK\t\t\t\t0xff000000\n#define A2XX_CLEAR_COLOR_ALPHA__SHIFT\t\t\t\t24\nstatic inline uint32_t A2XX_CLEAR_COLOR_ALPHA(uint32_t val)\n{\n\treturn ((val) << A2XX_CLEAR_COLOR_ALPHA__SHIFT) & A2XX_CLEAR_COLOR_ALPHA__MASK;\n}\n\n#define REG_A2XX_A220_GRAS_CONTROL\t\t\t\t0x00002210\n\n#define REG_A2XX_PA_SU_POINT_SIZE\t\t\t\t0x00002280\n#define A2XX_PA_SU_POINT_SIZE_HEIGHT__MASK\t\t\t0x0000ffff\n#define A2XX_PA_SU_POINT_SIZE_HEIGHT__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SU_POINT_SIZE_HEIGHT(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A2XX_PA_SU_POINT_SIZE_HEIGHT__SHIFT) & A2XX_PA_SU_POINT_SIZE_HEIGHT__MASK;\n}\n#define A2XX_PA_SU_POINT_SIZE_WIDTH__MASK\t\t\t0xffff0000\n#define A2XX_PA_SU_POINT_SIZE_WIDTH__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SU_POINT_SIZE_WIDTH(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A2XX_PA_SU_POINT_SIZE_WIDTH__SHIFT) & A2XX_PA_SU_POINT_SIZE_WIDTH__MASK;\n}\n\n#define REG_A2XX_PA_SU_POINT_MINMAX\t\t\t\t0x00002281\n#define A2XX_PA_SU_POINT_MINMAX_MIN__MASK\t\t\t0x0000ffff\n#define A2XX_PA_SU_POINT_MINMAX_MIN__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SU_POINT_MINMAX_MIN(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A2XX_PA_SU_POINT_MINMAX_MIN__SHIFT) & A2XX_PA_SU_POINT_MINMAX_MIN__MASK;\n}\n#define A2XX_PA_SU_POINT_MINMAX_MAX__MASK\t\t\t0xffff0000\n#define A2XX_PA_SU_POINT_MINMAX_MAX__SHIFT\t\t\t16\nstatic inline uint32_t A2XX_PA_SU_POINT_MINMAX_MAX(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A2XX_PA_SU_POINT_MINMAX_MAX__SHIFT) & A2XX_PA_SU_POINT_MINMAX_MAX__MASK;\n}\n\n#define REG_A2XX_PA_SU_LINE_CNTL\t\t\t\t0x00002282\n#define A2XX_PA_SU_LINE_CNTL_WIDTH__MASK\t\t\t0x0000ffff\n#define A2XX_PA_SU_LINE_CNTL_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SU_LINE_CNTL_WIDTH(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A2XX_PA_SU_LINE_CNTL_WIDTH__SHIFT) & A2XX_PA_SU_LINE_CNTL_WIDTH__MASK;\n}\n\n#define REG_A2XX_PA_SC_LINE_STIPPLE\t\t\t\t0x00002283\n#define A2XX_PA_SC_LINE_STIPPLE_LINE_PATTERN__MASK\t\t0x0000ffff\n#define A2XX_PA_SC_LINE_STIPPLE_LINE_PATTERN__SHIFT\t\t0\nstatic inline uint32_t A2XX_PA_SC_LINE_STIPPLE_LINE_PATTERN(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_LINE_STIPPLE_LINE_PATTERN__SHIFT) & A2XX_PA_SC_LINE_STIPPLE_LINE_PATTERN__MASK;\n}\n#define A2XX_PA_SC_LINE_STIPPLE_REPEAT_COUNT__MASK\t\t0x00ff0000\n#define A2XX_PA_SC_LINE_STIPPLE_REPEAT_COUNT__SHIFT\t\t16\nstatic inline uint32_t A2XX_PA_SC_LINE_STIPPLE_REPEAT_COUNT(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_LINE_STIPPLE_REPEAT_COUNT__SHIFT) & A2XX_PA_SC_LINE_STIPPLE_REPEAT_COUNT__MASK;\n}\n#define A2XX_PA_SC_LINE_STIPPLE_PATTERN_BIT_ORDER__MASK\t\t0x10000000\n#define A2XX_PA_SC_LINE_STIPPLE_PATTERN_BIT_ORDER__SHIFT\t28\nstatic inline uint32_t A2XX_PA_SC_LINE_STIPPLE_PATTERN_BIT_ORDER(enum a2xx_pa_sc_pattern_bit_order val)\n{\n\treturn ((val) << A2XX_PA_SC_LINE_STIPPLE_PATTERN_BIT_ORDER__SHIFT) & A2XX_PA_SC_LINE_STIPPLE_PATTERN_BIT_ORDER__MASK;\n}\n#define A2XX_PA_SC_LINE_STIPPLE_AUTO_RESET_CNTL__MASK\t\t0x60000000\n#define A2XX_PA_SC_LINE_STIPPLE_AUTO_RESET_CNTL__SHIFT\t\t29\nstatic inline uint32_t A2XX_PA_SC_LINE_STIPPLE_AUTO_RESET_CNTL(enum a2xx_pa_sc_auto_reset_cntl val)\n{\n\treturn ((val) << A2XX_PA_SC_LINE_STIPPLE_AUTO_RESET_CNTL__SHIFT) & A2XX_PA_SC_LINE_STIPPLE_AUTO_RESET_CNTL__MASK;\n}\n\n#define REG_A2XX_PA_SC_VIZ_QUERY\t\t\t\t0x00002293\n#define A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ENA\t\t\t0x00000001\n#define A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ID__MASK\t\t\t0x0000007e\n#define A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ID__SHIFT\t\t1\nstatic inline uint32_t A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ID(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ID__SHIFT) & A2XX_PA_SC_VIZ_QUERY_VIZ_QUERY_ID__MASK;\n}\n#define A2XX_PA_SC_VIZ_QUERY_KILL_PIX_POST_EARLY_Z\t\t0x00000100\n\n#define REG_A2XX_VGT_ENHANCE\t\t\t\t\t0x00002294\n\n#define REG_A2XX_PA_SC_LINE_CNTL\t\t\t\t0x00002300\n#define A2XX_PA_SC_LINE_CNTL_BRES_CNTL__MASK\t\t\t0x0000ffff\n#define A2XX_PA_SC_LINE_CNTL_BRES_CNTL__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SC_LINE_CNTL_BRES_CNTL(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_LINE_CNTL_BRES_CNTL__SHIFT) & A2XX_PA_SC_LINE_CNTL_BRES_CNTL__MASK;\n}\n#define A2XX_PA_SC_LINE_CNTL_USE_BRES_CNTL\t\t\t0x00000100\n#define A2XX_PA_SC_LINE_CNTL_EXPAND_LINE_WIDTH\t\t\t0x00000200\n#define A2XX_PA_SC_LINE_CNTL_LAST_PIXEL\t\t\t\t0x00000400\n\n#define REG_A2XX_PA_SC_AA_CONFIG\t\t\t\t0x00002301\n#define A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPLES__MASK\t\t0x00000007\n#define A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPLES__SHIFT\t\t0\nstatic inline uint32_t A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPLES(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPLES__SHIFT) & A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPLES__MASK;\n}\n#define A2XX_PA_SC_AA_CONFIG_MAX_SAMPLE_DIST__MASK\t\t0x0001e000\n#define A2XX_PA_SC_AA_CONFIG_MAX_SAMPLE_DIST__SHIFT\t\t13\nstatic inline uint32_t A2XX_PA_SC_AA_CONFIG_MAX_SAMPLE_DIST(uint32_t val)\n{\n\treturn ((val) << A2XX_PA_SC_AA_CONFIG_MAX_SAMPLE_DIST__SHIFT) & A2XX_PA_SC_AA_CONFIG_MAX_SAMPLE_DIST__MASK;\n}\n\n#define REG_A2XX_PA_SU_VTX_CNTL\t\t\t\t\t0x00002302\n#define A2XX_PA_SU_VTX_CNTL_PIX_CENTER__MASK\t\t\t0x00000001\n#define A2XX_PA_SU_VTX_CNTL_PIX_CENTER__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_SU_VTX_CNTL_PIX_CENTER(enum a2xx_pa_pixcenter val)\n{\n\treturn ((val) << A2XX_PA_SU_VTX_CNTL_PIX_CENTER__SHIFT) & A2XX_PA_SU_VTX_CNTL_PIX_CENTER__MASK;\n}\n#define A2XX_PA_SU_VTX_CNTL_ROUND_MODE__MASK\t\t\t0x00000006\n#define A2XX_PA_SU_VTX_CNTL_ROUND_MODE__SHIFT\t\t\t1\nstatic inline uint32_t A2XX_PA_SU_VTX_CNTL_ROUND_MODE(enum a2xx_pa_roundmode val)\n{\n\treturn ((val) << A2XX_PA_SU_VTX_CNTL_ROUND_MODE__SHIFT) & A2XX_PA_SU_VTX_CNTL_ROUND_MODE__MASK;\n}\n#define A2XX_PA_SU_VTX_CNTL_QUANT_MODE__MASK\t\t\t0x00000380\n#define A2XX_PA_SU_VTX_CNTL_QUANT_MODE__SHIFT\t\t\t7\nstatic inline uint32_t A2XX_PA_SU_VTX_CNTL_QUANT_MODE(enum a2xx_pa_quantmode val)\n{\n\treturn ((val) << A2XX_PA_SU_VTX_CNTL_QUANT_MODE__SHIFT) & A2XX_PA_SU_VTX_CNTL_QUANT_MODE__MASK;\n}\n\n#define REG_A2XX_PA_CL_GB_VERT_CLIP_ADJ\t\t\t\t0x00002303\n#define A2XX_PA_CL_GB_VERT_CLIP_ADJ__MASK\t\t\t0xffffffff\n#define A2XX_PA_CL_GB_VERT_CLIP_ADJ__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_GB_VERT_CLIP_ADJ(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_GB_VERT_CLIP_ADJ__SHIFT) & A2XX_PA_CL_GB_VERT_CLIP_ADJ__MASK;\n}\n\n#define REG_A2XX_PA_CL_GB_VERT_DISC_ADJ\t\t\t\t0x00002304\n#define A2XX_PA_CL_GB_VERT_DISC_ADJ__MASK\t\t\t0xffffffff\n#define A2XX_PA_CL_GB_VERT_DISC_ADJ__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_GB_VERT_DISC_ADJ(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_GB_VERT_DISC_ADJ__SHIFT) & A2XX_PA_CL_GB_VERT_DISC_ADJ__MASK;\n}\n\n#define REG_A2XX_PA_CL_GB_HORZ_CLIP_ADJ\t\t\t\t0x00002305\n#define A2XX_PA_CL_GB_HORZ_CLIP_ADJ__MASK\t\t\t0xffffffff\n#define A2XX_PA_CL_GB_HORZ_CLIP_ADJ__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_GB_HORZ_CLIP_ADJ(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_GB_HORZ_CLIP_ADJ__SHIFT) & A2XX_PA_CL_GB_HORZ_CLIP_ADJ__MASK;\n}\n\n#define REG_A2XX_PA_CL_GB_HORZ_DISC_ADJ\t\t\t\t0x00002306\n#define A2XX_PA_CL_GB_HORZ_DISC_ADJ__MASK\t\t\t0xffffffff\n#define A2XX_PA_CL_GB_HORZ_DISC_ADJ__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_PA_CL_GB_HORZ_DISC_ADJ(float val)\n{\n\treturn ((fui(val)) << A2XX_PA_CL_GB_HORZ_DISC_ADJ__SHIFT) & A2XX_PA_CL_GB_HORZ_DISC_ADJ__MASK;\n}\n\n#define REG_A2XX_SQ_VS_CONST\t\t\t\t\t0x00002307\n#define A2XX_SQ_VS_CONST_BASE__MASK\t\t\t\t0x000001ff\n#define A2XX_SQ_VS_CONST_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_VS_CONST_BASE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_VS_CONST_BASE__SHIFT) & A2XX_SQ_VS_CONST_BASE__MASK;\n}\n#define A2XX_SQ_VS_CONST_SIZE__MASK\t\t\t\t0x001ff000\n#define A2XX_SQ_VS_CONST_SIZE__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_SQ_VS_CONST_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_VS_CONST_SIZE__SHIFT) & A2XX_SQ_VS_CONST_SIZE__MASK;\n}\n\n#define REG_A2XX_SQ_PS_CONST\t\t\t\t\t0x00002308\n#define A2XX_SQ_PS_CONST_BASE__MASK\t\t\t\t0x000001ff\n#define A2XX_SQ_PS_CONST_BASE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_PS_CONST_BASE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PS_CONST_BASE__SHIFT) & A2XX_SQ_PS_CONST_BASE__MASK;\n}\n#define A2XX_SQ_PS_CONST_SIZE__MASK\t\t\t\t0x001ff000\n#define A2XX_SQ_PS_CONST_SIZE__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_SQ_PS_CONST_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_PS_CONST_SIZE__SHIFT) & A2XX_SQ_PS_CONST_SIZE__MASK;\n}\n\n#define REG_A2XX_SQ_DEBUG_MISC_0\t\t\t\t0x00002309\n\n#define REG_A2XX_SQ_DEBUG_MISC_1\t\t\t\t0x0000230a\n\n#define REG_A2XX_PA_SC_AA_MASK\t\t\t\t\t0x00002312\n\n#define REG_A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL\t\t\t0x00002316\n#define A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL_VTX_REUSE_DEPTH__MASK\t0x00000007\n#define A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL_VTX_REUSE_DEPTH__SHIFT\t0\nstatic inline uint32_t A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL_VTX_REUSE_DEPTH(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL_VTX_REUSE_DEPTH__SHIFT) & A2XX_VGT_VERTEX_REUSE_BLOCK_CNTL_VTX_REUSE_DEPTH__MASK;\n}\n\n#define REG_A2XX_VGT_OUT_DEALLOC_CNTL\t\t\t\t0x00002317\n#define A2XX_VGT_OUT_DEALLOC_CNTL_DEALLOC_DIST__MASK\t\t0x00000003\n#define A2XX_VGT_OUT_DEALLOC_CNTL_DEALLOC_DIST__SHIFT\t\t0\nstatic inline uint32_t A2XX_VGT_OUT_DEALLOC_CNTL_DEALLOC_DIST(uint32_t val)\n{\n\treturn ((val) << A2XX_VGT_OUT_DEALLOC_CNTL_DEALLOC_DIST__SHIFT) & A2XX_VGT_OUT_DEALLOC_CNTL_DEALLOC_DIST__MASK;\n}\n\n#define REG_A2XX_RB_COPY_CONTROL\t\t\t\t0x00002318\n#define A2XX_RB_COPY_CONTROL_COPY_SAMPLE_SELECT__MASK\t\t0x00000007\n#define A2XX_RB_COPY_CONTROL_COPY_SAMPLE_SELECT__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_COPY_CONTROL_COPY_SAMPLE_SELECT(enum a2xx_rb_copy_sample_select val)\n{\n\treturn ((val) << A2XX_RB_COPY_CONTROL_COPY_SAMPLE_SELECT__SHIFT) & A2XX_RB_COPY_CONTROL_COPY_SAMPLE_SELECT__MASK;\n}\n#define A2XX_RB_COPY_CONTROL_DEPTH_CLEAR_ENABLE\t\t\t0x00000008\n#define A2XX_RB_COPY_CONTROL_CLEAR_MASK__MASK\t\t\t0x000000f0\n#define A2XX_RB_COPY_CONTROL_CLEAR_MASK__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_RB_COPY_CONTROL_CLEAR_MASK(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COPY_CONTROL_CLEAR_MASK__SHIFT) & A2XX_RB_COPY_CONTROL_CLEAR_MASK__MASK;\n}\n\n#define REG_A2XX_RB_COPY_DEST_BASE\t\t\t\t0x00002319\n\n#define REG_A2XX_RB_COPY_DEST_PITCH\t\t\t\t0x0000231a\n#define A2XX_RB_COPY_DEST_PITCH__MASK\t\t\t\t0xffffffff\n#define A2XX_RB_COPY_DEST_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_RB_COPY_DEST_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A2XX_RB_COPY_DEST_PITCH__SHIFT) & A2XX_RB_COPY_DEST_PITCH__MASK;\n}\n\n#define REG_A2XX_RB_COPY_DEST_INFO\t\t\t\t0x0000231b\n#define A2XX_RB_COPY_DEST_INFO_DEST_ENDIAN__MASK\t\t0x00000007\n#define A2XX_RB_COPY_DEST_INFO_DEST_ENDIAN__SHIFT\t\t0\nstatic inline uint32_t A2XX_RB_COPY_DEST_INFO_DEST_ENDIAN(enum adreno_rb_surface_endian val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_INFO_DEST_ENDIAN__SHIFT) & A2XX_RB_COPY_DEST_INFO_DEST_ENDIAN__MASK;\n}\n#define A2XX_RB_COPY_DEST_INFO_LINEAR\t\t\t\t0x00000008\n#define A2XX_RB_COPY_DEST_INFO_FORMAT__MASK\t\t\t0x000000f0\n#define A2XX_RB_COPY_DEST_INFO_FORMAT__SHIFT\t\t\t4\nstatic inline uint32_t A2XX_RB_COPY_DEST_INFO_FORMAT(enum a2xx_colorformatx val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_INFO_FORMAT__SHIFT) & A2XX_RB_COPY_DEST_INFO_FORMAT__MASK;\n}\n#define A2XX_RB_COPY_DEST_INFO_SWAP__MASK\t\t\t0x00000300\n#define A2XX_RB_COPY_DEST_INFO_SWAP__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_RB_COPY_DEST_INFO_SWAP(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_INFO_SWAP__SHIFT) & A2XX_RB_COPY_DEST_INFO_SWAP__MASK;\n}\n#define A2XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK\t\t0x00000c00\n#define A2XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT\t\t10\nstatic inline uint32_t A2XX_RB_COPY_DEST_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT) & A2XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK;\n}\n#define A2XX_RB_COPY_DEST_INFO_DITHER_TYPE__MASK\t\t0x00003000\n#define A2XX_RB_COPY_DEST_INFO_DITHER_TYPE__SHIFT\t\t12\nstatic inline uint32_t A2XX_RB_COPY_DEST_INFO_DITHER_TYPE(enum a2xx_rb_dither_type val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_INFO_DITHER_TYPE__SHIFT) & A2XX_RB_COPY_DEST_INFO_DITHER_TYPE__MASK;\n}\n#define A2XX_RB_COPY_DEST_INFO_WRITE_RED\t\t\t0x00004000\n#define A2XX_RB_COPY_DEST_INFO_WRITE_GREEN\t\t\t0x00008000\n#define A2XX_RB_COPY_DEST_INFO_WRITE_BLUE\t\t\t0x00010000\n#define A2XX_RB_COPY_DEST_INFO_WRITE_ALPHA\t\t\t0x00020000\n\n#define REG_A2XX_RB_COPY_DEST_OFFSET\t\t\t\t0x0000231c\n#define A2XX_RB_COPY_DEST_OFFSET_X__MASK\t\t\t0x00001fff\n#define A2XX_RB_COPY_DEST_OFFSET_X__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_RB_COPY_DEST_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_OFFSET_X__SHIFT) & A2XX_RB_COPY_DEST_OFFSET_X__MASK;\n}\n#define A2XX_RB_COPY_DEST_OFFSET_Y__MASK\t\t\t0x03ffe000\n#define A2XX_RB_COPY_DEST_OFFSET_Y__SHIFT\t\t\t13\nstatic inline uint32_t A2XX_RB_COPY_DEST_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A2XX_RB_COPY_DEST_OFFSET_Y__SHIFT) & A2XX_RB_COPY_DEST_OFFSET_Y__MASK;\n}\n\n#define REG_A2XX_RB_DEPTH_CLEAR\t\t\t\t\t0x0000231d\n\n#define REG_A2XX_RB_SAMPLE_COUNT_CTL\t\t\t\t0x00002324\n\n#define REG_A2XX_RB_COLOR_DEST_MASK\t\t\t\t0x00002326\n\n#define REG_A2XX_A225_GRAS_UCP0X\t\t\t\t0x00002340\n\n#define REG_A2XX_A225_GRAS_UCP5W\t\t\t\t0x00002357\n\n#define REG_A2XX_A225_GRAS_UCP_ENABLED\t\t\t\t0x00002360\n\n#define REG_A2XX_PA_SU_POLY_OFFSET_FRONT_SCALE\t\t\t0x00002380\n\n#define REG_A2XX_PA_SU_POLY_OFFSET_FRONT_OFFSET\t\t\t0x00002381\n\n#define REG_A2XX_PA_SU_POLY_OFFSET_BACK_SCALE\t\t\t0x00002382\n\n#define REG_A2XX_PA_SU_POLY_OFFSET_BACK_OFFSET\t\t\t0x00002383\n\n#define REG_A2XX_SQ_CONSTANT_0\t\t\t\t\t0x00004000\n\n#define REG_A2XX_SQ_FETCH_0\t\t\t\t\t0x00004800\n\n#define REG_A2XX_SQ_CF_BOOLEANS\t\t\t\t\t0x00004900\n\n#define REG_A2XX_SQ_CF_LOOP\t\t\t\t\t0x00004908\n\n#define REG_A2XX_COHER_SIZE_PM4\t\t\t\t\t0x00000a29\n\n#define REG_A2XX_COHER_BASE_PM4\t\t\t\t\t0x00000a2a\n\n#define REG_A2XX_COHER_STATUS_PM4\t\t\t\t0x00000a2b\n\n#define REG_A2XX_PA_SU_PERFCOUNTER0_SELECT\t\t\t0x00000c88\n\n#define REG_A2XX_PA_SU_PERFCOUNTER1_SELECT\t\t\t0x00000c89\n\n#define REG_A2XX_PA_SU_PERFCOUNTER2_SELECT\t\t\t0x00000c8a\n\n#define REG_A2XX_PA_SU_PERFCOUNTER3_SELECT\t\t\t0x00000c8b\n\n#define REG_A2XX_PA_SU_PERFCOUNTER0_LOW\t\t\t\t0x00000c8c\n\n#define REG_A2XX_PA_SU_PERFCOUNTER0_HI\t\t\t\t0x00000c8d\n\n#define REG_A2XX_PA_SU_PERFCOUNTER1_LOW\t\t\t\t0x00000c8e\n\n#define REG_A2XX_PA_SU_PERFCOUNTER1_HI\t\t\t\t0x00000c8f\n\n#define REG_A2XX_PA_SU_PERFCOUNTER2_LOW\t\t\t\t0x00000c90\n\n#define REG_A2XX_PA_SU_PERFCOUNTER2_HI\t\t\t\t0x00000c91\n\n#define REG_A2XX_PA_SU_PERFCOUNTER3_LOW\t\t\t\t0x00000c92\n\n#define REG_A2XX_PA_SU_PERFCOUNTER3_HI\t\t\t\t0x00000c93\n\n#define REG_A2XX_PA_SC_PERFCOUNTER0_SELECT\t\t\t0x00000c98\n\n#define REG_A2XX_PA_SC_PERFCOUNTER0_LOW\t\t\t\t0x00000c99\n\n#define REG_A2XX_PA_SC_PERFCOUNTER0_HI\t\t\t\t0x00000c9a\n\n#define REG_A2XX_VGT_PERFCOUNTER0_SELECT\t\t\t0x00000c48\n\n#define REG_A2XX_VGT_PERFCOUNTER1_SELECT\t\t\t0x00000c49\n\n#define REG_A2XX_VGT_PERFCOUNTER2_SELECT\t\t\t0x00000c4a\n\n#define REG_A2XX_VGT_PERFCOUNTER3_SELECT\t\t\t0x00000c4b\n\n#define REG_A2XX_VGT_PERFCOUNTER0_LOW\t\t\t\t0x00000c4c\n\n#define REG_A2XX_VGT_PERFCOUNTER1_LOW\t\t\t\t0x00000c4e\n\n#define REG_A2XX_VGT_PERFCOUNTER2_LOW\t\t\t\t0x00000c50\n\n#define REG_A2XX_VGT_PERFCOUNTER3_LOW\t\t\t\t0x00000c52\n\n#define REG_A2XX_VGT_PERFCOUNTER0_HI\t\t\t\t0x00000c4d\n\n#define REG_A2XX_VGT_PERFCOUNTER1_HI\t\t\t\t0x00000c4f\n\n#define REG_A2XX_VGT_PERFCOUNTER2_HI\t\t\t\t0x00000c51\n\n#define REG_A2XX_VGT_PERFCOUNTER3_HI\t\t\t\t0x00000c53\n\n#define REG_A2XX_TCR_PERFCOUNTER0_SELECT\t\t\t0x00000e05\n\n#define REG_A2XX_TCR_PERFCOUNTER1_SELECT\t\t\t0x00000e08\n\n#define REG_A2XX_TCR_PERFCOUNTER0_HI\t\t\t\t0x00000e06\n\n#define REG_A2XX_TCR_PERFCOUNTER1_HI\t\t\t\t0x00000e09\n\n#define REG_A2XX_TCR_PERFCOUNTER0_LOW\t\t\t\t0x00000e07\n\n#define REG_A2XX_TCR_PERFCOUNTER1_LOW\t\t\t\t0x00000e0a\n\n#define REG_A2XX_TP0_PERFCOUNTER0_SELECT\t\t\t0x00000e1f\n\n#define REG_A2XX_TP0_PERFCOUNTER0_HI\t\t\t\t0x00000e20\n\n#define REG_A2XX_TP0_PERFCOUNTER0_LOW\t\t\t\t0x00000e21\n\n#define REG_A2XX_TP0_PERFCOUNTER1_SELECT\t\t\t0x00000e22\n\n#define REG_A2XX_TP0_PERFCOUNTER1_HI\t\t\t\t0x00000e23\n\n#define REG_A2XX_TP0_PERFCOUNTER1_LOW\t\t\t\t0x00000e24\n\n#define REG_A2XX_TCM_PERFCOUNTER0_SELECT\t\t\t0x00000e54\n\n#define REG_A2XX_TCM_PERFCOUNTER1_SELECT\t\t\t0x00000e57\n\n#define REG_A2XX_TCM_PERFCOUNTER0_HI\t\t\t\t0x00000e55\n\n#define REG_A2XX_TCM_PERFCOUNTER1_HI\t\t\t\t0x00000e58\n\n#define REG_A2XX_TCM_PERFCOUNTER0_LOW\t\t\t\t0x00000e56\n\n#define REG_A2XX_TCM_PERFCOUNTER1_LOW\t\t\t\t0x00000e59\n\n#define REG_A2XX_TCF_PERFCOUNTER0_SELECT\t\t\t0x00000e5a\n\n#define REG_A2XX_TCF_PERFCOUNTER1_SELECT\t\t\t0x00000e5d\n\n#define REG_A2XX_TCF_PERFCOUNTER2_SELECT\t\t\t0x00000e60\n\n#define REG_A2XX_TCF_PERFCOUNTER3_SELECT\t\t\t0x00000e63\n\n#define REG_A2XX_TCF_PERFCOUNTER4_SELECT\t\t\t0x00000e66\n\n#define REG_A2XX_TCF_PERFCOUNTER5_SELECT\t\t\t0x00000e69\n\n#define REG_A2XX_TCF_PERFCOUNTER6_SELECT\t\t\t0x00000e6c\n\n#define REG_A2XX_TCF_PERFCOUNTER7_SELECT\t\t\t0x00000e6f\n\n#define REG_A2XX_TCF_PERFCOUNTER8_SELECT\t\t\t0x00000e72\n\n#define REG_A2XX_TCF_PERFCOUNTER9_SELECT\t\t\t0x00000e75\n\n#define REG_A2XX_TCF_PERFCOUNTER10_SELECT\t\t\t0x00000e78\n\n#define REG_A2XX_TCF_PERFCOUNTER11_SELECT\t\t\t0x00000e7b\n\n#define REG_A2XX_TCF_PERFCOUNTER0_HI\t\t\t\t0x00000e5b\n\n#define REG_A2XX_TCF_PERFCOUNTER1_HI\t\t\t\t0x00000e5e\n\n#define REG_A2XX_TCF_PERFCOUNTER2_HI\t\t\t\t0x00000e61\n\n#define REG_A2XX_TCF_PERFCOUNTER3_HI\t\t\t\t0x00000e64\n\n#define REG_A2XX_TCF_PERFCOUNTER4_HI\t\t\t\t0x00000e67\n\n#define REG_A2XX_TCF_PERFCOUNTER5_HI\t\t\t\t0x00000e6a\n\n#define REG_A2XX_TCF_PERFCOUNTER6_HI\t\t\t\t0x00000e6d\n\n#define REG_A2XX_TCF_PERFCOUNTER7_HI\t\t\t\t0x00000e70\n\n#define REG_A2XX_TCF_PERFCOUNTER8_HI\t\t\t\t0x00000e73\n\n#define REG_A2XX_TCF_PERFCOUNTER9_HI\t\t\t\t0x00000e76\n\n#define REG_A2XX_TCF_PERFCOUNTER10_HI\t\t\t\t0x00000e79\n\n#define REG_A2XX_TCF_PERFCOUNTER11_HI\t\t\t\t0x00000e7c\n\n#define REG_A2XX_TCF_PERFCOUNTER0_LOW\t\t\t\t0x00000e5c\n\n#define REG_A2XX_TCF_PERFCOUNTER1_LOW\t\t\t\t0x00000e5f\n\n#define REG_A2XX_TCF_PERFCOUNTER2_LOW\t\t\t\t0x00000e62\n\n#define REG_A2XX_TCF_PERFCOUNTER3_LOW\t\t\t\t0x00000e65\n\n#define REG_A2XX_TCF_PERFCOUNTER4_LOW\t\t\t\t0x00000e68\n\n#define REG_A2XX_TCF_PERFCOUNTER5_LOW\t\t\t\t0x00000e6b\n\n#define REG_A2XX_TCF_PERFCOUNTER6_LOW\t\t\t\t0x00000e6e\n\n#define REG_A2XX_TCF_PERFCOUNTER7_LOW\t\t\t\t0x00000e71\n\n#define REG_A2XX_TCF_PERFCOUNTER8_LOW\t\t\t\t0x00000e74\n\n#define REG_A2XX_TCF_PERFCOUNTER9_LOW\t\t\t\t0x00000e77\n\n#define REG_A2XX_TCF_PERFCOUNTER10_LOW\t\t\t\t0x00000e7a\n\n#define REG_A2XX_TCF_PERFCOUNTER11_LOW\t\t\t\t0x00000e7d\n\n#define REG_A2XX_SQ_PERFCOUNTER0_SELECT\t\t\t\t0x00000dc8\n\n#define REG_A2XX_SQ_PERFCOUNTER1_SELECT\t\t\t\t0x00000dc9\n\n#define REG_A2XX_SQ_PERFCOUNTER2_SELECT\t\t\t\t0x00000dca\n\n#define REG_A2XX_SQ_PERFCOUNTER3_SELECT\t\t\t\t0x00000dcb\n\n#define REG_A2XX_SQ_PERFCOUNTER0_LOW\t\t\t\t0x00000dcc\n\n#define REG_A2XX_SQ_PERFCOUNTER0_HI\t\t\t\t0x00000dcd\n\n#define REG_A2XX_SQ_PERFCOUNTER1_LOW\t\t\t\t0x00000dce\n\n#define REG_A2XX_SQ_PERFCOUNTER1_HI\t\t\t\t0x00000dcf\n\n#define REG_A2XX_SQ_PERFCOUNTER2_LOW\t\t\t\t0x00000dd0\n\n#define REG_A2XX_SQ_PERFCOUNTER2_HI\t\t\t\t0x00000dd1\n\n#define REG_A2XX_SQ_PERFCOUNTER3_LOW\t\t\t\t0x00000dd2\n\n#define REG_A2XX_SQ_PERFCOUNTER3_HI\t\t\t\t0x00000dd3\n\n#define REG_A2XX_SX_PERFCOUNTER0_SELECT\t\t\t\t0x00000dd4\n\n#define REG_A2XX_SX_PERFCOUNTER0_LOW\t\t\t\t0x00000dd8\n\n#define REG_A2XX_SX_PERFCOUNTER0_HI\t\t\t\t0x00000dd9\n\n#define REG_A2XX_MH_PERFCOUNTER0_SELECT\t\t\t\t0x00000a46\n\n#define REG_A2XX_MH_PERFCOUNTER1_SELECT\t\t\t\t0x00000a4a\n\n#define REG_A2XX_MH_PERFCOUNTER0_CONFIG\t\t\t\t0x00000a47\n\n#define REG_A2XX_MH_PERFCOUNTER1_CONFIG\t\t\t\t0x00000a4b\n\n#define REG_A2XX_MH_PERFCOUNTER0_LOW\t\t\t\t0x00000a48\n\n#define REG_A2XX_MH_PERFCOUNTER1_LOW\t\t\t\t0x00000a4c\n\n#define REG_A2XX_MH_PERFCOUNTER0_HI\t\t\t\t0x00000a49\n\n#define REG_A2XX_MH_PERFCOUNTER1_HI\t\t\t\t0x00000a4d\n\n#define REG_A2XX_RB_PERFCOUNTER0_SELECT\t\t\t\t0x00000f04\n\n#define REG_A2XX_RB_PERFCOUNTER1_SELECT\t\t\t\t0x00000f05\n\n#define REG_A2XX_RB_PERFCOUNTER2_SELECT\t\t\t\t0x00000f06\n\n#define REG_A2XX_RB_PERFCOUNTER3_SELECT\t\t\t\t0x00000f07\n\n#define REG_A2XX_RB_PERFCOUNTER0_LOW\t\t\t\t0x00000f08\n\n#define REG_A2XX_RB_PERFCOUNTER0_HI\t\t\t\t0x00000f09\n\n#define REG_A2XX_RB_PERFCOUNTER1_LOW\t\t\t\t0x00000f0a\n\n#define REG_A2XX_RB_PERFCOUNTER1_HI\t\t\t\t0x00000f0b\n\n#define REG_A2XX_RB_PERFCOUNTER2_LOW\t\t\t\t0x00000f0c\n\n#define REG_A2XX_RB_PERFCOUNTER2_HI\t\t\t\t0x00000f0d\n\n#define REG_A2XX_RB_PERFCOUNTER3_LOW\t\t\t\t0x00000f0e\n\n#define REG_A2XX_RB_PERFCOUNTER3_HI\t\t\t\t0x00000f0f\n\n#define REG_A2XX_SQ_TEX_0\t\t\t\t\t0x00000000\n#define A2XX_SQ_TEX_0_TYPE__MASK\t\t\t\t0x00000003\n#define A2XX_SQ_TEX_0_TYPE__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_0_TYPE(enum sq_tex_type val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_TYPE__SHIFT) & A2XX_SQ_TEX_0_TYPE__MASK;\n}\n#define A2XX_SQ_TEX_0_SIGN_X__MASK\t\t\t\t0x0000000c\n#define A2XX_SQ_TEX_0_SIGN_X__SHIFT\t\t\t\t2\nstatic inline uint32_t A2XX_SQ_TEX_0_SIGN_X(enum sq_tex_sign val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_SIGN_X__SHIFT) & A2XX_SQ_TEX_0_SIGN_X__MASK;\n}\n#define A2XX_SQ_TEX_0_SIGN_Y__MASK\t\t\t\t0x00000030\n#define A2XX_SQ_TEX_0_SIGN_Y__SHIFT\t\t\t\t4\nstatic inline uint32_t A2XX_SQ_TEX_0_SIGN_Y(enum sq_tex_sign val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_SIGN_Y__SHIFT) & A2XX_SQ_TEX_0_SIGN_Y__MASK;\n}\n#define A2XX_SQ_TEX_0_SIGN_Z__MASK\t\t\t\t0x000000c0\n#define A2XX_SQ_TEX_0_SIGN_Z__SHIFT\t\t\t\t6\nstatic inline uint32_t A2XX_SQ_TEX_0_SIGN_Z(enum sq_tex_sign val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_SIGN_Z__SHIFT) & A2XX_SQ_TEX_0_SIGN_Z__MASK;\n}\n#define A2XX_SQ_TEX_0_SIGN_W__MASK\t\t\t\t0x00000300\n#define A2XX_SQ_TEX_0_SIGN_W__SHIFT\t\t\t\t8\nstatic inline uint32_t A2XX_SQ_TEX_0_SIGN_W(enum sq_tex_sign val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_SIGN_W__SHIFT) & A2XX_SQ_TEX_0_SIGN_W__MASK;\n}\n#define A2XX_SQ_TEX_0_CLAMP_X__MASK\t\t\t\t0x00001c00\n#define A2XX_SQ_TEX_0_CLAMP_X__SHIFT\t\t\t\t10\nstatic inline uint32_t A2XX_SQ_TEX_0_CLAMP_X(enum sq_tex_clamp val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_CLAMP_X__SHIFT) & A2XX_SQ_TEX_0_CLAMP_X__MASK;\n}\n#define A2XX_SQ_TEX_0_CLAMP_Y__MASK\t\t\t\t0x0000e000\n#define A2XX_SQ_TEX_0_CLAMP_Y__SHIFT\t\t\t\t13\nstatic inline uint32_t A2XX_SQ_TEX_0_CLAMP_Y(enum sq_tex_clamp val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_CLAMP_Y__SHIFT) & A2XX_SQ_TEX_0_CLAMP_Y__MASK;\n}\n#define A2XX_SQ_TEX_0_CLAMP_Z__MASK\t\t\t\t0x00070000\n#define A2XX_SQ_TEX_0_CLAMP_Z__SHIFT\t\t\t\t16\nstatic inline uint32_t A2XX_SQ_TEX_0_CLAMP_Z(enum sq_tex_clamp val)\n{\n\treturn ((val) << A2XX_SQ_TEX_0_CLAMP_Z__SHIFT) & A2XX_SQ_TEX_0_CLAMP_Z__MASK;\n}\n#define A2XX_SQ_TEX_0_PITCH__MASK\t\t\t\t0x7fc00000\n#define A2XX_SQ_TEX_0_PITCH__SHIFT\t\t\t\t22\nstatic inline uint32_t A2XX_SQ_TEX_0_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A2XX_SQ_TEX_0_PITCH__SHIFT) & A2XX_SQ_TEX_0_PITCH__MASK;\n}\n#define A2XX_SQ_TEX_0_TILED\t\t\t\t\t0x80000000\n\n#define REG_A2XX_SQ_TEX_1\t\t\t\t\t0x00000001\n#define A2XX_SQ_TEX_1_FORMAT__MASK\t\t\t\t0x0000003f\n#define A2XX_SQ_TEX_1_FORMAT__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_1_FORMAT(enum a2xx_sq_surfaceformat val)\n{\n\treturn ((val) << A2XX_SQ_TEX_1_FORMAT__SHIFT) & A2XX_SQ_TEX_1_FORMAT__MASK;\n}\n#define A2XX_SQ_TEX_1_ENDIANNESS__MASK\t\t\t\t0x000000c0\n#define A2XX_SQ_TEX_1_ENDIANNESS__SHIFT\t\t\t\t6\nstatic inline uint32_t A2XX_SQ_TEX_1_ENDIANNESS(enum sq_tex_endian val)\n{\n\treturn ((val) << A2XX_SQ_TEX_1_ENDIANNESS__SHIFT) & A2XX_SQ_TEX_1_ENDIANNESS__MASK;\n}\n#define A2XX_SQ_TEX_1_REQUEST_SIZE__MASK\t\t\t0x00000300\n#define A2XX_SQ_TEX_1_REQUEST_SIZE__SHIFT\t\t\t8\nstatic inline uint32_t A2XX_SQ_TEX_1_REQUEST_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_1_REQUEST_SIZE__SHIFT) & A2XX_SQ_TEX_1_REQUEST_SIZE__MASK;\n}\n#define A2XX_SQ_TEX_1_STACKED\t\t\t\t\t0x00000400\n#define A2XX_SQ_TEX_1_CLAMP_POLICY__MASK\t\t\t0x00000800\n#define A2XX_SQ_TEX_1_CLAMP_POLICY__SHIFT\t\t\t11\nstatic inline uint32_t A2XX_SQ_TEX_1_CLAMP_POLICY(enum sq_tex_clamp_policy val)\n{\n\treturn ((val) << A2XX_SQ_TEX_1_CLAMP_POLICY__SHIFT) & A2XX_SQ_TEX_1_CLAMP_POLICY__MASK;\n}\n#define A2XX_SQ_TEX_1_BASE_ADDRESS__MASK\t\t\t0xfffff000\n#define A2XX_SQ_TEX_1_BASE_ADDRESS__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_SQ_TEX_1_BASE_ADDRESS(uint32_t val)\n{\n\treturn ((val >> 12) << A2XX_SQ_TEX_1_BASE_ADDRESS__SHIFT) & A2XX_SQ_TEX_1_BASE_ADDRESS__MASK;\n}\n\n#define REG_A2XX_SQ_TEX_2\t\t\t\t\t0x00000002\n#define A2XX_SQ_TEX_2_WIDTH__MASK\t\t\t\t0x00001fff\n#define A2XX_SQ_TEX_2_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_2_WIDTH(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_2_WIDTH__SHIFT) & A2XX_SQ_TEX_2_WIDTH__MASK;\n}\n#define A2XX_SQ_TEX_2_HEIGHT__MASK\t\t\t\t0x03ffe000\n#define A2XX_SQ_TEX_2_HEIGHT__SHIFT\t\t\t\t13\nstatic inline uint32_t A2XX_SQ_TEX_2_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_2_HEIGHT__SHIFT) & A2XX_SQ_TEX_2_HEIGHT__MASK;\n}\n#define A2XX_SQ_TEX_2_DEPTH__MASK\t\t\t\t0xfc000000\n#define A2XX_SQ_TEX_2_DEPTH__SHIFT\t\t\t\t26\nstatic inline uint32_t A2XX_SQ_TEX_2_DEPTH(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_2_DEPTH__SHIFT) & A2XX_SQ_TEX_2_DEPTH__MASK;\n}\n\n#define REG_A2XX_SQ_TEX_3\t\t\t\t\t0x00000003\n#define A2XX_SQ_TEX_3_NUM_FORMAT__MASK\t\t\t\t0x00000001\n#define A2XX_SQ_TEX_3_NUM_FORMAT__SHIFT\t\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_3_NUM_FORMAT(enum sq_tex_num_format val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_NUM_FORMAT__SHIFT) & A2XX_SQ_TEX_3_NUM_FORMAT__MASK;\n}\n#define A2XX_SQ_TEX_3_SWIZ_X__MASK\t\t\t\t0x0000000e\n#define A2XX_SQ_TEX_3_SWIZ_X__SHIFT\t\t\t\t1\nstatic inline uint32_t A2XX_SQ_TEX_3_SWIZ_X(enum sq_tex_swiz val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_SWIZ_X__SHIFT) & A2XX_SQ_TEX_3_SWIZ_X__MASK;\n}\n#define A2XX_SQ_TEX_3_SWIZ_Y__MASK\t\t\t\t0x00000070\n#define A2XX_SQ_TEX_3_SWIZ_Y__SHIFT\t\t\t\t4\nstatic inline uint32_t A2XX_SQ_TEX_3_SWIZ_Y(enum sq_tex_swiz val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_SWIZ_Y__SHIFT) & A2XX_SQ_TEX_3_SWIZ_Y__MASK;\n}\n#define A2XX_SQ_TEX_3_SWIZ_Z__MASK\t\t\t\t0x00000380\n#define A2XX_SQ_TEX_3_SWIZ_Z__SHIFT\t\t\t\t7\nstatic inline uint32_t A2XX_SQ_TEX_3_SWIZ_Z(enum sq_tex_swiz val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_SWIZ_Z__SHIFT) & A2XX_SQ_TEX_3_SWIZ_Z__MASK;\n}\n#define A2XX_SQ_TEX_3_SWIZ_W__MASK\t\t\t\t0x00001c00\n#define A2XX_SQ_TEX_3_SWIZ_W__SHIFT\t\t\t\t10\nstatic inline uint32_t A2XX_SQ_TEX_3_SWIZ_W(enum sq_tex_swiz val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_SWIZ_W__SHIFT) & A2XX_SQ_TEX_3_SWIZ_W__MASK;\n}\n#define A2XX_SQ_TEX_3_EXP_ADJUST__MASK\t\t\t\t0x0007e000\n#define A2XX_SQ_TEX_3_EXP_ADJUST__SHIFT\t\t\t\t13\nstatic inline uint32_t A2XX_SQ_TEX_3_EXP_ADJUST(int32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_EXP_ADJUST__SHIFT) & A2XX_SQ_TEX_3_EXP_ADJUST__MASK;\n}\n#define A2XX_SQ_TEX_3_XY_MAG_FILTER__MASK\t\t\t0x00180000\n#define A2XX_SQ_TEX_3_XY_MAG_FILTER__SHIFT\t\t\t19\nstatic inline uint32_t A2XX_SQ_TEX_3_XY_MAG_FILTER(enum sq_tex_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_XY_MAG_FILTER__SHIFT) & A2XX_SQ_TEX_3_XY_MAG_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_3_XY_MIN_FILTER__MASK\t\t\t0x00600000\n#define A2XX_SQ_TEX_3_XY_MIN_FILTER__SHIFT\t\t\t21\nstatic inline uint32_t A2XX_SQ_TEX_3_XY_MIN_FILTER(enum sq_tex_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_XY_MIN_FILTER__SHIFT) & A2XX_SQ_TEX_3_XY_MIN_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_3_MIP_FILTER__MASK\t\t\t\t0x01800000\n#define A2XX_SQ_TEX_3_MIP_FILTER__SHIFT\t\t\t\t23\nstatic inline uint32_t A2XX_SQ_TEX_3_MIP_FILTER(enum sq_tex_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_MIP_FILTER__SHIFT) & A2XX_SQ_TEX_3_MIP_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_3_ANISO_FILTER__MASK\t\t\t0x0e000000\n#define A2XX_SQ_TEX_3_ANISO_FILTER__SHIFT\t\t\t25\nstatic inline uint32_t A2XX_SQ_TEX_3_ANISO_FILTER(enum sq_tex_aniso_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_ANISO_FILTER__SHIFT) & A2XX_SQ_TEX_3_ANISO_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_3_BORDER_SIZE__MASK\t\t\t\t0x80000000\n#define A2XX_SQ_TEX_3_BORDER_SIZE__SHIFT\t\t\t31\nstatic inline uint32_t A2XX_SQ_TEX_3_BORDER_SIZE(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_3_BORDER_SIZE__SHIFT) & A2XX_SQ_TEX_3_BORDER_SIZE__MASK;\n}\n\n#define REG_A2XX_SQ_TEX_4\t\t\t\t\t0x00000004\n#define A2XX_SQ_TEX_4_VOL_MAG_FILTER__MASK\t\t\t0x00000001\n#define A2XX_SQ_TEX_4_VOL_MAG_FILTER__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_4_VOL_MAG_FILTER(enum sq_tex_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_VOL_MAG_FILTER__SHIFT) & A2XX_SQ_TEX_4_VOL_MAG_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_4_VOL_MIN_FILTER__MASK\t\t\t0x00000002\n#define A2XX_SQ_TEX_4_VOL_MIN_FILTER__SHIFT\t\t\t1\nstatic inline uint32_t A2XX_SQ_TEX_4_VOL_MIN_FILTER(enum sq_tex_filter val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_VOL_MIN_FILTER__SHIFT) & A2XX_SQ_TEX_4_VOL_MIN_FILTER__MASK;\n}\n#define A2XX_SQ_TEX_4_MIP_MIN_LEVEL__MASK\t\t\t0x0000003c\n#define A2XX_SQ_TEX_4_MIP_MIN_LEVEL__SHIFT\t\t\t2\nstatic inline uint32_t A2XX_SQ_TEX_4_MIP_MIN_LEVEL(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_MIP_MIN_LEVEL__SHIFT) & A2XX_SQ_TEX_4_MIP_MIN_LEVEL__MASK;\n}\n#define A2XX_SQ_TEX_4_MIP_MAX_LEVEL__MASK\t\t\t0x000003c0\n#define A2XX_SQ_TEX_4_MIP_MAX_LEVEL__SHIFT\t\t\t6\nstatic inline uint32_t A2XX_SQ_TEX_4_MIP_MAX_LEVEL(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_MIP_MAX_LEVEL__SHIFT) & A2XX_SQ_TEX_4_MIP_MAX_LEVEL__MASK;\n}\n#define A2XX_SQ_TEX_4_MAX_ANISO_WALK\t\t\t\t0x00000400\n#define A2XX_SQ_TEX_4_MIN_ANISO_WALK\t\t\t\t0x00000800\n#define A2XX_SQ_TEX_4_LOD_BIAS__MASK\t\t\t\t0x003ff000\n#define A2XX_SQ_TEX_4_LOD_BIAS__SHIFT\t\t\t\t12\nstatic inline uint32_t A2XX_SQ_TEX_4_LOD_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 32.0))) << A2XX_SQ_TEX_4_LOD_BIAS__SHIFT) & A2XX_SQ_TEX_4_LOD_BIAS__MASK;\n}\n#define A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_H__MASK\t\t\t0x07c00000\n#define A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_H__SHIFT\t\t\t22\nstatic inline uint32_t A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_H(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_H__SHIFT) & A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_H__MASK;\n}\n#define A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_V__MASK\t\t\t0xf8000000\n#define A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_V__SHIFT\t\t\t27\nstatic inline uint32_t A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_V(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_V__SHIFT) & A2XX_SQ_TEX_4_GRAD_EXP_ADJUST_V__MASK;\n}\n\n#define REG_A2XX_SQ_TEX_5\t\t\t\t\t0x00000005\n#define A2XX_SQ_TEX_5_BORDER_COLOR__MASK\t\t\t0x00000003\n#define A2XX_SQ_TEX_5_BORDER_COLOR__SHIFT\t\t\t0\nstatic inline uint32_t A2XX_SQ_TEX_5_BORDER_COLOR(enum sq_tex_border_color val)\n{\n\treturn ((val) << A2XX_SQ_TEX_5_BORDER_COLOR__SHIFT) & A2XX_SQ_TEX_5_BORDER_COLOR__MASK;\n}\n#define A2XX_SQ_TEX_5_FORCE_BCW_MAX\t\t\t\t0x00000004\n#define A2XX_SQ_TEX_5_TRI_CLAMP__MASK\t\t\t\t0x00000018\n#define A2XX_SQ_TEX_5_TRI_CLAMP__SHIFT\t\t\t\t3\nstatic inline uint32_t A2XX_SQ_TEX_5_TRI_CLAMP(uint32_t val)\n{\n\treturn ((val) << A2XX_SQ_TEX_5_TRI_CLAMP__SHIFT) & A2XX_SQ_TEX_5_TRI_CLAMP__MASK;\n}\n#define A2XX_SQ_TEX_5_ANISO_BIAS__MASK\t\t\t\t0x000001e0\n#define A2XX_SQ_TEX_5_ANISO_BIAS__SHIFT\t\t\t\t5\nstatic inline uint32_t A2XX_SQ_TEX_5_ANISO_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 1.0))) << A2XX_SQ_TEX_5_ANISO_BIAS__SHIFT) & A2XX_SQ_TEX_5_ANISO_BIAS__MASK;\n}\n#define A2XX_SQ_TEX_5_DIMENSION__MASK\t\t\t\t0x00000600\n#define A2XX_SQ_TEX_5_DIMENSION__SHIFT\t\t\t\t9\nstatic inline uint32_t A2XX_SQ_TEX_5_DIMENSION(enum sq_tex_dimension val)\n{\n\treturn ((val) << A2XX_SQ_TEX_5_DIMENSION__SHIFT) & A2XX_SQ_TEX_5_DIMENSION__MASK;\n}\n#define A2XX_SQ_TEX_5_PACKED_MIPS\t\t\t\t0x00000800\n#define A2XX_SQ_TEX_5_MIP_ADDRESS__MASK\t\t\t\t0xfffff000\n#define A2XX_SQ_TEX_5_MIP_ADDRESS__SHIFT\t\t\t12\nstatic inline uint32_t A2XX_SQ_TEX_5_MIP_ADDRESS(uint32_t val)\n{\n\treturn ((val >> 12) << A2XX_SQ_TEX_5_MIP_ADDRESS__SHIFT) & A2XX_SQ_TEX_5_MIP_ADDRESS__MASK;\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}