Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Sat Feb 16 19:27:29 2019
| Host              : della2.princeton.edu running 64-bit Springdale Linux release 7.6 (Verona)
| Command           : report_timing -cell WRAPPER_INST/CL -delay_type max -max_paths 10 -sort_by group -input_pins -file /tigress/gchirkov/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/build/reports/19_02_16-162632.postroute_design_timing_max.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.080ns (2.365%)  route 3.303ns (97.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 7.272 - 3.749 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 0.871ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.793ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.140     3.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y564        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.430 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/Q
                         net (fo=26, routed)          3.303     6.733    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_write_data[16]
    SLICE_X66Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.749     7.272    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X66Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[16]/C
                         clock pessimism             -0.479     6.794                     
                         clock uncertainty           -0.069     6.725                     
    SLICE_X66Y505        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.750    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[16]
  -------------------------------------------------------------------
                         required time                          6.750                     
                         arrival time                          -6.733                     
  -------------------------------------------------------------------
                         slack                                  0.017                     

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.080ns (2.382%)  route 3.278ns (97.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 7.272 - 3.749 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 0.871ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.793ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.140     3.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/input_rst_mmcm_reg
    SLICE_X53Y564        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y564        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.430 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[16].sync_reg_reg[1]/Q
                         net (fo=26, routed)          3.278     6.708    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_write_data[16]
    SLICE_X66Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[16]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.749     7.272    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X66Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[16]/C
                         clock pessimism             -0.479     6.794                     
                         clock uncertainty           -0.069     6.725                     
    SLICE_X66Y505        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.750    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[16]
  -------------------------------------------------------------------
                         required time                          6.750                     
                         arrival time                          -6.708                     
  -------------------------------------------------------------------
                         slack                                  0.042                     

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[454]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.320ns (9.479%)  route 3.056ns (90.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.262 - 3.749 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.871ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.793ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.102     3.312    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y210        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y210        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[9])
                                                      0.219     3.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[9]
                         net (fo=82, routed)          2.998     6.529    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in21_in
    SLICE_X60Y463                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[454]_i_1/I0
    SLICE_X60Y463        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     6.630 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[454]_i_1/O
                         net (fo=1, routed)           0.058     6.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_123
    SLICE_X60Y463        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[454]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.739     7.262    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X60Y463        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[454]/C
                         clock pessimism             -0.487     6.776                     
                         clock uncertainty           -0.069     6.707                     
    SLICE_X60Y463        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.732    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[454]
  -------------------------------------------------------------------
                         required time                          6.732                     
                         arrival time                          -6.688                     
  -------------------------------------------------------------------
                         slack                                  0.044                     

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.129ns (3.782%)  route 3.282ns (96.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 7.313 - 3.749 ) 
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.871ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.793ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.144     3.354    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X50Y523        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y523        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.432 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/Q
                         net (fo=84, routed)          3.216     6.648    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/Q[1]
    SLICE_X59Y487                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[18]_i_1/I1
    SLICE_X59Y487        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     6.699 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[18]_i_1/O
                         net (fo=1, routed)           0.066     6.765    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[18]_i_1_n_0
    SLICE_X59Y487        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.790     7.313    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    SLICE_X59Y487        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[18]/C
                         clock pessimism             -0.431     6.882                     
                         clock uncertainty           -0.069     6.813                     
    SLICE_X59Y487        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.838    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[18]
  -------------------------------------------------------------------
                         required time                          6.838                     
                         arrival time                          -6.765                     
  -------------------------------------------------------------------
                         slack                                  0.073                     

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.328ns (9.809%)  route 3.016ns (90.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 7.262 - 3.749 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.871ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.793ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.102     3.312    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y210        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y210        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[9])
                                                      0.219     3.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[9]
                         net (fo=82, routed)          2.998     6.529    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_1_in21_in
    SLICE_X60Y463                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[462]_i_1/I0
    SLICE_X60Y463        LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.109     6.638 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[462]_i_1/O
                         net (fo=1, routed)           0.018     6.656    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_115
    SLICE_X60Y463        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[462]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.739     7.262    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X60Y463        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[462]/C
                         clock pessimism             -0.487     6.776                     
                         clock uncertainty           -0.069     6.707                     
    SLICE_X60Y463        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     6.732    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[462]
  -------------------------------------------------------------------
                         required time                          6.732                     
                         arrival time                          -6.656                     
  -------------------------------------------------------------------
                         slack                                  0.076                     

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.316ns (9.530%)  route 3.000ns (90.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 7.253 - 3.749 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.871ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.793ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.102     3.312    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y210        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y210        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[2])
                                                      0.219     3.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[2]
                         net (fo=82, routed)          2.949     6.480    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in19_in
    SLICE_X58Y458                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[149]_i_1/I2
    SLICE_X58Y458        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     6.577 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[149]_i_1/O
                         net (fo=1, routed)           0.051     6.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_428
    SLICE_X58Y458        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[149]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.730     7.253    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X58Y458        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[149]/C
                         clock pessimism             -0.487     6.767                     
                         clock uncertainty           -0.069     6.698                     
    SLICE_X58Y458        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.723    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[149]
  -------------------------------------------------------------------
                         required time                          6.723                     
                         arrival time                          -6.628                     
  -------------------------------------------------------------------
                         slack                                  0.095                     

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.146ns (4.308%)  route 3.243ns (95.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 7.313 - 3.749 ) 
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.871ns, distribution 1.273ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.793ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.144     3.354    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X50Y523        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y523        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.432 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row_reg[1]/Q
                         net (fo=84, routed)          3.216     6.648    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/Q[1]
    SLICE_X59Y487                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[25]_i_1/I2
    SLICE_X59Y487        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     6.716 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[25]_i_1/O
                         net (fo=1, routed)           0.027     6.743    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel[25]_i_1_n_0
    SLICE_X59Y487        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.790     7.313    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    SLICE_X59Y487        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[25]/C
                         clock pessimism             -0.431     6.882                     
                         clock uncertainty           -0.069     6.813                     
    SLICE_X59Y487        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.838    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/sel_reg[25]
  -------------------------------------------------------------------
                         required time                          6.838                     
                         arrival time                          -6.743                     
  -------------------------------------------------------------------
                         slack                                  0.095                     

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.337ns (10.197%)  route 2.968ns (89.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 7.253 - 3.749 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.871ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.793ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.102     3.312    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y210        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y210        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[2])
                                                      0.219     3.531 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[2]
                         net (fo=82, routed)          2.949     6.480    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in19_in
    SLICE_X58Y458                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[157]_i_1/I2
    SLICE_X58Y458        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     6.598 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[157]_i_1/O
                         net (fo=1, routed)           0.019     6.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_420
    SLICE_X58Y458        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[157]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.730     7.253    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X58Y458        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[157]/C
                         clock pessimism             -0.487     6.767                     
                         clock uncertainty           -0.069     6.698                     
    SLICE_X58Y458        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.723    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[157]
  -------------------------------------------------------------------
                         required time                          6.723                     
                         arrival time                          -6.617                     
  -------------------------------------------------------------------
                         slack                                  0.106                     

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.077ns (2.246%)  route 3.352ns (97.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 7.246 - 3.749 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.871ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.793ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.963     3.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X70Y513        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X70Y513        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.250 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][2]/Q
                         net (fo=78, routed)          3.352     6.602    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/sel[0]
    SLICE_X58Y453        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.723     7.246    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X58Y453        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]/C
                         clock pessimism             -0.487     6.760                     
                         clock uncertainty           -0.069     6.691                     
    SLICE_X58Y453        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.716    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wosp_reg[2]
  -------------------------------------------------------------------
                         required time                          6.716                     
                         arrival time                          -6.602                     
  -------------------------------------------------------------------
                         slack                                  0.114                     

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.203ns (5.957%)  route 3.205ns (94.043%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 7.093 - 3.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.854ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.777ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.950     3.038    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X126Y722       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y722       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.150     6.267    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/ADDRA1
    SLICE_X121Y695                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/RAMA_D1/RADR1
    SLICE_X121Y695       RAMD32 (Prop_E6LUT_SLICEM_RADR1_O)
                                                      0.124     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/RAMA_D1/O
                         net (fo=1, routed)           0.055     6.446    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_w[119]
    SLICE_X121Y695       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[119]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.693     7.093    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/input_rst_mmcm_reg
    SLICE_X121Y695       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[119]/C
                         clock pessimism             -0.487     6.606                     
                         clock uncertainty           -0.069     6.538                     
    SLICE_X121Y695       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.563    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[119]
  -------------------------------------------------------------------
                         required time                          6.563                     
                         arrival time                          -6.446                     
  -------------------------------------------------------------------
                         slack                                  0.117                     

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[493]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.202ns (5.962%)  route 3.186ns (94.038%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 7.078 - 3.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.854ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.777ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.950     3.038    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X126Y722       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y722       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.127     6.244    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/ADDRC1
    SLICE_X125Y698                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/RAMC_D1/RADR1
    SLICE_X125Y698       RAMD32 (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.123     6.367 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/RAMC_D1/O
                         net (fo=1, routed)           0.059     6.426    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_w[493]
    SLICE_X125Y698       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[493]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.678     7.078    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/input_rst_mmcm_reg
    SLICE_X125Y698       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[493]/C
                         clock pessimism             -0.487     6.591                     
                         clock uncertainty           -0.069     6.523                     
    SLICE_X125Y698       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.548    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[493]
  -------------------------------------------------------------------
                         required time                          6.548                     
                         arrival time                          -6.426                     
  -------------------------------------------------------------------
                         slack                                  0.122                     

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.305ns (9.245%)  route 2.994ns (90.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 7.270 - 3.749 ) 
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.871ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.793ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.102     3.312    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/input_rst_mmcm_reg
    RAMB18_X4Y210        RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X4Y210        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215     3.527 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[5]
                         net (fo=82, routed)          2.945     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in7_in
    SLICE_X55Y466                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[154]_i_1/I2
    SLICE_X55Y466        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[154]_i_1/O
                         net (fo=1, routed)           0.049     6.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_423
    SLICE_X55Y466        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[154]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.747     7.270    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/input_rst_mmcm_reg
    SLICE_X55Y466        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[154]/C
                         clock pessimism             -0.487     6.784                     
                         clock uncertainty           -0.069     6.715                     
    SLICE_X55Y466        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.740    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[154]
  -------------------------------------------------------------------
                         required time                          6.740                     
                         arrival time                          -6.611                     
  -------------------------------------------------------------------
                         slack                                  0.129                     

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 7.130 - 3.749 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.854ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.777ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.031     3.119    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X114Y795       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y795       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/Q
                         net (fo=98, routed)          3.172     6.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg_1
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.730     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[2]/C
                         clock pessimism             -0.487     6.643                     
                         clock uncertainty           -0.069     6.575                     
    SLICE_X112Y668       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.501    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[2]
  -------------------------------------------------------------------
                         required time                          6.501                     
                         arrival time                          -6.370                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 7.130 - 3.749 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.854ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.777ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.031     3.119    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X114Y795       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y795       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/Q
                         net (fo=98, routed)          3.172     6.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg_1
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.730     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[3]/C
                         clock pessimism             -0.487     6.643                     
                         clock uncertainty           -0.069     6.575                     
    SLICE_X112Y668       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.501    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[3]
  -------------------------------------------------------------------
                         required time                          6.501                     
                         arrival time                          -6.370                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 7.130 - 3.749 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.854ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.777ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.031     3.119    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X114Y795       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y795       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/Q
                         net (fo=98, routed)          3.172     6.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg_1
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[4]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.730     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[4]/C
                         clock pessimism             -0.487     6.643                     
                         clock uncertainty           -0.069     6.575                     
    SLICE_X112Y668       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.501    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[4]
  -------------------------------------------------------------------
                         required time                          6.501                     
                         arrival time                          -6.370                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 7.130 - 3.749 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.854ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.777ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.031     3.119    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X114Y795       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y795       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/Q
                         net (fo=98, routed)          3.172     6.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg_1
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[5]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.730     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[5]/C
                         clock pessimism             -0.487     6.643                     
                         clock uncertainty           -0.069     6.575                     
    SLICE_X112Y668       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     6.501    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[5]
  -------------------------------------------------------------------
                         required time                          6.501                     
                         arrival time                          -6.370                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.079ns (2.430%)  route 3.172ns (97.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 7.130 - 3.749 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.854ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.777ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.031     3.119    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X114Y795       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y795       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calDone_reg/Q
                         net (fo=98, routed)          3.172     6.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clear_fifo_rden_reg_1
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.730     7.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X112Y668       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[6]/C
                         clock pessimism             -0.487     6.643                     
                         clock uncertainty           -0.069     6.575                     
    SLICE_X112Y668       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     6.501    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[6]
  -------------------------------------------------------------------
                         required time                          6.501                     
                         arrival time                          -6.370                     
  -------------------------------------------------------------------
                         slack                                  0.131                     

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.218ns (6.425%)  route 3.175ns (93.575%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 7.093 - 3.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.854ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.777ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.950     3.038    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X126Y722       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y722       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.150     6.267    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/ADDRA1
    SLICE_X121Y695                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/RAMA/RADR1
    SLICE_X121Y695       RAMD32 (Prop_E5LUT_SLICEM_RADR1_O)
                                                      0.139     6.406 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[19].RAM32M0/RAMA/O
                         net (fo=1, routed)           0.025     6.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_w[118]
    SLICE_X121Y695       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[118]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.693     7.093    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/input_rst_mmcm_reg
    SLICE_X121Y695       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[118]/C
                         clock pessimism             -0.487     6.606                     
                         clock uncertainty           -0.069     6.538                     
    SLICE_X121Y695       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.563    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[118]
  -------------------------------------------------------------------
                         required time                          6.563                     
                         arrival time                          -6.431                     
  -------------------------------------------------------------------
                         slack                                  0.132                     

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.216ns (6.417%)  route 3.150ns (93.583%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.330ns = ( 7.078 - 3.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.854ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.777ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.950     3.038    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X126Y722       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y722       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.127     6.244    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/ADDRC1
    SLICE_X125Y698                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/RAMC/RADR1
    SLICE_X125Y698       RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.137     6.381 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[82].RAM32M0/RAMC/O
                         net (fo=1, routed)           0.023     6.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_w[492]
    SLICE_X125Y698       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[492]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.678     7.078    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/input_rst_mmcm_reg
    SLICE_X125Y698       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[492]/C
                         clock pessimism             -0.487     6.591                     
                         clock uncertainty           -0.069     6.523                     
    SLICE_X125Y698       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     6.548    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[492]
  -------------------------------------------------------------------
                         required time                          6.548                     
                         arrival time                          -6.404                     
  -------------------------------------------------------------------
                         slack                                  0.144                     

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__18/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.079ns (2.409%)  route 3.200ns (97.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 6.621 - 3.749 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.415ns (routing 0.171ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.155ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.415     2.558    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X49Y140        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/Q
                         net (fo=24, routed)          3.200     5.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r
    SLICE_X56Y215        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__18/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.166     6.621    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X56Y215        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__18/C
                         clock pessimism             -0.547     6.074                     
                         clock uncertainty           -0.069     6.005                     
    SLICE_X56Y215        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.030    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__18
  -------------------------------------------------------------------
                         required time                          6.030                     
                         arrival time                          -5.837                     
  -------------------------------------------------------------------
                         slack                                  0.193                     

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.202ns (6.095%)  route 3.112ns (93.905%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 7.077 - 3.749 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.854ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.777ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.950     3.038    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X126Y722       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y722       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[1][5]/Q
                         net (fo=580, routed)         3.046     6.163    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0/ADDRC1
    SLICE_X123Y701                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0/RAMC_D1/RADR1
    SLICE_X123Y701       RAMD32 (Prop_C6LUT_SLICEM_RADR1_O)
                                                      0.123     6.286 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buffer_ram[72].RAM32M0/RAMC_D1/O
                         net (fo=1, routed)           0.066     6.352    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_w[433]
    SLICE_X123Y701       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[433]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.677     7.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/input_rst_mmcm_reg
    SLICE_X123Y701       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[433]/C
                         clock pessimism             -0.487     6.590                     
                         clock uncertainty           -0.069     6.522                     
    SLICE_X123Y701       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.547    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_buf_out_data_reg[433]
  -------------------------------------------------------------------
                         required time                          6.547                     
                         arrival time                          -6.352                     
  -------------------------------------------------------------------
                         slack                                  0.195                     

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.731ns (23.452%)  route 2.386ns (76.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 6.576 - 3.749 ) 
    Source Clock Delay      (SCD):    2.660ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.171ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.155ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.517     2.660    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
    BITSLICE_RX_TX_X0Y54 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y54 RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[6])
                                                      0.731     3.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[6]
                         net (fo=2, routed)           2.386     5.777    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[230]
    SLICE_X55Y155        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[230]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.121     6.576    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X55Y155        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[230]/C
                         clock pessimism             -0.547     6.029                     
                         clock uncertainty           -0.069     5.960                     
    SLICE_X55Y155        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.985    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[230]
  -------------------------------------------------------------------
                         required time                          5.985                     
                         arrival time                          -5.777                     
  -------------------------------------------------------------------
                         slack                                  0.208                     

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__16/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.079ns (2.438%)  route 3.162ns (97.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 6.610 - 3.749 ) 
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.415ns (routing 0.171ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.155ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.415     2.558    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X49Y140        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y140        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r_reg/Q
                         net (fo=24, routed)          3.162     5.799    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/caldone_r
    SLICE_X55Y214        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__16/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.155     6.610    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/input_rst_mmcm_reg
    SLICE_X55Y214        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__16/C
                         clock pessimism             -0.547     6.063                     
                         clock uncertainty           -0.069     5.994                     
    SLICE_X55Y214        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.019    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_rep__16
  -------------------------------------------------------------------
                         required time                          6.019                     
                         arrival time                          -5.799                     
  -------------------------------------------------------------------
                         slack                                  0.220                     

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.079ns (2.364%)  route 3.263ns (97.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 6.734 - 3.749 ) 
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.171ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.155ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.438     2.581    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/input_rst_mmcm_reg
    SLICE_X53Y118        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/Q
                         net (fo=57, routed)          3.263     5.923    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_write_data[0]
    SLICE_X40Y173        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.279     6.734    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X40Y173        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[32]/C
                         clock pessimism             -0.547     6.187                     
                         clock uncertainty           -0.069     6.118                     
    SLICE_X40Y173        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.143    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_A_reg[32]
  -------------------------------------------------------------------
                         required time                          6.143                     
                         arrival time                          -5.923                     
  -------------------------------------------------------------------
                         slack                                  0.220                     

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.328ns  (logic 0.079ns (2.374%)  route 3.249ns (97.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.733 - 3.749 ) 
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.171ns, distribution 1.267ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.155ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.438     2.581    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/input_rst_mmcm_reg
    SLICE_X53Y118        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y118        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.660 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_write_data_sync/SYNC[0].sync_reg_reg[1]/Q
                         net (fo=57, routed)          3.249     5.909    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_write_data[0]
    SLICE_X40Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.278     6.733    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/input_rst_mmcm_reg
    SLICE_X40Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[32]/C
                         clock pessimism             -0.547     6.186                     
                         clock uncertainty           -0.069     6.117                     
    SLICE_X40Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.142    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_pre_reg[32]
  -------------------------------------------------------------------
                         required time                          6.142                     
                         arrival time                          -5.909                     
  -------------------------------------------------------------------
                         slack                                  0.233                     

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.584ns (18.712%)  route 2.537ns (81.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 6.611 - 3.749 ) 
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.496ns (routing 0.171ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.155ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.496     2.639    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y57 RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[0])
                                                      0.584     3.223 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[0]
                         net (fo=2, routed)           2.537     5.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[248]
    SLICE_X59Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[199]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.156     6.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X59Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[199]/C
                         clock pessimism             -0.547     6.064                     
                         clock uncertainty           -0.069     5.995                     
    SLICE_X59Y177        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     6.020    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[199]
  -------------------------------------------------------------------
                         required time                          6.020                     
                         arrival time                          -5.760                     
  -------------------------------------------------------------------
                         slack                                  0.260                     

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.731ns (23.819%)  route 2.338ns (76.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.586 - 3.749 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.508ns (routing 0.171ns, distribution 1.337ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.155ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.508     2.651    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y67 RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[6])
                                                      0.731     3.382 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/Q[6]
                         net (fo=2, routed)           2.338     5.720    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[102]
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[102]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.131     6.586    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[102]/C
                         clock pessimism             -0.547     6.039                     
                         clock uncertainty           -0.069     5.970                     
    SLICE_X56Y154        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.995    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[102]
  -------------------------------------------------------------------
                         required time                          5.995                     
                         arrival time                          -5.720                     
  -------------------------------------------------------------------
                         slack                                  0.275                     

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.651ns (21.082%)  route 2.437ns (78.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.586 - 3.749 ) 
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.488ns (routing 0.171ns, distribution 1.317ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.155ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.488     2.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y62 RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[4])
                                                      0.651     3.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[4]
                         net (fo=2, routed)           2.437     5.719    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[220]
    SLICE_X55Y168        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[227]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.131     6.586    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X55Y168        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[227]/C
                         clock pessimism             -0.547     6.039                     
                         clock uncertainty           -0.069     5.970                     
    SLICE_X55Y168        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.995    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[227]
  -------------------------------------------------------------------
                         required time                          5.995                     
                         arrival time                          -5.719                     
  -------------------------------------------------------------------
                         slack                                  0.276                     

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.626ns (19.648%)  route 2.560ns (80.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 6.687 - 3.749 ) 
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.490ns (routing 0.171ns, distribution 1.319ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.155ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.490     2.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
  -------------------------------------------------------------------    ----------------------------------
    BITSLICE_RX_TX_X0Y74 RXTX_BITSLICE (Prop_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_Q[1])
                                                      0.626     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/Q[1]
                         net (fo=2, routed)           2.560     5.819    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[109]_0[73]
    SLICE_X54Y162        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[73]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.232     6.687    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X54Y162        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[73]/C
                         clock pessimism             -0.547     6.140                     
                         clock uncertainty           -0.069     6.071                     
    SLICE_X54Y162        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.096    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_mcal_DQIn_reg[73]
  -------------------------------------------------------------------
                         required time                          6.096                     
                         arrival time                          -5.819                     
  -------------------------------------------------------------------
                         slack                                  0.277                     

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.238ns (7.225%)  route 3.056ns (92.775%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 6.679 - 3.749 ) 
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.368ns (routing 0.171ns, distribution 1.197ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.155ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.368     2.511    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/input_rst_mmcm_reg
    SLICE_X61Y199        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg_rep__1/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.590 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/axi_ctrl_top_0/axi_ctrl_reg_bank_0/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg_rep__1/Q
                         net (fo=126, routed)         1.820     4.410    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/inst_reg_logic_[3].genblk1_1.ecc_on_off_r_reg_rep__1
    SLICE_X56Y232                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6/I4
    SLICE_X56Y232        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     4.447 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0_i_6/O
                         net (fo=3, routed)           1.164     5.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/rd_data_mc2ni[36]
    SLICE_X64Y245                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/not_strict_mode.rd_buf.app_rd_data_ns[36]_i_1/I2
    SLICE_X64Y245        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.733 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/u_ddr_mc_ecc_dec_fix/not_strict_mode.rd_buf.app_rd_data_ns[36]_i_1/O
                         net (fo=1, routed)           0.072     5.805    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/rd_data_addr_dly_reg[4]_29[0]
    SLICE_X64Y245        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[36]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.224     6.679    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/input_rst_mmcm_reg
    SLICE_X64Y245        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[36]/C
                         clock pessimism             -0.547     6.132                     
                         clock uncertainty           -0.069     6.063                     
    SLICE_X64Y245        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.088    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[36]
  -------------------------------------------------------------------
                         required time                          6.088                     
                         arrival time                          -5.805                     
  -------------------------------------------------------------------
                         slack                                  0.283                     

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.129ns (4.080%)  route 3.033ns (95.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 7.267 - 3.749 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.157ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.519ns
    Common Clock Delay      (CCD):    2.474ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.956ns (routing 0.854ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.777ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.956     3.044    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/c0_ddr4_ui_clk
    SLICE_X118Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y660       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.123 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=10, routed)          1.815     4.938    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X106Y567       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.988 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.218     6.206    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X102Y628       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.867     7.267    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/C
                         clock pessimism             -0.483     6.784                     
                         inter-SLR compensation      -0.157     6.628                     
                         clock uncertainty           -0.069     6.559                     
    SLICE_X102Y628       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.493    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.493                     
                         arrival time                          -6.206                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.129ns (4.080%)  route 3.033ns (95.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 7.267 - 3.749 ) 
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.157ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.519ns
    Common Clock Delay      (CCD):    2.474ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.956ns (routing 0.854ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.777ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.956     3.044    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/c0_ddr4_ui_clk
    SLICE_X118Y660       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y660       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.123 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=10, routed)          1.815     4.938    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X106Y567       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.988 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.218     6.206    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X102Y628       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.867     7.267    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                         clock pessimism             -0.483     6.784                     
                         inter-SLR compensation      -0.157     6.628                     
                         clock uncertainty           -0.069     6.559                     
    SLICE_X102Y628       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.493    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.493                     
                         arrival time                          -6.206                     
  -------------------------------------------------------------------
                         slack                                  0.287                     

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        3.149ns  (logic 0.129ns (4.097%)  route 3.020ns (95.903%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
    SLICE_X118Y660       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=10, routed)          1.815     1.894    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X106Y567       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.944 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.205     3.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X103Y628       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X103Y628       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -3.149                     
  -------------------------------------------------------------------
                         slack                                  0.534                     

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        3.149ns  (logic 0.129ns (4.097%)  route 3.020ns (95.903%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
    SLICE_X118Y660       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=10, routed)          1.815     1.894    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/c0_ddr4_ui_clk_sync_rst
    SLR Crossing[2->1]   
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/I0
    SLICE_X106Y567       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.944 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__1/O
                         net (fo=4, routed)           1.205     3.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLR Crossing[1->2]   
    SLICE_X103Y628       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X103Y628       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -3.149                     
  -------------------------------------------------------------------
                         slack                                  0.534                     

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.078ns (3.714%)  route 2.022ns (96.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.993ns (routing 0.854ns, distribution 1.139ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.993     3.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X119Y771       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y771       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.159 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           2.022     5.181    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     5.725    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.725                     
                         arrival time                          -5.181                     
  -------------------------------------------------------------------
                         slack                                  0.545                     

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.076ns (3.817%)  route 1.915ns (96.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.472 - 3.749 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.854ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.998     3.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y769       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y769       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.915     5.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.103     6.280    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y88
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.397 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.472 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.981                     
                         clock uncertainty           -0.191     5.790                     
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.634    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.634                     
                         arrival time                          -5.077                     
  -------------------------------------------------------------------
                         slack                                  0.558                     

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.081ns (4.022%)  route 1.933ns (95.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 5.911 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.093ns (routing 0.083ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.933     4.456    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.093     5.719    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.836 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.364                     
                         clock uncertainty           -0.191     5.173                     
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.017    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.017                     
                         arrival time                          -4.456                     
  -------------------------------------------------------------------
                         slack                                  0.561                     

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.081ns (3.982%)  route 1.953ns (96.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 5.943 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.953     4.476    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.868 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.943 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.396                     
                         clock uncertainty           -0.191     5.205                     
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.049    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.049                     
                         arrival time                          -4.476                     
  -------------------------------------------------------------------
                         slack                                  0.573                     

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.079ns (3.755%)  route 2.025ns (96.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 6.484 - 3.749 ) 
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.993ns (routing 0.854ns, distribution 1.139ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.993     3.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X120Y772       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y772       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           2.025     5.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.099     6.276    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y92
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.402 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.484 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.993                     
                         clock uncertainty           -0.191     5.802                     
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.027     5.775    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.775                     
                         arrival time                          -5.185                     
  -------------------------------------------------------------------
                         slack                                  0.591                     

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.077ns (3.963%)  route 1.866ns (96.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.472 - 3.749 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.000ns (routing 0.854ns, distribution 1.146ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.000     3.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y769       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y769       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.165 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.866     5.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.103     6.280    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y88
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.397 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.472 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.981                     
                         clock uncertainty           -0.191     5.790                     
    BITSLICE_CONTROL_X1Y88
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.650    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.650                     
                         arrival time                          -5.031                     
  -------------------------------------------------------------------
                         slack                                  0.620                     

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.081ns (4.150%)  route 1.871ns (95.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 5.915 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.871     4.394    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.723    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.840 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.915 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.368                     
                         clock uncertainty           -0.191     5.177                     
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.021    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.021                     
                         arrival time                          -4.394                     
  -------------------------------------------------------------------
                         slack                                  0.627                     

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.081ns (4.448%)  route 1.740ns (95.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.420 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.740     5.160    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.795    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.795                     
                         arrival time                          -5.160                     
  -------------------------------------------------------------------
                         slack                                  0.635                     

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.081ns (4.290%)  route 1.807ns (95.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 6.676 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.420 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.807     5.227    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.098     6.484    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y78
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.676 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.197                     
                         clock uncertainty           -0.191     6.007                     
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.863    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.863                     
                         arrival time                          -5.227                     
  -------------------------------------------------------------------
                         slack                                  0.636                     

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.079ns (4.008%)  route 1.892ns (95.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 5.943 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.892     4.413    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.868 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.943 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.396                     
                         clock uncertainty           -0.191     5.205                     
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.061    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.061                     
                         arrival time                          -4.413                     
  -------------------------------------------------------------------
                         slack                                  0.648                     

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.212ns (7.491%)  route 2.618ns (92.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.235 - 3.749 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.871ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.793ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.974     3.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/c0_ddr4_ui_clk
    SLICE_X71Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y524        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.263 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.273     4.536    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/I0
    SLICE_X106Y567       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.669 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/O
                         net (fo=4, routed)           1.345     6.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X81Y502        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.712     7.235    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X81Y502        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/C
                         clock pessimism             -0.433     6.802                     
                         clock uncertainty           -0.069     6.733                     
    SLICE_X81Y502        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.667    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.667                     
                         arrival time                          -6.014                     
  -------------------------------------------------------------------
                         slack                                  0.653                     

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.212ns (7.491%)  route 2.618ns (92.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 7.235 - 3.749 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.974ns (routing 0.871ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.793ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.974     3.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/c0_ddr4_ui_clk
    SLICE_X71Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y524        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.263 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.273     4.536    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/I0
    SLICE_X106Y567       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.669 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/O
                         net (fo=4, routed)           1.345     6.014    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X81Y502        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.712     7.235    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X81Y502        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                         clock pessimism             -0.433     6.802                     
                         clock uncertainty           -0.069     6.733                     
    SLICE_X81Y502        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.667    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.667                     
                         arrival time                          -6.014                     
  -------------------------------------------------------------------
                         slack                                  0.653                     

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.079ns (3.549%)  route 2.147ns (96.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 6.655 - 3.749 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.992ns (routing 0.854ns, distribution 1.138ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.992     3.080    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X120Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y730       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.159 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.147     5.306    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.176                     
                         clock uncertainty           -0.191     5.985                     
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     5.963    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.963                     
                         arrival time                          -5.306                     
  -------------------------------------------------------------------
                         slack                                  0.658                     

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.079ns (3.570%)  route 2.134ns (96.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 6.649 - 3.749 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.991ns (routing 0.854ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.991     3.079    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X120Y733       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y733       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.158 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.134     5.292    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.649    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.170                     
                         clock uncertainty           -0.191     5.979                     
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     5.954    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.954                     
                         arrival time                          -5.292                     
  -------------------------------------------------------------------
                         slack                                  0.663                     

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.079ns (4.234%)  route 1.787ns (95.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 6.460 - 3.749 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.854ns, distribution 1.154ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.008     3.096    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y767       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y767       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.175 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=9, routed)           1.787     4.962    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.385 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.460 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.969                     
                         clock uncertainty           -0.191     5.778                     
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.625    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.625                     
                         arrival time                          -4.962                     
  -------------------------------------------------------------------
                         slack                                  0.664                     

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.078ns (3.669%)  route 2.048ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 6.053 - 3.749 ) 
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.341ns (routing 0.171ns, distribution 1.170ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.341     2.484    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X60Y176        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y176        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.562 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.048     4.610    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     5.719    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y12
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.836 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     6.040 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.053    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.506                     
                         clock uncertainty           -0.191     5.315                     
    BITSLICE_RX_TX_X0Y80 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.038     5.277    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.277                     
                         arrival time                          -4.610                     
  -------------------------------------------------------------------
                         slack                                  0.667                     

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.079ns (3.946%)  route 1.923ns (96.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 6.044 - 3.749 ) 
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.465ns (routing 0.171ns, distribution 1.294ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.465     2.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y183        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y183        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.687 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.923     4.610    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     5.722    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y9
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.828 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.903 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.029 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.044    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.497                     
                         clock uncertainty           -0.191     5.306                     
    BITSLICE_RX_TX_X0Y63 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.027     5.279    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.279                     
                         arrival time                          -4.610                     
  -------------------------------------------------------------------
                         slack                                  0.669                     

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.076ns (3.913%)  route 1.866ns (96.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 6.523 - 3.749 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.854ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.093ns (routing 0.083ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.998     3.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y769       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y769       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.866     5.028    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=8, routed)           0.093     6.331    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y108
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.448 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.044                     
                         clock uncertainty           -0.191     5.853                     
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.697    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.697                     
                         arrival time                          -5.028                     
  -------------------------------------------------------------------
                         slack                                  0.670                     

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.134ns (5.813%)  route 2.171ns (94.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.387 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.776     4.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X64Y536        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.376 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.395     4.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.170     5.387    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.163     5.550                     
                         clock uncertainty           -0.035     5.515                     
    SLICE_X65Y536        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     5.441    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.441                     
                         arrival time                          -4.771                     
  -------------------------------------------------------------------
                         slack                                  0.670                     

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.134ns (5.813%)  route 2.171ns (94.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.387 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.776     4.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X64Y536        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.376 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.395     4.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.170     5.387    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.163     5.550                     
                         clock uncertainty           -0.035     5.515                     
    SLICE_X65Y536        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     5.441    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.441                     
                         arrival time                          -4.771                     
  -------------------------------------------------------------------
                         slack                                  0.670                     

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.134ns (5.813%)  route 2.171ns (94.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.387 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.776     4.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X64Y536        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.376 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.395     4.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.170     5.387    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.163     5.550                     
                         clock uncertainty           -0.035     5.515                     
    SLICE_X65Y536        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     5.441    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.441                     
                         arrival time                          -4.771                     
  -------------------------------------------------------------------
                         slack                                  0.670                     

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.081ns (4.245%)  route 1.827ns (95.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns = ( 5.916 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.827     4.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.724    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.841 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.916 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.369                     
                         clock uncertainty           -0.191     5.178                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.022    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.022                     
                         arrival time                          -4.350                     
  -------------------------------------------------------------------
                         slack                                  0.672                     

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.079ns (3.581%)  route 2.127ns (96.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 6.652 - 3.749 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.995ns (routing 0.854ns, distribution 1.141ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.995     3.083    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X120Y724       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y724       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.127     5.289    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.639 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.173                     
                         clock uncertainty           -0.191     5.982                     
    BITSLICE_RX_TX_X1Y710
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     5.960    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.960                     
                         arrival time                          -5.289                     
  -------------------------------------------------------------------
                         slack                                  0.672                     

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.079ns (4.121%)  route 1.838ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 5.933 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.838     4.364    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.752    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.858 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.933 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.386                     
                         clock uncertainty           -0.191     5.195                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.037    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.037                     
                         arrival time                          -4.364                     
  -------------------------------------------------------------------
                         slack                                  0.673                     

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.079ns (3.580%)  route 2.128ns (96.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 6.800 - 3.749 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.018ns (routing 0.871ns, distribution 1.147ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.018     3.228    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X61Y490        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y490        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.307 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.128     5.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.482    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y77
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.588 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.800    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.321                     
                         clock uncertainty           -0.191     6.131                     
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     6.109    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.109                     
                         arrival time                          -5.435                     
  -------------------------------------------------------------------
                         slack                                  0.674                     

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.078ns (3.604%)  route 2.086ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 6.655 - 3.749 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.002ns (routing 0.854ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.002     3.090    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y730       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y730       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.086     5.254    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.642 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.176                     
                         clock uncertainty           -0.191     5.985                     
    BITSLICE_RX_TX_X1Y723
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     5.931    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.931                     
                         arrival time                          -5.254                     
  -------------------------------------------------------------------
                         slack                                  0.678                     

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.079ns (4.060%)  route 1.867ns (95.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 5.903 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.867     4.393    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.722    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y9
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.828 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.903 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.356                     
                         clock uncertainty           -0.191     5.165                     
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.072    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.072                     
                         arrival time                          -4.393                     
  -------------------------------------------------------------------
                         slack                                  0.679                     

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.076ns (3.987%)  route 1.830ns (96.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 6.455 - 3.749 ) 
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.854ns, distribution 1.154ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.008     3.096    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y767       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y767       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.172 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.830     5.002    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.097     6.274    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y91
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.380 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.964                     
                         clock uncertainty           -0.191     5.773                     
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.680    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.680                     
                         arrival time                          -5.002                     
  -------------------------------------------------------------------
                         slack                                  0.679                     

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.077ns (4.100%)  route 1.801ns (95.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.000ns (routing 0.854ns, distribution 1.146ns)
  Clock Net Delay (Destination): 0.100ns (routing 0.089ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.000     3.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y769       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y769       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.165 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.801     4.966    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.100     6.277    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y90
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.394 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.647    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.647                     
                         arrival time                          -4.966                     
  -------------------------------------------------------------------
                         slack                                  0.682                     

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.079ns (3.599%)  route 2.116ns (96.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 6.652 - 3.749 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.991ns (routing 0.854ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.991     3.079    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X120Y733       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y733       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.158 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           2.116     5.274    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.640 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.173                     
                         clock uncertainty           -0.191     5.982                     
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     5.957    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.957                     
                         arrival time                          -5.274                     
  -------------------------------------------------------------------
                         slack                                  0.684                     

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.079ns (3.469%)  route 2.198ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 6.598 - 3.749 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.902ns (routing 0.854ns, distribution 1.048ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.902     2.990    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X126Y715       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y715       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.069 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           2.198     5.267    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y582
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y89
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.385 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.460 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y89
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.585 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y11 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.598    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y582
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.443     6.155                     
                         clock uncertainty           -0.191     5.964                     
    BITSLICE_RX_TX_X1Y582
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.013     5.951    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.951                     
                         arrival time                          -5.267                     
  -------------------------------------------------------------------
                         slack                                  0.685                     

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.079ns (4.234%)  route 1.787ns (95.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 6.608 - 3.749 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.871ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.008     3.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y515        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.787     5.084    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.102     6.427    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y57
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.608 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.117                     
                         clock uncertainty           -0.191     5.927                     
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.769    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.769                     
                         arrival time                          -5.084                     
  -------------------------------------------------------------------
                         slack                                  0.685                     

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.076ns (3.533%)  route 2.075ns (96.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 6.665 - 3.749 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.854ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.998     3.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y736       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y736       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.075     5.237    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y704
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     6.331    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y108
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.448 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     6.652 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     6.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y704
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.186                     
                         clock uncertainty           -0.191     5.995                     
    BITSLICE_RX_TX_X1Y704
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.071     5.924    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.924                     
                         arrival time                          -5.237                     
  -------------------------------------------------------------------
                         slack                                  0.688                     

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.079ns (3.699%)  route 2.057ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 6.804 - 3.749 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.958ns (routing 0.871ns, distribution 1.087ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.958     3.168    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X65Y502        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y502        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.247 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.057     5.304    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.791 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.804    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.325                     
                         clock uncertainty           -0.191     6.135                     
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.141     5.994    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.994                     
                         arrival time                          -5.304                     
  -------------------------------------------------------------------
                         slack                                  0.690                     

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.079ns (4.029%)  route 1.882ns (95.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 5.930 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.882     4.408    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.930 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.383                     
                         clock uncertainty           -0.191     5.192                     
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.099    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.099                     
                         arrival time                          -4.408                     
  -------------------------------------------------------------------
                         slack                                  0.691                     

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.078ns (4.046%)  route 1.850ns (95.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.469 - 3.749 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.027ns (routing 0.854ns, distribution 1.173ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.027     3.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X119Y781       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y781       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.193 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           1.850     5.043    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.102     6.279    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y93
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.391 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.978                     
                         clock uncertainty           -0.191     5.787                     
    BITSLICE_CONTROL_X1Y93
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.047     5.740    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.740                     
                         arrival time                          -5.043                     
  -------------------------------------------------------------------
                         slack                                  0.698                     

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.079ns (4.501%)  route 1.676ns (95.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 6.617 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.100ns (routing 0.089ns, distribution 0.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.676     5.094    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.100     6.425    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y58
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.542 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.126                     
                         clock uncertainty           -0.191     5.936                     
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.796    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.796                     
                         arrival time                          -5.094                     
  -------------------------------------------------------------------
                         slack                                  0.702                     

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.081ns (4.637%)  route 1.666ns (95.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 6.616 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.420 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.666     5.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y60
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.099     6.424    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y60
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y60
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.541 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y60
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.616 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.125                     
                         clock uncertainty           -0.191     5.935                     
    BITSLICE_CONTROL_X0Y60
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.791    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.791                     
                         arrival time                          -5.086                     
  -------------------------------------------------------------------
                         slack                                  0.705                     

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.080ns (4.676%)  route 1.631ns (95.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 6.608 - 3.749 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.131ns (routing 0.871ns, distribution 1.260ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.131     3.341    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X53Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y514        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.421 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=9, routed)           1.631     5.052    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.102     6.427    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y57
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.533 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.608 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.117                     
                         clock uncertainty           -0.191     5.927                     
    BITSLICE_CONTROL_X0Y57
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     5.759    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.759                     
                         arrival time                          -5.052                     
  -------------------------------------------------------------------
                         slack                                  0.707                     

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.079ns (3.674%)  route 2.071ns (96.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 6.668 - 3.749 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.000ns (routing 0.854ns, distribution 1.146ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.000     3.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X112Y736       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y736       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.167 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.071     5.238    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     6.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y110
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.453 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.528 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.656 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.668    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.189                     
                         clock uncertainty           -0.191     5.998                     
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.053     5.945    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.945                     
                         arrival time                          -5.238                     
  -------------------------------------------------------------------
                         slack                                  0.708                     

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.076ns (4.093%)  route 1.781ns (95.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 5.906 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=9, routed)           1.781     4.304    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.725    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y15
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.831 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.359                     
                         clock uncertainty           -0.191     5.168                     
    BITSLICE_CONTROL_X0Y15
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     5.015    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.015                     
                         arrival time                          -4.304                     
  -------------------------------------------------------------------
                         slack                                  0.711                     

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.079ns (3.960%)  route 1.916ns (96.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 6.036 - 3.749 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.426ns (routing 0.171ns, distribution 1.255ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.426     2.569    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y177        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y177        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.648 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.916     4.564    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.823 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.898 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.023 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.489                     
                         clock uncertainty           -0.191     5.298                     
    BITSLICE_RX_TX_X0Y75 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.022     5.276    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.276                     
                         arrival time                          -4.564                     
  -------------------------------------------------------------------
                         slack                                  0.712                     

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.079ns (4.068%)  route 1.863ns (95.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.310ns = ( 6.058 - 3.749 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.470ns (routing 0.171ns, distribution 1.299ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.470     2.613    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X54Y181        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.692 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.863     4.555    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y70 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     5.720    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y10
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.837 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.912 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y10
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.043 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y1 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.058    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y70 RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.511                     
                         clock uncertainty           -0.191     5.320                     
    BITSLICE_RX_TX_X0Y70 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.047     5.273    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.273                     
                         arrival time                          -4.555                     
  -------------------------------------------------------------------
                         slack                                  0.718                     

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.079ns (4.189%)  route 1.807ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.871ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.008     3.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y515        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.807     5.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.824    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.824                     
                         arrival time                          -5.104                     
  -------------------------------------------------------------------
                         slack                                  0.720                     

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.079ns (3.762%)  route 2.021ns (96.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 6.668 - 3.749 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.007ns (routing 0.854ns, distribution 1.153ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.007     3.095    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X114Y739       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y739       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.174 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.021     5.195    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     6.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y110
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.453 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.528 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y110
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.656 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.668    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.189                     
                         clock uncertainty           -0.191     5.998                     
    BITSLICE_RX_TX_X1Y718
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.084     5.914    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.914                     
                         arrival time                          -5.195                     
  -------------------------------------------------------------------
                         slack                                  0.720                     

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.078ns (3.619%)  route 2.077ns (96.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 6.652 - 3.749 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.001ns (routing 0.854ns, distribution 1.147ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.001     3.089    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y733       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y733       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.167 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.077     5.244    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.337    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y111
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.443 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.518 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y111
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.640 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.173                     
                         clock uncertainty           -0.191     5.982                     
    BITSLICE_RX_TX_X1Y724
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.018     5.964    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.964                     
                         arrival time                          -5.244                     
  -------------------------------------------------------------------
                         slack                                  0.721                     

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.079ns (4.162%)  route 1.819ns (95.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 5.898 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.819     4.345    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.988     6.443    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y3                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.626 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.091     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y11
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.823 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.898 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.351                     
                         clock uncertainty           -0.191     5.160                     
    BITSLICE_CONTROL_X0Y11
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.067    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.067                     
                         arrival time                          -4.345                     
  -------------------------------------------------------------------
                         slack                                  0.722                     

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.081ns (4.543%)  route 1.702ns (95.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 6.671 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.093ns (routing 0.083ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.420 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.702     5.122    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y9 (CLOCK_ROOT)    net (fo=8, routed)           0.093     6.479    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y76
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.596 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.671 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.479     6.192                     
                         clock uncertainty           -0.191     6.002                     
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.858    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.858                     
                         arrival time                          -5.122                     
  -------------------------------------------------------------------
                         slack                                  0.736                     

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.079ns (3.669%)  route 2.074ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 6.813 - 3.749 ) 
    Source Clock Delay      (SCD):    3.232ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.022ns (routing 0.871ns, distribution 1.151ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.022     3.232    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X61Y493        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y493        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.311 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.074     5.385    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y496
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     6.479    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y76
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.596 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.671 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y76
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     6.800 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.813    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y496
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.334                     
                         clock uncertainty           -0.191     6.144                     
    BITSLICE_RX_TX_X0Y496
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.013     6.131    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.131                     
                         arrival time                          -5.385                     
  -------------------------------------------------------------------
                         slack                                  0.746                     

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.079ns (4.612%)  route 1.634ns (95.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 6.620 - 3.749 ) 
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.129ns (routing 0.871ns, distribution 1.258ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.129     3.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X54Y514        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X54Y514        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.418 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.634     5.052    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.103     6.428    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.129                     
                         clock uncertainty           -0.191     5.939                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.799    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.799                     
                         arrival time                          -5.052                     
  -------------------------------------------------------------------
                         slack                                  0.747                     

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.081ns (4.306%)  route 1.800ns (95.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns = ( 5.908 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.800     4.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.098     5.716    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.833 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.488     5.420                     
                         clock uncertainty           -0.191     5.230                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.074    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.074                     
                         arrival time                          -4.323                     
  -------------------------------------------------------------------
                         slack                                  0.750                     

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.079ns (4.064%)  route 1.865ns (95.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 6.637 - 3.749 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.019ns (routing 0.871ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.019     3.229    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/input_rst_mmcm_reg
    SLICE_X57Y516        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y516        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.308 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[8].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.865     5.173    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.104     6.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y62
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     6.555 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     6.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.146                     
                         clock uncertainty           -0.191     5.956                     
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.027     5.929    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.929                     
                         arrival time                          -5.173                     
  -------------------------------------------------------------------
                         slack                                  0.756                     

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.076ns (4.253%)  route 1.711ns (95.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 6.468 - 3.749 ) 
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.854ns, distribution 1.144ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.089ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.998     3.086    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y769       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y769       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.711     4.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y22                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y22            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y11 (CLOCK_ROOT)   net (fo=8, routed)           0.099     6.276    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y92
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.468 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.977                     
                         clock uncertainty           -0.191     5.786                     
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.630    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.630                     
                         arrival time                          -4.873                     
  -------------------------------------------------------------------
                         slack                                  0.758                     

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.079ns (3.699%)  route 2.057ns (96.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 6.804 - 3.749 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.009ns (routing 0.871ns, distribution 1.138ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.009     3.219    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y498        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y498        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.298 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           2.057     5.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.791 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.804    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.325                     
                         clock uncertainty           -0.191     6.135                     
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.020     6.115    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.115                     
                         arrival time                          -5.355                     
  -------------------------------------------------------------------
                         slack                                  0.760                     

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.079ns (4.331%)  route 1.745ns (95.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.182ns = ( 5.930 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.083ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.745     4.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.096     5.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y29
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.930 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.383                     
                         clock uncertainty           -0.191     5.192                     
    BITSLICE_CONTROL_X0Y29
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.034    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.034                     
                         arrival time                          -4.271                     
  -------------------------------------------------------------------
                         slack                                  0.763                     

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.079ns (4.296%)  route 1.760ns (95.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 6.621 - 3.749 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.871ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.008     3.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y515        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.760     5.057    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.104     6.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y62
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.621 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.130                     
                         clock uncertainty           -0.191     5.940                     
    BITSLICE_CONTROL_X0Y62
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.825    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.825                     
                         arrival time                          -5.057                     
  -------------------------------------------------------------------
                         slack                                  0.768                     

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.079ns (4.463%)  route 1.691ns (95.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.603 - 3.749 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.871ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.089ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.008     3.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y515        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=9, routed)           1.691     4.988    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.619     7.142    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y14                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.325 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y7 (CLOCK_ROOT)    net (fo=8, routed)           0.097     6.422    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y59
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.528 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.603 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     6.112                     
                         clock uncertainty           -0.191     5.922                     
    BITSLICE_CONTROL_X0Y59
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     5.764    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.764                     
                         arrival time                          -4.988                     
  -------------------------------------------------------------------
                         slack                                  0.776                     

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.081ns (4.436%)  route 1.745ns (95.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.190ns = ( 5.938 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.093ns (routing 0.083ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.745     4.268    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.093     5.746    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y28
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.863 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.391                     
                         clock uncertainty           -0.191     5.200                     
    BITSLICE_CONTROL_X0Y28
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.044    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.044                     
                         arrival time                          -4.268                     
  -------------------------------------------------------------------
                         slack                                  0.776                     

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.079ns (3.831%)  route 1.983ns (96.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.070ns = ( 6.818 - 3.749 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.032ns (routing 0.871ns, distribution 1.161ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.032     3.242    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X57Y496        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y496        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.321 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.983     5.304    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y486
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.094     6.480    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y74
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y74
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.597 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y74
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.672 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y74
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.803 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.818    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y486
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.339                     
                         clock uncertainty           -0.191     6.149                     
    BITSLICE_RX_TX_X0Y486
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.064     6.085    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.085                     
                         arrival time                          -5.304                     
  -------------------------------------------------------------------
                         slack                                  0.781                     

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.079ns (3.773%)  route 2.015ns (96.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 6.804 - 3.749 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.005ns (routing 0.871ns, distribution 1.134ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.005     3.215    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y502        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y502        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.294 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           2.015     5.309    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.791 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.804    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.325                     
                         clock uncertainty           -0.191     6.135                     
    BITSLICE_RX_TX_X0Y517
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.039     6.096    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.096                     
                         arrival time                          -5.309                     
  -------------------------------------------------------------------
                         slack                                  0.787                     

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.079ns (4.270%)  route 1.771ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 5.925 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.771     4.297    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.091     5.744    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.850 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.925 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.378                     
                         clock uncertainty           -0.191     5.187                     
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.094    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.094                     
                         arrival time                          -4.297                     
  -------------------------------------------------------------------
                         slack                                  0.797                     

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.078ns (3.613%)  route 2.081ns (96.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 6.821 - 3.749 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.975ns (routing 0.871ns, distribution 1.104ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.975     3.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X70Y498        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X70Y498        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.263 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           2.081     5.344    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y473
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y72
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.600 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.675 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.806 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.821    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y473
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.342                     
                         clock uncertainty           -0.191     6.152                     
    BITSLICE_RX_TX_X0Y473
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.011     6.141    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.141                     
                         arrival time                          -5.344                     
  -------------------------------------------------------------------
                         slack                                  0.797                     

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.078ns (3.777%)  route 1.987ns (96.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 6.807 - 3.749 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.020ns (routing 0.871ns, distribution 1.149ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.020     3.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X62Y498        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y498        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.308 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.987     5.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y518
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.680     7.203    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y19                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y19            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.386 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.485    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y79
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.591 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.666 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y79
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.792 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y9 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.807    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y518
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.328                     
                         clock uncertainty           -0.191     6.138                     
    BITSLICE_RX_TX_X0Y518
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.043     6.095    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.095                     
                         arrival time                          -5.295                     
  -------------------------------------------------------------------
                         slack                                  0.800                     

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.081ns (4.503%)  route 1.718ns (95.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.194ns = ( 5.942 - 3.749 ) 
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.299ns (routing 0.171ns, distribution 1.128ns)
  Clock Net Delay (Destination): 0.097ns (routing 0.083ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.299     2.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X57Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y154        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.718     4.241    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.097     5.750    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y24
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.867 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.942 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.395                     
                         clock uncertainty           -0.191     5.204                     
    BITSLICE_CONTROL_X0Y24
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.048    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.048                     
                         arrival time                          -4.241                     
  -------------------------------------------------------------------
                         slack                                  0.807                     

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.134ns (6.218%)  route 2.021ns (93.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.045ns = ( 5.377 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.155ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.776     4.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X64Y536        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.376 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.245     4.621    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X64Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.160     5.377    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.163     5.540                     
                         clock uncertainty           -0.035     5.505                     
    SLICE_X64Y536        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     5.431    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.431                     
                         arrival time                          -4.621                     
  -------------------------------------------------------------------
                         slack                                  0.810                     

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.079ns (4.305%)  route 1.756ns (95.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.185ns = ( 5.933 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.756     4.282    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.752    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y31
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.858 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.933 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.386                     
                         clock uncertainty           -0.191     5.195                     
    BITSLICE_CONTROL_X0Y31
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.102    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.102                     
                         arrival time                          -4.282                     
  -------------------------------------------------------------------
                         slack                                  0.820                     

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.079ns (4.245%)  route 1.782ns (95.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.186ns = ( 5.934 - 3.749 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.294ns (routing 0.171ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.083ns, distribution 0.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.294     2.437    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X58Y157        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y157        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.516 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.782     4.298    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       1.015     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y7                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y7             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.653 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y3 (CLOCK_ROOT)    net (fo=8, routed)           0.091     5.744    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y27
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.856 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.934 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.387                     
                         clock uncertainty           -0.191     5.196                     
    BITSLICE_CONTROL_X0Y27
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     5.134    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.134                     
                         arrival time                          -4.298                     
  -------------------------------------------------------------------
                         slack                                  0.836                     

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].pre_ddr_sh_stat_rdata_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.882ns  (logic 0.370ns (12.838%)  route 2.512ns (87.162%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y754                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
    SLICE_X114Y754       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=75, routed)          1.942     2.021    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/c0_init_calib_complete
    SLICE_X107Y669                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_18/I2
    SLICE_X107Y669       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.072 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_18/O
                         net (fo=1, routed)           0.088     2.160    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_18_n_0
    SLICE_X107Y670                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_13/I4
    SLICE_X107Y670       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.250 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_13/O
                         net (fo=1, routed)           0.163     2.413    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_13_n_0
    SLICE_X107Y672                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_6/I3
    SLICE_X107Y672       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     2.450 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_6/O
                         net (fo=1, routed)           0.279     2.729    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_6_n_0
    SLICE_X109Y678                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_2/I2
    SLICE_X109Y678       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.779 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_2/O
                         net (fo=1, routed)           0.009     2.788    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata[0][0]_i_2_n_0
    SLICE_X109Y678                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata_reg[0][0]_i_1/I0
    SLICE_X109Y678       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.851 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].CCF_DDR_STAT_REQ/ddr_stat[0].pre_ddr_sh_stat_rdata_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.031     2.882    reconfigurable WRAPPER_INST/CL/SH_DDR/p_0_out[0]
    SLICE_X109Y678       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].pre_ddr_sh_stat_rdata_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X109Y678       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.774    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].pre_ddr_sh_stat_rdata_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.882                     
  -------------------------------------------------------------------
                         slack                                  0.892                     

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.749ns  (logic 0.212ns (7.712%)  route 2.537ns (92.288%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y524                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
    SLICE_X71Y524        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.273     1.352    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/I0
    SLICE_X106Y567       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.485 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/O
                         net (fo=4, routed)           1.264     2.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X79Y501        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X79Y501        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.749                     
  -------------------------------------------------------------------
                         slack                                  0.934                     

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.749ns  (logic 0.212ns (7.712%)  route 2.537ns (92.288%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y524                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/C
    SLICE_X71Y524        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.273     1.352    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg
    SLICE_X106Y567                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/I0
    SLICE_X106Y567       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.485 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__2/O
                         net (fo=4, routed)           1.264     2.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X79Y501        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X79Y501        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.749                     
  -------------------------------------------------------------------
                         slack                                  0.934                     

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][110]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.080ns (4.324%)  route 1.770ns (95.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 6.032 - 3.749 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.326ns (routing 0.171ns, distribution 1.155ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.326     2.469    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y129        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][110]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y129        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.549 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][110]/Q
                         net (fo=1, routed)           1.770     4.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     5.714    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.820 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.895 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.019 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.488     5.544                     
                         clock uncertainty           -0.191     5.353                     
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     5.327    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.327                     
                         arrival time                          -4.319                     
  -------------------------------------------------------------------
                         slack                                  1.008                     

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.079ns (4.708%)  route 1.599ns (95.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 5.907 - 3.749 ) 
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.291ns (routing 0.171ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.291     2.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X55Y113        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y113        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.513 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.599     4.112    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.829 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.360                     
                         clock uncertainty           -0.191     5.169                     
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045     5.124    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.124                     
                         arrival time                          -4.112                     
  -------------------------------------------------------------------
                         slack                                  1.012                     

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.081ns (4.165%)  route 1.864ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 5.378 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.155ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.864     4.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.161     5.378    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.163     5.541                     
                         clock uncertainty           -0.035     5.506                     
    SLICE_X64Y536        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.074     5.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.432                     
                         arrival time                          -4.411                     
  -------------------------------------------------------------------
                         slack                                  1.021                     

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.081ns (4.165%)  route 1.864ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 5.378 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.155ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.864     4.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.161     5.378    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.163     5.541                     
                         clock uncertainty           -0.035     5.506                     
    SLICE_X64Y536        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074     5.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.432                     
                         arrival time                          -4.411                     
  -------------------------------------------------------------------
                         slack                                  1.021                     

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.081ns (4.165%)  route 1.864ns (95.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns = ( 5.378 - 3.332 ) 
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.171ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.155ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.434     2.466    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X89Y368        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X89Y368        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.547 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.864     4.411    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.161     5.378    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y536        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.163     5.541                     
                         clock uncertainty           -0.035     5.506                     
    SLICE_X64Y536        FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074     5.432    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.432                     
                         arrival time                          -4.411                     
  -------------------------------------------------------------------
                         slack                                  1.021                     

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.079ns (4.240%)  route 1.784ns (95.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6.810 - 3.749 ) 
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.998ns (routing 0.871ns, distribution 1.127ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.998     3.208    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X63Y516        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X63Y516        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.287 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           1.784     5.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.589 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.795 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.371                     
                         clock uncertainty           -0.191     6.180                     
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.079     6.101    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.101                     
                         arrival time                          -5.071                     
  -------------------------------------------------------------------
                         slack                                  1.030                     

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][107]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.080ns (4.398%)  route 1.739ns (95.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 6.032 - 3.749 ) 
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.325ns (routing 0.171ns, distribution 1.154ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.325     2.468    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X56Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][107]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y130        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.548 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][107]/Q
                         net (fo=1, routed)           1.739     4.287    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     5.714    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y17
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.820 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.895 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y17
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.019 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.032    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.488     5.544                     
                         clock uncertainty           -0.191     5.353                     
    BITSLICE_RX_TX_X0Y112
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     5.328    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.328                     
                         arrival time                          -4.287                     
  -------------------------------------------------------------------
                         slack                                  1.041                     

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.076ns (4.135%)  route 1.762ns (95.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 6.634 - 3.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.985ns (routing 0.854ns, distribution 1.131ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.985     3.073    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y747       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y747       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.149 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.762     4.911    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y672
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.425 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.622 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.634    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y672
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.195                     
                         clock uncertainty           -0.191     6.004                     
    BITSLICE_RX_TX_X1Y672
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.043     5.961    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.961                     
                         arrival time                          -4.911                     
  -------------------------------------------------------------------
                         slack                                  1.050                     

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.189ns (7.566%)  route 2.309ns (92.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 6.678 - 3.749 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.365ns (routing 0.171ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.155ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.365     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X65Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.587 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.365     3.952    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLICE_X86Y230                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X86Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           0.944     5.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X83Y162        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.223     6.678    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X83Y162        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]/C
                         clock pessimism             -0.485     6.193                     
                         clock uncertainty           -0.069     6.125                     
    SLICE_X83Y162        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     6.059    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059                     
                         arrival time                          -5.006                     
  -------------------------------------------------------------------
                         slack                                  1.052                     

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.189ns (7.566%)  route 2.309ns (92.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 6.678 - 3.749 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.365ns (routing 0.171ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.155ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.365     2.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/c0_ddr4_ui_clk
    SLICE_X65Y172        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.587 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.365     3.952    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLICE_X86Y230                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X86Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     4.062 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           0.944     5.006    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X83Y162        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.223     6.678    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X83Y162        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                         clock pessimism             -0.485     6.193                     
                         clock uncertainty           -0.069     6.125                     
    SLICE_X83Y162        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.059    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.059                     
                         arrival time                          -5.006                     
  -------------------------------------------------------------------
                         slack                                  1.052                     

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.076ns (4.759%)  route 1.521ns (95.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 6.054 - 3.749 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.468ns (routing 0.171ns, distribution 1.297ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.468     2.611    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X53Y196        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y196        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.687 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.521     4.208    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     5.716    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.833 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.039 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.054    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.507                     
                         clock uncertainty           -0.191     5.316                     
    BITSLICE_RX_TX_X0Y148
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.049     5.267    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.267                     
                         arrival time                          -4.208                     
  -------------------------------------------------------------------
                         slack                                  1.059                     

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.079ns (4.947%)  route 1.518ns (95.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 5.898 - 3.749 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.304ns (routing 0.171ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.304     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X56Y154        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y154        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.526 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[3]/Q
                         net (fo=9, routed)           1.518     4.044    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.823 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.898 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.488     5.410                     
                         clock uncertainty           -0.191     5.220                     
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.093     5.127    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.127                     
                         arrival time                          -4.044                     
  -------------------------------------------------------------------
                         slack                                  1.082                     

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.078ns (4.321%)  route 1.727ns (95.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6.810 - 3.749 ) 
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.958ns (routing 0.871ns, distribution 1.087ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.958     3.168    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X70Y510        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X70Y510        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.246 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.727     4.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.589 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.795 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.371                     
                         clock uncertainty           -0.191     6.181                     
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.072     6.109    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.109                     
                         arrival time                          -4.973                     
  -------------------------------------------------------------------
                         slack                                  1.135                     

Slack (MET) :             1.144ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.079ns (5.211%)  route 1.437ns (94.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.159ns = ( 5.907 - 3.749 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.317ns (routing 0.171ns, distribution 1.146ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.317     2.460    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X55Y110        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.539 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=1, routed)           1.437     3.976    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y2 (CLOCK_ROOT)    net (fo=8, routed)           0.099     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     5.829 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     5.907 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.360                     
                         clock uncertainty           -0.191     5.169                     
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.049     5.120    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.120                     
                         arrival time                          -3.976                     
  -------------------------------------------------------------------
                         slack                                  1.144                     

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.079ns (4.978%)  route 1.508ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 6.030 - 3.749 ) 
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.422ns (routing 0.171ns, distribution 1.251ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.422     2.565    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X53Y143        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.644 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BA_dly_reg[1][8]/Q
                         net (fo=1, routed)           1.508     4.152    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[0]
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.091     5.709    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y19
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.815 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.890 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y19
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.126     6.016 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.014     6.030    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.485     5.545                     
                         clock uncertainty           -0.191     5.354                     
    BITSLICE_RX_TX_X0Y123
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                     -0.025     5.329    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.329                     
                         arrival time                          -4.152                     
  -------------------------------------------------------------------
                         slack                                  1.177                     

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.079ns (4.348%)  route 1.738ns (95.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 6.810 - 3.749 ) 
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.951ns (routing 0.871ns, distribution 1.080ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.951     3.161    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X71Y510        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X71Y510        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.240 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.738     4.978    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.589 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.795 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.810    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.371                     
                         clock uncertainty           -0.191     6.181                     
    BITSLICE_RX_TX_X0Y460
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.011     6.170    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.170                     
                         arrival time                          -4.978                     
  -------------------------------------------------------------------
                         slack                                  1.191                     

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.079ns (4.614%)  route 1.633ns (95.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 6.637 - 3.749 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.965ns (routing 0.854ns, distribution 1.111ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.965     3.053    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X115Y753       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y753       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.132 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][84]/Q
                         net (fo=1, routed)           1.633     4.765    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[4]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.316    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.422 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.497 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.126     6.623 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.014     6.637    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.198                     
                         clock uncertainty           -0.191     6.007                     
    BITSLICE_RX_TX_X1Y630
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.040     5.967    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.967                     
                         arrival time                          -4.765                     
  -------------------------------------------------------------------
                         slack                                  1.202                     

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.079ns (5.437%)  route 1.374ns (94.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns = ( 6.048 - 3.749 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.462ns (routing 0.171ns, distribution 1.291ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.462     2.605    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X52Y197        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.684 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.374     4.058    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 f                 
    BB36                                              0.000     3.749 f  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     5.716    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.833 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.908 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.036 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.012     6.048    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.501                     
                         clock uncertainty           -0.191     5.310                     
    BITSLICE_RX_TX_X0Y146
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.047     5.263    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.263                     
                         arrival time                          -4.058                     
  -------------------------------------------------------------------
                         slack                                  1.205                     

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.076ns (5.634%)  route 1.273ns (94.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 6.036 - 3.749 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.457ns (routing 0.171ns, distribution 1.286ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31638, routed)       1.457     2.600    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X50Y197        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y197        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.676 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.273     3.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31638, routed)       0.980     6.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5                                                          r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.618 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     5.717    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y23
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     5.823 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.898 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y23
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.023 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y2 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.036    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.489                     
                         clock uncertainty           -0.191     5.298                     
    BITSLICE_RX_TX_X0Y153
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.141     5.157    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.157                     
                         arrival time                          -3.949                     
  -------------------------------------------------------------------
                         slack                                  1.208                     

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.081ns (4.720%)  route 1.635ns (95.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 6.788 - 3.749 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.952ns (routing 0.871ns, distribution 1.081ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.952     3.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X65Y516        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y516        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[1]/Q
                         net (fo=1, routed)           1.635     4.878    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[1]
    BITSLICE_RX_TX_X0Y464
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     6.473    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y71
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.579 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.654 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.776 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.012     6.788    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y464
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.349                     
                         clock uncertainty           -0.191     6.159                     
    BITSLICE_RX_TX_X0Y464
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                     -0.052     6.107    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.107                     
                         arrival time                          -4.878                     
  -------------------------------------------------------------------
                         slack                                  1.228                     

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.079ns (5.392%)  route 1.386ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 6.664 - 3.749 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.008ns (routing 0.871ns, distribution 1.137ns)
  Clock Net Delay (Destination): 0.104ns (routing 0.089ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.008     3.218    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X55Y515        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y515        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.386     4.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X2Y8 (CLOCK_ROOT)    net (fo=8, routed)           0.104     6.472    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.589 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.225                     
                         clock uncertainty           -0.191     6.034                     
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.919    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.919                     
                         arrival time                          -4.683                     
  -------------------------------------------------------------------
                         slack                                  1.236                     

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.077ns (4.592%)  route 1.600ns (95.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.791 - 3.749 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.010ns (routing 0.871ns, distribution 1.139ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.010     3.220    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X62Y506        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y506        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.297 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.600     4.897    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     6.473    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y71
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.579 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.654 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.791    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.352                     
                         clock uncertainty           -0.191     6.161                     
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.023     6.138    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.138                     
                         arrival time                          -4.897                     
  -------------------------------------------------------------------
                         slack                                  1.241                     

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.081ns (5.172%)  route 1.485ns (94.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 6.789 - 3.749 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.972ns (routing 0.871ns, distribution 1.101ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       1.972     3.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X58Y508        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[1][13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X58Y508        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.263 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_BG_dly_reg[1][13]/Q
                         net (fo=1, routed)           1.485     4.748    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_BG[5]
    BITSLICE_RX_TX_X0Y426
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.470    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y65
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.576 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.651 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     6.776 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.789    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y426
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.350                     
                         clock uncertainty           -0.191     6.159                     
    BITSLICE_RX_TX_X0Y426
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.141     6.018    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.018                     
                         arrival time                          -4.748                     
  -------------------------------------------------------------------
                         slack                                  1.270                     

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.500ns  (logic 0.080ns (3.200%)  route 2.420ns (96.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y520                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
    SLICE_X56Y520        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                         net (fo=1, routed)           2.420     2.500    boundary       WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/D[1]
    SLICE_X110Y401       FDRE                                         r  static         WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X110Y401       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.774    static           WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.500                     
  -------------------------------------------------------------------
                         slack                                  1.274                     

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.077ns (5.504%)  route 1.322ns (94.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 6.510 - 3.749 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.000ns (routing 0.854ns, distribution 1.146ns)
  Clock Net Delay (Destination): 0.098ns (routing 0.083ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.000     3.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/input_rst_mmcm_reg
    SLICE_X113Y768       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y768       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.165 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[2]/Q
                         net (fo=9, routed)           1.322     4.487    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[2]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.098     6.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.071                     
                         clock uncertainty           -0.191     5.880                     
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.765    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.765                     
                         arrival time                          -4.487                     
  -------------------------------------------------------------------
                         slack                                  1.278                     

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.384ns  (logic 0.189ns (7.928%)  route 2.195ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y172                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
    SLICE_X65Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.365     1.444    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLICE_X86Y230                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X86Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.554 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           0.830     2.384    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X83Y168        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X83Y168        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.384                     
  -------------------------------------------------------------------
                         slack                                  1.299                     

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.384ns  (logic 0.189ns (7.928%)  route 2.195ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y172                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/C
    SLICE_X65Y172        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/div_clk_rst_r1_reg/Q
                         net (fo=249, routed)         1.365     1.444    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/div_clk_rst_r1_reg_0
    SLICE_X86Y230                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/I0
    SLICE_X86Y230        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     1.554 f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_RST/in_q[0]_i_1__3/O
                         net (fo=4, routed)           0.830     2.384    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/div_clk_rst_r1_reg
    SLICE_X83Y168        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X83Y168        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     3.683    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].CCF_XSDB_REQ/sync_wr_rst/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.683                     
                         arrival time                          -2.384                     
  -------------------------------------------------------------------
                         slack                                  1.299                     

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.078ns (4.833%)  route 1.536ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.791 - 3.749 ) 
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.010ns (routing 0.871ns, distribution 1.139ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.010     3.220    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X62Y506        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y506        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.298 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.536     4.834    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     6.473    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y71
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.579 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.654 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.791    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.352                     
                         clock uncertainty           -0.191     6.161                     
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.026     6.135    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.135                     
                         arrival time                          -4.834                     
  -------------------------------------------------------------------
                         slack                                  1.301                     

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.079ns (5.733%)  route 1.299ns (94.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 6.509 - 3.749 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.016ns (routing 0.854ns, distribution 1.162ns)
  Clock Net Delay (Destination): 0.099ns (routing 0.083ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.016     3.104    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/input_rst_mmcm_reg
    SLICE_X118Y792       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y792       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.183 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.299     4.482    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.099     6.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     6.431 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.487     6.023                     
                         clock uncertainty           -0.191     5.832                     
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045     5.787    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.787                     
                         arrival time                          -4.482                     
  -------------------------------------------------------------------
                         slack                                  1.305                     

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.078ns (4.878%)  route 1.521ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 6.641 - 3.749 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.987ns (routing 0.854ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.987     3.075    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y760       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y760       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.521     4.674    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.425 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.641    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.202                     
                         clock uncertainty           -0.191     6.011                     
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.027     5.984    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.984                     
                         arrival time                          -4.674                     
  -------------------------------------------------------------------
                         slack                                  1.310                     

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.076ns (4.715%)  route 1.536ns (95.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 6.656 - 3.749 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.955ns (routing 0.854ns, distribution 1.101ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.955     3.043    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X123Y759       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X123Y759       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.119 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[7].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.536     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     6.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.641 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.656    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.217                     
                         clock uncertainty           -0.191     6.026                     
    BITSLICE_RX_TX_X1Y668
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.049     5.977    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.977                     
                         arrival time                          -4.655                     
  -------------------------------------------------------------------
                         slack                                  1.323                     

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.079ns (5.090%)  route 1.473ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 6.651 - 3.749 ) 
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.995ns (routing 0.854ns, distribution 1.141ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.995     3.083    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X114Y748       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y748       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[1][4]/Q
                         net (fo=1, routed)           1.473     4.635    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq1[4]
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 f                 
    K18                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.317    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.434 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.509 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.127     6.636 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.651    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.212                     
                         clock uncertainty           -0.191     6.021                     
    BITSLICE_RX_TX_X1Y625
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.063     5.958    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.958                     
                         arrival time                          -4.635                     
  -------------------------------------------------------------------
                         slack                                  1.323                     

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.076ns (4.916%)  route 1.470ns (95.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 6.641 - 3.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.985ns (routing 0.854ns, distribution 1.131ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.985     3.073    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y760       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y760       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.149 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.470     4.619    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.425 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.641    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.202                     
                         clock uncertainty           -0.191     6.011                     
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.049     5.962    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.962                     
                         arrival time                          -4.619                     
  -------------------------------------------------------------------
                         slack                                  1.343                     

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.079ns (3.793%)  route 2.004ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.230 - 3.749 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.854ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.777ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.092     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y628       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/Q
                         net (fo=17, routed)          2.004     5.263    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]_0
    SLICE_X110Y696       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.830     7.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/wr_clk
    SLICE_X110Y696       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[0]/C
                         clock pessimism             -0.483     6.747                     
                         clock uncertainty           -0.069     6.679                     
    SLICE_X110Y696       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     6.613    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.613                     
                         arrival time                          -5.263                     
  -------------------------------------------------------------------
                         slack                                  1.350                     

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.079ns (3.793%)  route 2.004ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.230 - 3.749 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.854ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.777ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.092     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y628       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/Q
                         net (fo=17, routed)          2.004     5.263    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]_0
    SLICE_X110Y696       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.830     7.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/wr_clk
    SLICE_X110Y696       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[1]/C
                         clock pessimism             -0.483     6.747                     
                         clock uncertainty           -0.069     6.679                     
    SLICE_X110Y696       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     6.613    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/in_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.613                     
                         arrival time                          -5.263                     
  -------------------------------------------------------------------
                         slack                                  1.350                     

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.079ns (3.793%)  route 2.004ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.230 - 3.749 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.854ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.777ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.092     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y628       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/Q
                         net (fo=17, routed)          2.004     5.263    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]_0
    SLICE_X110Y696       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.830     7.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/wr_clk
    SLICE_X110Y696       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]/C
                         clock pessimism             -0.483     6.747                     
                         clock uncertainty           -0.069     6.679                     
    SLICE_X110Y696       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     6.613    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.613                     
                         arrival time                          -5.263                     
  -------------------------------------------------------------------
                         slack                                  1.350                     

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.079ns (3.793%)  route 2.004ns (96.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.230 - 3.749 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.854ns, distribution 1.238ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.777ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       2.092     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/wr_clk
    SLICE_X102Y628       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X102Y628       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/sync_wr_rst/sync_out_reg[0]/Q
                         net (fo=17, routed)          2.004     5.263    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[0]_0
    SLICE_X110Y696       FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.830     7.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/wr_clk
    SLICE_X110Y696       FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[1]/C
                         clock pessimism             -0.483     6.747                     
                         clock uncertainty           -0.069     6.679                     
    SLICE_X110Y696       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.613    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].CCF_XSDB_ACK/CCF_CTL/sync_read_ptr_wr/sync_out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.613                     
                         arrival time                          -5.263                     
  -------------------------------------------------------------------
                         slack                                  1.350                     

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.078ns (4.959%)  route 1.495ns (95.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 6.650 - 3.749 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.955ns (routing 0.854ns, distribution 1.101ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.955     3.043    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X123Y758       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X123Y758       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.121 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.495     4.616    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     6.318    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.435 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     6.638 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.012     6.650    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.211                     
                         clock uncertainty           -0.191     6.020                     
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.050     5.970    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.970                     
                         arrival time                          -4.616                     
  -------------------------------------------------------------------
                         slack                                  1.355                     

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.076ns (4.875%)  route 1.483ns (95.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 6.791 - 3.749 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.009ns (routing 0.871ns, distribution 1.138ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.009     3.219    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X62Y506        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y506        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.483     4.778    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.105     6.473    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y71
                                                                      f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.579 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.654 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y71
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.013     6.791    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.352                     
                         clock uncertainty           -0.191     6.161                     
    BITSLICE_RX_TX_X0Y463
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.025     6.136    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.136                     
                         arrival time                          -4.778                     
  -------------------------------------------------------------------
                         slack                                  1.358                     

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.078ns (5.142%)  route 1.439ns (94.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 6.641 - 3.749 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.987ns (routing 0.854ns, distribution 1.133ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31644, routed)       1.987     3.075    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/input_rst_mmcm_reg
    SLICE_X119Y762       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y762       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[3].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.439     4.592    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31644, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y25                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X1Y25            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     6.319    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.425 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.500 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.126     6.626 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     6.641    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.202                     
                         clock uncertainty           -0.191     6.011                     
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.060     5.951    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.951                     
                         arrival time                          -4.592                     
  -------------------------------------------------------------------
                         slack                                  1.359                     

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.079ns (5.100%)  route 1.470ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 6.809 - 3.749 ) 
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.005ns (routing 0.871ns, distribution 1.134ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31634, routed)       2.005     3.215    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/input_rst_mmcm_reg
    SLICE_X57Y510        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][102]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y510        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.294 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[1][102]/Q
                         net (fo=1, routed)           1.470     4.764    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/mcal_ADR[6]
    BITSLICE_RX_TX_X0Y421
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/I
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31634, routed)       1.662     7.185    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     6.471    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y64
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
    BITSLICE_CONTROL_X0Y64
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.588 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y64
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.663 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y64
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.131     6.794 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X2Y8 (CLOCK_ROOT)    net (fo=1, routed)           0.015     6.809    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X0Y421
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.439     6.370                     
                         clock uncertainty           -0.191     6.179                     
    BITSLICE_RX_TX_X0Y421
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.049     6.130    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.130                     
                         arrival time                          -4.764                     
  -------------------------------------------------------------------
                         slack                                  1.366                     

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.230ns (13.569%)  route 1.465ns (86.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 5.124 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.250     3.418    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X114Y774       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.567 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.215     3.782    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X114Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.019     5.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.165     5.289                     
                         clock uncertainty           -0.035     5.253                     
    SLICE_X114Y775       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     5.179    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.179                     
                         arrival time                          -3.782                     
  -------------------------------------------------------------------
                         slack                                  1.398                     

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.230ns (13.569%)  route 1.465ns (86.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 5.124 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.250     3.418    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X114Y774       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.567 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.215     3.782    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X114Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.019     5.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.165     5.289                     
                         clock uncertainty           -0.035     5.253                     
    SLICE_X114Y775       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     5.179    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.179                     
                         arrival time                          -3.782                     
  -------------------------------------------------------------------
                         slack                                  1.398                     

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.230ns (13.982%)  route 1.415ns (86.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.126 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.250     3.418    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X114Y774       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.567 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.165     3.732    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X114Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.021     5.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.165     5.291                     
                         clock uncertainty           -0.035     5.255                     
    SLICE_X114Y774       FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074     5.181    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.181                     
                         arrival time                          -3.732                     
  -------------------------------------------------------------------
                         slack                                  1.450                     

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.230ns (13.982%)  route 1.415ns (86.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 5.126 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.250     3.418    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I0
    SLICE_X114Y774       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.567 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.165     3.732    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X114Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.021     5.126    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.165     5.291                     
                         clock uncertainty           -0.035     5.255                     
    SLICE_X114Y774       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     5.181    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.181                     
                         arrival time                          -3.732                     
  -------------------------------------------------------------------
                         slack                                  1.450                     

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.200ns (11.614%)  route 1.522ns (88.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 5.287 - 3.332 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.171ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.127ns (routing 0.155ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.180     2.157    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y121        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.234 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.573     2.807    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X55Y113                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
    SLICE_X55Y113        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.930 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.949     3.879    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X50Y104        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.127     5.287    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X50Y104        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.166     5.452                     
                         clock uncertainty           -0.035     5.417                     
    SLICE_X50Y104        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.442    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          5.442                     
                         arrival time                          -3.879                     
  -------------------------------------------------------------------
                         slack                                  1.563                     

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 0.720ns (12.470%)  route 5.054ns (87.530%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 10.430 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.155ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.426     6.615    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/I4
    SLICE_X55Y201        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.712 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           1.348     8.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X54Y122                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/I0
    SLICE_X54Y122        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     8.209 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.048     8.257    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X54Y122        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.214    10.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y122        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism             -0.542     9.887                     
                         clock uncertainty           -0.076     9.811                     
    SLICE_X54Y122        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.836    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                          9.836                     
                         arrival time                          -8.257                     
  -------------------------------------------------------------------
                         slack                                  1.579                     

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].pre_ddr_sh_stat_rdata_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.185ns  (logic 0.444ns (20.320%)  route 1.741ns (79.680%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X62Y519                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
    SLICE_X62Y519        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=75, routed)          1.092     1.168    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/c0_init_calib_complete
    SLICE_X72Y468                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_18/I2
    SLICE_X72Y468        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     1.267 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_18/O
                         net (fo=1, routed)           0.152     1.419    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_18_n_0
    SLICE_X73Y472                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_13/I4
    SLICE_X73Y472        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     1.517 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_13/O
                         net (fo=1, routed)           0.085     1.602    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_13_n_0
    SLICE_X74Y472                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_6/I3
    SLICE_X74Y472        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     1.653 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_6/O
                         net (fo=1, routed)           0.355     2.008    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_6_n_0
    SLICE_X78Y476                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_2/I2
    SLICE_X78Y476        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     2.059 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_2/O
                         net (fo=1, routed)           0.025     2.084    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata[1][0]_i_2_n_0
    SLICE_X78Y476                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata_reg[1][0]_i_1/I0
    SLICE_X78Y476        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     2.153 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ/ddr_stat[1].pre_ddr_sh_stat_rdata_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.032     2.185    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[1].CCF_DDR_STAT_REQ_n_101
    SLICE_X78Y476        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].pre_ddr_sh_stat_rdata_reg[1][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X78Y476        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.774    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].pre_ddr_sh_stat_rdata_reg[1][0]
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.185                     
  -------------------------------------------------------------------
                         slack                                  1.589                     

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.125ns  (logic 0.081ns (3.812%)  route 2.044ns (96.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y660                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
    SLICE_X118Y660       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                         net (fo=1, routed)           2.044     2.125    boundary       WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/D[0]
    SLR Crossing[2->1]   
    SLICE_X108Y576       FDRE                                         r  static         WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X108Y576       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.774    static           WRAPPER_INST/SH_SHIM/PIPE_RST_DIMM_N/pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.125                     
  -------------------------------------------------------------------
                         slack                                  1.649                     

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.767ns (13.461%)  route 4.931ns (86.539%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 10.435 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.155ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.493     6.682    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X56Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/I4
    SLICE_X56Y202        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     6.830 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           1.140     7.970    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X53Y133                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/I0
    SLICE_X53Y133        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.115 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.066     8.181    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X53Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.219    10.435    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism             -0.542     9.892                     
                         clock uncertainty           -0.076     9.816                     
    SLICE_X53Y133        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.841    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                          9.841                     
                         arrival time                          -8.181                     
  -------------------------------------------------------------------
                         slack                                  1.660                     

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.219ns (14.639%)  route 1.277ns (85.361%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 5.189 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.155ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.053     2.764    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X66Y174        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     2.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.903     3.719    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X56Y121        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.029     5.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y121        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.219     5.408                     
                         clock uncertainty           -0.035     5.373                     
    SLICE_X56Y121        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.398    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          5.398                     
                         arrival time                          -3.719                     
  -------------------------------------------------------------------
                         slack                                  1.679                     

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.376ns (25.371%)  route 1.106ns (74.629%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns = ( 5.386 - 3.332 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.171ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.155ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.333     2.365    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y536        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.446 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.207     2.653    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X65Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X65Y536        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     2.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.253     3.052    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X64Y536                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X64Y536        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     3.201 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.646     3.847    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X56Y549        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.169     5.386    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y549        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.163     5.549                     
                         clock uncertainty           -0.035     5.514                     
    SLICE_X56Y549        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.539    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          5.539                     
                         arrival time                          -3.847                     
  -------------------------------------------------------------------
                         slack                                  1.692                     

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.711ns (12.566%)  route 4.947ns (87.434%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 10.442 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.155ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.476     6.665    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2/I4
    SLICE_X55Y202        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     6.754 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2/O
                         net (fo=1, routed)           1.190     7.944    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_2_n_0
    SLICE_X52Y130                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/I0
    SLICE_X52Y130        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.092 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.049     8.141    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X52Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.226    10.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X52Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.542     9.899                     
                         clock uncertainty           -0.076     9.823                     
    SLICE_X52Y130        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.848    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.848                     
                         arrival time                          -8.141                     
  -------------------------------------------------------------------
                         slack                                  1.707                     

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 0.648ns (11.640%)  route 4.919ns (88.360%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 11.008 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.762ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.637     7.254    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X54Y454                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2/I2
    SLICE_X54Y454        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     7.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2/O
                         net (fo=1, routed)           1.236     8.639    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_2_n_0
    SLICE_X56Y535                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/I0
    SLICE_X56Y535        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     8.690 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.066     8.756    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X56Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.724    11.008    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism             -0.473    10.535                     
                         clock uncertainty           -0.076    10.459                     
    SLICE_X56Y535        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.484    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.484                     
                         arrival time                          -8.756                     
  -------------------------------------------------------------------
                         slack                                  1.728                     

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.081ns (5.952%)  route 1.280ns (94.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 5.124 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.280     3.448    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.019     5.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.165     5.289                     
                         clock uncertainty           -0.035     5.253                     
    SLICE_X114Y774       FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074     5.179    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.179                     
                         arrival time                          -3.448                     
  -------------------------------------------------------------------
                         slack                                  1.732                     

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.081ns (5.952%)  route 1.280ns (94.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 5.124 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.280     3.448    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.019     5.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.165     5.289                     
                         clock uncertainty           -0.035     5.253                     
    SLICE_X114Y774       FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     5.179    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          5.179                     
                         arrival time                          -3.448                     
  -------------------------------------------------------------------
                         slack                                  1.732                     

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.081ns (5.952%)  route 1.280ns (94.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 5.124 - 3.332 ) 
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.171ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.165     2.087    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y677       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y677       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.168 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.280     3.448    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.019     5.124    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.165     5.289                     
                         clock uncertainty           -0.035     5.253                     
    SLICE_X114Y774       FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     5.179    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          5.179                     
                         arrival time                          -3.448                     
  -------------------------------------------------------------------
                         slack                                  1.732                     

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.609ns (10.910%)  route 4.973ns (89.090%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns = ( 10.442 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.155ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.421     6.610    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/I4
    SLICE_X55Y201        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     6.645 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2/O
                         net (fo=1, routed)           1.261     7.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_2_n_0
    SLICE_X51Y125                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/I0
    SLICE_X51Y125        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     8.006 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.059     8.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X51Y125        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.226    10.442    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X51Y125        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism             -0.542     9.899                     
                         clock uncertainty           -0.076     9.823                     
    SLICE_X51Y125        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     9.848    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.848                     
                         arrival time                          -8.065                     
  -------------------------------------------------------------------
                         slack                                  1.783                     

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.782ns (13.934%)  route 4.830ns (86.066%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 10.437 - 7.497 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.171ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.155ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.287     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y88         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.526 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=74, routed)          0.804     3.330    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[4]
    SLICE_X60Y101                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/I1
    SLICE_X60Y101        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.261     3.726    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16_n_0
    SLICE_X58Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/I3
    SLICE_X58Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.876 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.135     4.011    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X57Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X57Y102        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.134 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.087     4.221    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/I3
    SLICE_X57Y101        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.271 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/O
                         net (fo=57, routed)          2.225     6.496    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]
    SLICE_X55Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/I2
    SLICE_X55Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     6.595 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2/O
                         net (fo=1, routed)           1.268     7.863    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_2_n_0
    SLICE_X52Y132                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/I0
    SLICE_X52Y132        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     8.009 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1/O
                         net (fo=1, routed)           0.050     8.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[0]_i_1_n_0
    SLICE_X52Y132        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.221    10.437    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X52Y132        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]/C
                         clock pessimism             -0.542     9.894                     
                         clock uncertainty           -0.076     9.818                     
    SLICE_X52Y132        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.843    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.843                     
                         arrival time                          -8.059                     
  -------------------------------------------------------------------
                         slack                                  1.784                     

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 0.697ns (12.721%)  route 4.782ns (87.279%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.000 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.762ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.637     7.254    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X54Y454                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/I2
    SLICE_X54Y454        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     7.404 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           1.116     8.520    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X57Y526                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/I0
    SLICE_X57Y526        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     8.619 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.049     8.668    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X57Y526        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.716    11.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X57Y526        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism             -0.473    10.527                     
                         clock uncertainty           -0.076    10.451                     
    SLICE_X57Y526        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.476    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.476                     
                         arrival time                          -8.668                     
  -------------------------------------------------------------------
                         slack                                  1.808                     

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.743ns (13.566%)  route 4.734ns (86.434%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.515ns = ( 11.012 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.762ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.640     7.257    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X55Y452                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/I2
    SLICE_X55Y452        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     7.407 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2/O
                         net (fo=1, routed)           1.048     8.455    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_2_n_0
    SLICE_X56Y532                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/I0
    SLICE_X56Y532        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     8.600 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1/O
                         net (fo=1, routed)           0.066     8.666    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[11]_i_1_n_0
    SLICE_X56Y532        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.728    11.012    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y532        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]/C
                         clock pessimism             -0.473    10.539                     
                         clock uncertainty           -0.076    10.463                     
    SLICE_X56Y532        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.488    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         10.488                     
                         arrival time                          -8.666                     
  -------------------------------------------------------------------
                         slack                                  1.822                     

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.747ns (13.552%)  route 4.765ns (86.448%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 10.441 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.155ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.531     6.720    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X56Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2/I4
    SLICE_X56Y201        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     6.868 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2/O
                         net (fo=1, routed)           0.949     7.817    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_2_n_0
    SLICE_X51Y131                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/I0
    SLICE_X51Y131        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     7.942 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1/O
                         net (fo=1, routed)           0.053     7.995    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[15]_i_1_n_0
    SLICE_X51Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.225    10.441    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X51Y131        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]/C
                         clock pessimism             -0.542     9.898                     
                         clock uncertainty           -0.076     9.822                     
    SLICE_X51Y131        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     9.847    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          9.847                     
                         arrival time                          -7.995                     
  -------------------------------------------------------------------
                         slack                                  1.852                     

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.759ns (13.743%)  route 4.764ns (86.257%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.933ns = ( 10.430 - 7.497 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.171ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.155ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.287     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y88         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.526 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=74, routed)          0.804     3.330    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[4]
    SLICE_X60Y101                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/I1
    SLICE_X60Y101        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.261     3.726    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16_n_0
    SLICE_X58Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/I3
    SLICE_X58Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.876 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.135     4.011    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X57Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X57Y102        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.134 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.087     4.221    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/I3
    SLICE_X57Y101        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.271 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/O
                         net (fo=57, routed)          2.219     6.490    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]
    SLICE_X56Y201                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/I2
    SLICE_X56Y201        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.588 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           1.209     7.797    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X54Y122                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/I0
    SLICE_X54Y122        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.921 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.049     7.970    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X54Y122        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.214    10.430    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X54Y122        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.542     9.887                     
                         clock uncertainty           -0.076     9.811                     
    SLICE_X54Y122        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.836    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.836                     
                         arrival time                          -7.970                     
  -------------------------------------------------------------------
                         slack                                  1.866                     

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 0.726ns (13.492%)  route 4.655ns (86.508%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.993 - 7.497 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.841ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.762ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.953     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y558        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y558        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=69, routed)          1.260     4.519    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[8]
    SLICE_X50Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I0
    SLICE_X50Y546        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.607 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=2, routed)           0.264     4.871    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X51Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I1
    SLICE_X51Y549        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.996 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.041     5.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X51Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X51Y549        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.125 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.266     5.391    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X52Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X52Y547        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          1.814     7.256    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X55Y453                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/I4
    SLICE_X55Y453        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.405 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           0.961     8.366    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X58Y525                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/I0
    SLICE_X58Y525        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     8.512 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.049     8.561    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X58Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.709    10.993    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X58Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.473    10.520                     
                         clock uncertainty           -0.076    10.444                     
    SLICE_X58Y525        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.469    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.469                     
                         arrival time                          -8.561                     
  -------------------------------------------------------------------
                         slack                                  1.908                     

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.112ns (8.377%)  route 1.225ns (91.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.271 - 3.332 ) 
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.171ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.155ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.180     2.157    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y121        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.234 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.527     2.761    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X55Y110                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
    SLICE_X55Y110        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     2.796 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.698     3.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X54Y107        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.111     5.271    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X54Y107        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.166     5.436                     
                         clock uncertainty           -0.035     5.401                     
    SLICE_X54Y107        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.426    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                          5.426                     
                         arrival time                          -3.494                     
  -------------------------------------------------------------------
                         slack                                  1.932                     

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.696ns (12.908%)  route 4.696ns (87.092%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns = ( 10.444 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.155ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.483     6.672    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/I4
    SLICE_X55Y202        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     6.795 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2/O
                         net (fo=1, routed)           0.930     7.725    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_2_n_0
    SLICE_X52Y130                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/I0
    SLICE_X52Y130        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.824 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.051     7.875    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X52Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.228    10.444    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X52Y130        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.542     9.901                     
                         clock uncertainty           -0.076     9.825                     
    SLICE_X52Y130        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.850    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          9.850                     
                         arrival time                          -7.875                     
  -------------------------------------------------------------------
                         slack                                  1.975                     

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.788ns (14.563%)  route 4.623ns (85.437%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 10.434 - 7.497 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.171ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.155ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.287     2.447    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y88         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.526 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=74, routed)          0.804     3.330    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[4]
    SLICE_X60Y101                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/I1
    SLICE_X60Y101        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.261     3.726    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_16_n_0
    SLICE_X58Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/I3
    SLICE_X58Y102        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.876 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.135     4.011    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_10_n_0
    SLICE_X57Y102                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X57Y102        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     4.134 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.087     4.221    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/I3
    SLICE_X57Y101        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.271 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0/O
                         net (fo=57, routed)          2.235     6.506    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]
    SLICE_X56Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/I2
    SLICE_X56Y202        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.656 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2/O
                         net (fo=1, routed)           1.043     7.699    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_2_n_0
    SLICE_X53Y133                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/I0
    SLICE_X53Y133        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     7.800 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.058     7.858    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X53Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.218    10.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X53Y133        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism             -0.542     9.891                     
                         clock uncertainty           -0.076     9.815                     
    SLICE_X53Y133        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.840    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                          9.840                     
                         arrival time                          -7.858                     
  -------------------------------------------------------------------
                         slack                                  1.982                     

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.585ns (11.015%)  route 4.726ns (88.985%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 11.007 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.762ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.722     7.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X55Y453                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2/I2
    SLICE_X55Y453        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     7.388 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2/O
                         net (fo=1, routed)           0.974     8.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_2_n_0
    SLICE_X57Y530                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1/I0
    SLICE_X57Y530        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.450 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1/O
                         net (fo=1, routed)           0.050     8.500    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[1]_i_1_n_0
    SLICE_X57Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.723    11.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X57Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]/C
                         clock pessimism             -0.473    10.534                     
                         clock uncertainty           -0.076    10.458                     
    SLICE_X57Y530        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.483    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         10.483                     
                         arrival time                          -8.500                     
  -------------------------------------------------------------------
                         slack                                  1.983                     

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.226ns (17.795%)  route 1.044ns (82.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.399 - 3.332 ) 
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.333ns (routing 0.171ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.155ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.333     2.365    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X56Y549        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y549        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.441 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.242     2.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X56Y557                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/I1
    SLICE_X56Y557        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.833 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.802     3.635    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X59Y594        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.182     5.399    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X59Y594        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.231     5.629                     
                         clock uncertainty           -0.035     5.594                     
    SLICE_X59Y594        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     5.619    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          5.619                     
                         arrival time                          -3.635                     
  -------------------------------------------------------------------
                         slack                                  1.984                     

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.663ns (12.328%)  route 4.715ns (87.672%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.944ns = ( 10.441 - 7.497 ) 
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.171ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.155ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.323     2.483    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y79         FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y79         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[21]/Q
                         net (fo=47, routed)          0.481     3.041    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[21]
    SLICE_X56Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/I2
    SLICE_X56Y100        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.165 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8/O
                         net (fo=6, routed)           0.215     3.380    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[7]_INST_0_i_8_n_0
    SLICE_X58Y100                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/I1
    SLICE_X58Y100        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.478 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7/O
                         net (fo=5, routed)           0.359     3.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_7_n_0
    SLICE_X57Y101                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/I3
    SLICE_X57Y101        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.961 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.177     4.138    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X58Y100                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/I1
    SLICE_X58Y100        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.189 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0/O
                         net (fo=57, routed)          2.478     6.667    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]
    SLICE_X55Y202                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/I4
    SLICE_X55Y202        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     6.757 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2/O
                         net (fo=1, routed)           0.933     7.690    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_2_n_0
    SLICE_X51Y132                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/I0
    SLICE_X51Y132        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     7.789 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1/O
                         net (fo=1, routed)           0.072     7.861    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[8]_i_1_n_0
    SLICE_X51Y132        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2037, routed)        1.225    10.441    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X51Y132        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]/C
                         clock pessimism             -0.542     9.898                     
                         clock uncertainty           -0.076     9.822                     
    SLICE_X51Y132        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.847    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.847                     
                         arrival time                          -7.861                     
  -------------------------------------------------------------------
                         slack                                  1.986                     

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.290ns (23.052%)  route 0.968ns (76.948%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 5.387 - 3.332 ) 
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.171ns, distribution 1.155ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.155ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.326     2.358    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y536        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y536        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.436 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.302     2.738    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X64Y536                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I2
    SLICE_X64Y536        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     2.854 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.281     3.135    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X65Y536                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    SLICE_X65Y536        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     3.231 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.385     3.616    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X65Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.170     5.387    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.226     5.613                     
                         clock uncertainty           -0.035     5.578                     
    SLICE_X65Y535        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.603    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.603                     
                         arrival time                          -3.616                     
  -------------------------------------------------------------------
                         slack                                  1.987                     

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.678ns (12.856%)  route 4.596ns (87.144%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 11.007 - 7.497 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.841ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.762ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.953     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y558        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y558        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.259 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=69, routed)          1.260     4.519    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[8]
    SLICE_X50Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I0
    SLICE_X50Y546        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.607 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=2, routed)           0.264     4.871    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X51Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I1
    SLICE_X51Y549        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.996 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.041     5.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X51Y549                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X51Y549        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.125 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.266     5.391    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X52Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X52Y547        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          1.740     7.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X55Y453                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_2/I4
    SLICE_X55Y453        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     7.305 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_2/O
                         net (fo=1, routed)           0.976     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_2_n_0
    SLICE_X57Y530                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1/I0
    SLICE_X57Y530        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     8.405 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1/O
                         net (fo=1, routed)           0.049     8.454    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[4]_i_1_n_0
    SLICE_X57Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.723    11.007    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X57Y530        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]/C
                         clock pessimism             -0.473    10.534                     
                         clock uncertainty           -0.076    10.458                     
    SLICE_X57Y530        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.483    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         10.483                     
                         arrival time                          -8.454                     
  -------------------------------------------------------------------
                         slack                                  2.029                     

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 0.660ns (12.571%)  route 4.590ns (87.429%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 10.993 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.762ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.715     7.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X57Y451                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/I2
    SLICE_X57Y451        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.456 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2/O
                         net (fo=1, routed)           0.845     8.301    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_2_n_0
    SLICE_X58Y525                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/I0
    SLICE_X58Y525        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     8.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.050     8.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X58Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.709    10.993    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X58Y525        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism             -0.473    10.520                     
                         clock uncertainty           -0.076    10.444                     
    SLICE_X58Y525        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.469    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.469                     
                         arrival time                          -8.439                     
  -------------------------------------------------------------------
                         slack                                  2.030                     

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 0.577ns (11.098%)  route 4.622ns (88.902%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 10.943 - 7.497 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.841ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.762ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.953     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y558        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y558        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.259 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=69, routed)          1.260     4.519    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[8]
    SLICE_X50Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I0
    SLICE_X50Y546        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.607 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=2, routed)           0.264     4.871    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X51Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I1
    SLICE_X51Y549        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.996 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.041     5.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X51Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X51Y549        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.125 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.266     5.391    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X52Y547                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X52Y547        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.442 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.742     8.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X55Y451                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[0]_i_1/I1
    SLICE_X55Y451        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     8.330 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low[0]_i_1/O
                         net (fo=1, routed)           0.049     8.379    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_11_out[0]
    SLICE_X55Y451        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.659    10.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X55Y451        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]/C
                         clock pessimism             -0.481    10.462                     
                         clock uncertainty           -0.076    10.386                     
    SLICE_X55Y451        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.411    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_low_reg[0]
  -------------------------------------------------------------------
                         required time                         10.411                     
                         arrival time                          -8.379                     
  -------------------------------------------------------------------
                         slack                                  2.032                     

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.645ns (12.272%)  route 4.611ns (87.728%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 11.002 - 7.497 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    -0.473ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.841ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.762ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.962     3.189    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X57Y568        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y568        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.270 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=41, routed)          1.350     4.620    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X46Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/I1
    SLICE_X46Y546        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     4.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.181     4.959    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_8_n_0
    SLICE_X46Y546                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/I3
    SLICE_X46Y546        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.994 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.346     5.340    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_4_n_0
    SLICE_X53Y547                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/I4
    SLICE_X53Y547        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.391 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     5.494    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_4_n_0
    SLICE_X53Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/I5
    SLICE_X53Y549        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.617 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[2]_INST_0_i_1/O
                         net (fo=85, routed)          1.675     7.292    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_1
    SLICE_X55Y453                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/I2
    SLICE_X55Y453        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     7.343 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2/O
                         net (fo=1, routed)           0.906     8.249    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_2_n_0
    SLICE_X55Y526                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/I0
    SLICE_X55Y526        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     8.395 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.050     8.445    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X55Y526        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.718    11.002    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X55Y526        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.473    10.529                     
                         clock uncertainty           -0.076    10.453                     
    SLICE_X55Y526        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.478    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.478                     
                         arrival time                          -8.445                     
  -------------------------------------------------------------------
                         slack                                  2.033                     

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 0.588ns (11.360%)  route 4.588ns (88.640%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 10.943 - 7.497 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.953ns (routing 0.841ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.762ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.953     3.180    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X56Y558        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y558        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.259 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=69, routed)          1.260     4.519    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[8]
    SLICE_X50Y546                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I0
    SLICE_X50Y546        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.607 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=2, routed)           0.264     4.871    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X51Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/I1
    SLICE_X51Y549        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     4.996 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.041     5.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_12_n_0
    SLICE_X51Y549                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/I4
    SLICE_X51Y549        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.125 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.266     5.391    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_5_n_0
    SLICE_X52Y547                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I5
    SLICE_X52Y547        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     5.442 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.742     8.184    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[4]_0
    SLICE_X55Y451                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp[0]_i_1/I1
    SLICE_X55Y451        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     8.341 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp[0]_i_1/O
                         net (fo=1, routed)           0.015     8.356    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/p_12_out[0]
    SLICE_X55Y451        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM1_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8                                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2037, routed)        1.659    10.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X55Y451        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]/C
                         clock pessimism             -0.481    10.462                     
                         clock uncertainty           -0.076    10.386                     
    SLICE_X55Y451        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.411    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.411                     
                         arrival time                          -8.356                     
  -------------------------------------------------------------------
                         slack                                  2.055                     

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.280ns (24.801%)  route 0.849ns (75.199%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.817ns = ( 5.149 - 3.332 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.170ns (routing 0.171ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.170     2.092    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y775       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.173 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.237     2.410    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X114Y775                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I0
    SLICE_X114Y775       LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.461 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.110     2.571    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X114Y774                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/I3
    SLICE_X114Y774       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     2.719 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.502     3.221    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X114Y801       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.044     5.149    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y801       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.165     5.314                     
                         clock uncertainty           -0.035     5.278                     
    SLICE_X114Y801       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.303    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          5.303                     
                         arrival time                          -3.221                     
  -------------------------------------------------------------------
                         slack                                  2.083                     

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.177ns (15.459%)  route 0.968ns (84.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 5.145 - 3.332 ) 
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.196     2.118    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y801       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y801       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.197 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.094     2.291    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X113Y801                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/I0
    SLICE_X113Y801       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_i_1/O
                         net (fo=1, routed)           0.874     3.263    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg0
    SLICE_X112Y825       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.040     5.145    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y825       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
                         clock pessimism              0.222     5.367                     
                         clock uncertainty           -0.035     5.332                     
    SLICE_X112Y825       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.357    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/rst_async_mb_reg
  -------------------------------------------------------------------
                         required time                          5.357                     
                         arrival time                          -3.263                     
  -------------------------------------------------------------------
                         slack                                  2.094                     

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.671ns (13.520%)  route 4.292ns (86.480%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 10.893 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.758ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.854     7.996    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y156        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.732    10.893    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y156        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.471                     
                         clock uncertainty           -0.076    10.395                     
    RAMB36_X9Y156        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.105    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.105                     
                         arrival time                          -7.996                     
  -------------------------------------------------------------------
                         slack                                  2.109                     

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.356ns (34.396%)  route 0.679ns (65.604%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 5.222 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.302 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.241     2.543    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I2
    SLICE_X66Y174        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167     2.710 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.171     2.881    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    SLICE_X66Y174        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     2.991 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.267     3.258    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X65Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.062     5.222    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.219     5.441                     
                         clock uncertainty           -0.035     5.406                     
    SLICE_X65Y174        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.431    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.431                     
                         arrival time                          -3.258                     
  -------------------------------------------------------------------
                         slack                                  2.172                     

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.671ns (13.812%)  route 4.187ns (86.188%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 10.892 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.758ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.749     7.891    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y157        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.731    10.892    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y157        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.470                     
                         clock uncertainty           -0.076    10.394                     
    RAMB36_X9Y157        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.104    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.104                     
                         arrival time                          -7.891                     
  -------------------------------------------------------------------
                         slack                                  2.213                     

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.290ns (29.744%)  route 0.685ns (70.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 5.240 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.060     2.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    SLICE_X66Y174        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.894 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.304     3.198    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.080     5.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.307     5.546                     
                         clock uncertainty           -0.035     5.511                     
    SLICE_X66Y174        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.074     5.437    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.437                     
                         arrival time                          -3.198                     
  -------------------------------------------------------------------
                         slack                                  2.239                     

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.290ns (29.744%)  route 0.685ns (70.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 5.240 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.060     2.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    SLICE_X66Y174        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.894 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.304     3.198    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.080     5.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.307     5.546                     
                         clock uncertainty           -0.035     5.511                     
    SLICE_X66Y174        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074     5.437    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          5.437                     
                         arrival time                          -3.198                     
  -------------------------------------------------------------------
                         slack                                  2.239                     

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.290ns (29.744%)  route 0.685ns (70.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 5.240 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.060     2.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    SLICE_X66Y174        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.894 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.304     3.198    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.080     5.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.307     5.546                     
                         clock uncertainty           -0.035     5.511                     
    SLICE_X66Y174        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074     5.437    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          5.437                     
                         arrival time                          -3.198                     
  -------------------------------------------------------------------
                         slack                                  2.239                     

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.290ns (29.744%)  route 0.685ns (70.256%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 5.240 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.060     2.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/I1
    SLICE_X66Y174        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.894 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.304     3.198    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.080     5.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.307     5.546                     
                         clock uncertainty           -0.035     5.511                     
    SLICE_X66Y174        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074     5.437    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.437                     
                         arrival time                          -3.198                     
  -------------------------------------------------------------------
                         slack                                  2.239                     

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.355ns (34.770%)  route 0.666ns (65.230%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.798ns = ( 5.130 - 3.332 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.170ns (routing 0.171ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.155ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.170     2.092    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X114Y774       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y774       FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.173 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/Q
                         net (fo=7, routed)           0.277     2.450    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[5]
    SLICE_X114Y774                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/I0
    SLICE_X114Y774       LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.591 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.167     2.758    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X114Y775                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/I3
    SLICE_X114Y775       LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.133     2.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.222     3.113    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X113Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X4Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.025     5.130    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X113Y775       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.268     5.397                     
                         clock uncertainty           -0.035     5.362                     
    SLICE_X113Y775       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.387    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          5.387                     
                         arrival time                          -3.113                     
  -------------------------------------------------------------------
                         slack                                  2.274                     

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 0.671ns (14.153%)  route 4.070ns (85.847%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 10.889 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.758ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.632     7.774    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y158        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.728    10.889    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y158        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.467                     
                         clock uncertainty           -0.076    10.391                     
    RAMB36_X9Y158        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.101    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.101                     
                         arrival time                          -7.774                     
  -------------------------------------------------------------------
                         slack                                  2.327                     

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.671ns (14.374%)  route 3.997ns (85.626%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 10.873 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.758ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.559     7.701    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y161        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.712    10.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y161        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.451                     
                         clock uncertainty           -0.076    10.375                     
    RAMB36_X9Y161        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.085    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.085                     
                         arrival time                          -7.701                     
  -------------------------------------------------------------------
                         slack                                  2.384                     

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_ADDR[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.081ns (1.611%)  route 4.947ns (98.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 10.864 - 7.497 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.835ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.758ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.926     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X115Y809       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y809       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/Q
                         net (fo=24, routed)          4.947     8.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2riu_addr_reg[65][1]
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_ADDR[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.703    10.864    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.482    10.382                     
                         clock uncertainty           -0.076    10.306                     
    BITSLICE_CONTROL_X1Y90
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[1])
                                                      0.155    10.461    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.461                     
                         arrival time                          -8.059                     
  -------------------------------------------------------------------
                         slack                                  2.402                     

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.671ns (14.527%)  route 3.948ns (85.473%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 10.885 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.758ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.510     7.652    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y159        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.724    10.885    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y159        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.463                     
                         clock uncertainty           -0.076    10.387                     
    RAMB36_X9Y159        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.097    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.097                     
                         arrival time                          -7.652                     
  -------------------------------------------------------------------
                         slack                                  2.445                     

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.671ns (14.692%)  route 3.896ns (85.308%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 10.880 - 7.497 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.835ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.758ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.928     3.033    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X121Y820       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y820       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=58, routed)          1.230     4.342    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/I0
    SLICE_X116Y815       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.487 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.021     4.508    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X116Y815                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X116Y815       CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.669 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X116Y816                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CI
    SLICE_X116Y816       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.123     4.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[7]
                         net (fo=27, routed)          1.161     5.979    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][14]
    SLICE_X119Y817                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/I0
    SLICE_X119Y817       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     6.142 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=25, routed)          1.458     7.600    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X9Y160        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.719    10.880    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y160        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.458                     
                         clock uncertainty           -0.076    10.382                     
    RAMB36_X9Y160        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.290    10.092    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.092                     
                         arrival time                          -7.600                     
  -------------------------------------------------------------------
                         slack                                  2.492                     

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.624ns (13.046%)  route 4.159ns (86.954%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 10.863 - 7.497 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.949ns (routing 0.835ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.758ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.949     3.054    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X117Y815       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y815       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.130 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=31, routed)          0.794     3.924    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[11]
    SLICE_X113Y813                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_19/I2
    SLICE_X113Y813       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.049 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.205     4.254    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_19_n_0
    SLICE_X113Y813                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/I5
    SLICE_X113Y813       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     4.377 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.168     4.545    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_10_n_0
    SLICE_X113Y811                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/I5
    SLICE_X113Y811       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     4.582 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.087     4.669    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X113Y811                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/I3
    SLICE_X113Y811       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     4.720 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.059     6.779    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_nibble_sel_upp_reg[0]_1
    SLICE_X112Y696                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_3/I4
    SLICE_X112Y696       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     6.902 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_3/O
                         net (fo=1, routed)           0.787     7.689    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_3_n_0
    SLICE_X113Y755                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/I2
    SLICE_X113Y755       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     7.778 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1/O
                         net (fo=1, routed)           0.059     7.837    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[6]_i_1_n_0
    SLICE_X113Y755       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.702    10.863    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X113Y755       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]/C
                         clock pessimism             -0.474    10.389                     
                         clock uncertainty           -0.076    10.313                     
    SLICE_X113Y755       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    10.338    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         10.338                     
                         arrival time                          -7.837                     
  -------------------------------------------------------------------
                         slack                                  2.501                     

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_ADDR[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.081ns (1.611%)  route 4.947ns (98.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 10.856 - 7.497 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.926ns (routing 0.835ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.758ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.926     3.031    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X115Y809       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y809       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.112 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_addr_reg[61]/Q
                         net (fo=24, routed)          4.947     8.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/clb2riu_addr_reg[65][1]
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_ADDR[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.695    10.856    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/riu_clk
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
                         clock pessimism             -0.482    10.374                     
                         clock uncertainty           -0.076    10.298                     
    BITSLICE_CONTROL_X1Y91
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[1])
                                                      0.268    10.566    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         10.566                     
                         arrival time                          -8.059                     
  -------------------------------------------------------------------
                         slack                                  2.507                     

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.312ns (40.731%)  route 0.454ns (59.269%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns = ( 5.241 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.155ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.067     2.778    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/I2
    SLICE_X66Y174        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.923 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.066     2.989    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X66Y174        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.081     5.241    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.283     5.524                     
                         clock uncertainty           -0.035     5.488                     
    SLICE_X66Y174        FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.513    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          5.513                     
                         arrival time                          -2.989                     
  -------------------------------------------------------------------
                         slack                                  2.524                     

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.446ns (9.978%)  route 4.024ns (90.022%))
  Logic Levels:           3  (CARRY8=1 LUT3=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.427ns = ( 10.924 - 7.497 ) 
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.835ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.758ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.952     3.057    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Clk
    SLICE_X120Y819       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y819       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.138 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/Q
                         net (fo=2, routed)           0.590     3.728    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/ex_jump_q
    SLICE_X118Y832                                                    f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__169/I0
    SLICE_X118Y832       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.763 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__169/O
                         net (fo=1, routed)           0.010     3.773    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X118Y832                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/S[2]
    SLICE_X118Y832       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.172     3.945 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=50, routed)          1.213     5.158    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X119Y818                                                    r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/I1
    SLICE_X119Y818       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     5.316 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=17, routed)          2.211     7.527    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X8Y156        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable CLK_300M_DIMM0_DP (IN)
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                                                               r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12                                                        r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/I
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2037, routed)        1.763    10.924    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y156        RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.422    10.502                     
                         clock uncertainty           -0.076    10.426                     
    RAMB36_X8Y156        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    10.097    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.097                     
                         arrival time                          -7.527                     
  -------------------------------------------------------------------
                         slack                                  2.570                     

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.309ns (42.680%)  route 0.415ns (57.320%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns = ( 5.240 - 3.332 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.246ns (routing 0.171ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.155ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.246     2.223    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y174        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.302 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.321     2.623    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/I1
    SLICE_X66Y174        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.711 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.060     2.771    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X66Y174                                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/I0
    SLICE_X66Y174        LUT4 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.142     2.913 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.034     2.947    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable CLK_300M_DIMM3_DP (IN)
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/DIFF_IN_P
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                                                              r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50                                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.080     5.240    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X66Y174        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.307     5.546                     
                         clock uncertainty           -0.035     5.511                     
    SLICE_X66Y174        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     5.536    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          5.536                     
                         arrival time                          -2.947                     
  -------------------------------------------------------------------
                         slack                                  2.589                     

Slack (MET) :             11.462ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.538ns  (logic 0.076ns (14.126%)  route 0.462ns (85.874%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y153                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X84Y153        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.462     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X84Y153        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X84Y153        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.538                     
  -------------------------------------------------------------------
                         slack                                 11.462                     

Slack (MET) :             11.583ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.417ns  (logic 0.079ns (18.945%)  route 0.338ns (81.055%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y153                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X84Y153        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.338     0.417    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X86Y153        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X86Y153        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.417                     
  -------------------------------------------------------------------
                         slack                                 11.583                     

Slack (MET) :             11.612ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.388ns  (logic 0.079ns (20.361%)  route 0.309ns (79.639%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y749                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X114Y749       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.309     0.388    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X113Y749       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X113Y749       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.388                     
  -------------------------------------------------------------------
                         slack                                 11.612                     

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.377ns  (logic 0.081ns (21.485%)  route 0.296ns (78.515%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y764                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X114Y764       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.296     0.377    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X114Y765       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X114Y765       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.377                     
  -------------------------------------------------------------------
                         slack                                 11.623                     

Slack (MET) :             11.630ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.370ns  (logic 0.078ns (21.081%)  route 0.292ns (78.919%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y153                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X84Y153        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.292     0.370    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X86Y153        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X86Y153        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.370                     
  -------------------------------------------------------------------
                         slack                                 11.630                     

Slack (MET) :             11.637ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.363ns  (logic 0.079ns (21.763%)  route 0.284ns (78.237%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y155                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X84Y155        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.284     0.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X85Y155        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X85Y155        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.363                     
  -------------------------------------------------------------------
                         slack                                 11.637                     

Slack (MET) :             11.645ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y748                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X113Y748       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.276     0.355    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X113Y747       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X113Y747       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.355                     
  -------------------------------------------------------------------
                         slack                                 11.645                     

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y503                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X82Y503        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.269     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X82Y503        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X82Y503        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.350                     
  -------------------------------------------------------------------
                         slack                                 11.650                     

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.346ns  (logic 0.080ns (23.121%)  route 0.266ns (76.879%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y764                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X114Y764       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.266     0.346    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X114Y764       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X114Y764       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.346                     
  -------------------------------------------------------------------
                         slack                                 11.654                     

Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.332ns  (logic 0.078ns (23.494%)  route 0.254ns (76.506%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X84Y155                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X84Y155        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.254     0.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X82Y155        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X82Y155        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.332                     
  -------------------------------------------------------------------
                         slack                                 11.668                     




