INFO-FLOW: Workspace /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus opened at Thu Aug 05 18:56:15 UTC 2021
Execute     set_part xcu280-fsvh2892-2L-e -tool vivado 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data single -quiet 
Command       ap_part_info done; 2.53 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu280:-fsvh2892:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -data single -name xcu280-fsvh2892-2L-e 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data resources 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.3 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     create_clock -period 2.5 -name default 
Execute       config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     set_clock_uncertainty 0.2 
Execute       config_clock -quiet -name default -uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/goldenDataTx.pcap 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/goldenDataTx.pcap 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/shakespeare.txt 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/shakespeare.txt 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/testbench/pcap2stream.cpp 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/testbench/pcap2stream.cpp 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/testbench/pcap.cpp 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/testbench/pcap.cpp 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/udp_tb.cpp 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/udp_tb.cpp 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/common_utilities/common_utilities.cpp 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/TOE/common_utilities/common_utilities.cpp 
Execute       is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/udp.cpp 
Execute       is_xip /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/hls/UDP/udp.cpp 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 2.24 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 21.87 sec.
Execute     config_rtl -disable_start_propagation 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp
Command         clang done; 2.69 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp"  -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/useless.bc
Command         clang done; 4.21 sec.
INFO-FLOW: Done: GCC PP time: 9.6 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++98 -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.46 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++98 -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.45 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.common_utilities.pp.0.cpp.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.common_utilities.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.common_utilities.pp.0.cpp.err.log 
Command         ap_eval done; 2.57 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.common_utilities.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.common_utilities.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.common_utilities.pp.0.cpp.err.log 
Command           ap_eval done; 3.58 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-legacy-rewriter.common_utilities.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-legacy-rewriter.common_utilities.pp.0.cpp.err.log 
Command           ap_eval done; 1.95 sec.
Command         tidy_31 done; 5.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.99 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.bc
Command         clang done; 4.41 sec.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         is_encrypted /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp
Command         clang done; 2.75 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.35 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp"  -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/useless.bc
Command         clang done; 3.9 sec.
INFO-FLOW: Done: GCC PP time: 9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++98 -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/.systemc_flag -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.14 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++98 -directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/all.directive.json -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.1 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.udp.pp.0.cpp.diag.yml /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.udp.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-dataflow-lawyer.udp.pp.0.cpp.err.log 
Command         ap_eval done; 2.21 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.udp.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.udp.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/tidy-3.1.udp.pp.0.cpp.err.log 
Command           ap_eval done; 3.27 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-legacy-rewriter.udp.pp.0.cpp.out.log 2> /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/xilinx-legacy-rewriter.udp.pp.0.cpp.err.log 
Command           ap_eval done; 1.72 sec.
Command         tidy_31 done; 5.01 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.34 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.bc
Command         clang done; 4.14 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/common_utilities.g.bc /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.g.bc -hls-opt -except-internalize udp -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g 
Command         llvm-ld done; 1.67 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26364 ; free virtual = 42893
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26364 ; free virtual = 42893
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.pp.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.64 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top udp -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.0.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26328 ; free virtual = 42862
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'udpRxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'rxTableHandler' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'txTableHandler' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'udpTxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328) automatically.
Command           transform done; 0.8 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26307 ; free virtual = 42842
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.g.1.bc to /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'DataInApp.V.user' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:413) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'DataOutApp.V.user' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:412) into a 96-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'byteSwap<32>' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:109:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'byteSwap<16>' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:109:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'rxTableHandler' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:109) in function 'byteSwap<32>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:109) in function 'byteSwap<16>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:75) in function 'rxTableHandler' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'SocketTable.theirIP.V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SocketTable.theirPort.V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SocketTable.myPort.V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SocketTable.valid.V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'byteSwap<16>' into 'udpRxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:134) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'udpRxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:135) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'rxTableHandler' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'txTableHandler' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:53) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<16>' into 'udpTxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321) automatically.
INFO: [XFORM 203-602] Inlining function 'byteSwap<32>' into 'udpTxEngine' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'udp', detected/extracted 7 process function(s): 
	 'udp.entry266'
	 'udpRxEngine'
	 'rxTableHandler'
	 'rxEngPacketDropper'
	 'appGetMetaData'
	 'txTableHandler'
	 'udpTxEngine'.
Command           transform done; 3.13 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317:17) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:359:13) in function 'udpTxEngine'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:73:9) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:89:5) in function 'rxTableHandler'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp:42:6) to (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/common_utilities.cpp:173:1) in function 'keep2len'... converting 65 basic blocks.
Command           transform done; 2.75 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26262 ; free virtual = 42800
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.2.bc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 8.18 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26169 ; free virtual = 42708
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.54 sec.
Command       elaborate done; 78.48 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'udp' ...
Execute         ap_set_top_model udp 
WARNING: [SYN 201-103] Legalizing function name 'udp.entry3' to 'udp_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'udp.entry266' to 'udp_entry266'.
Execute         get_model_list udp -filter all-wo-channel -topdown 
Execute         preproc_iomode -model udp 
Execute         preproc_iomode -model udpTxEngine 
Execute         preproc_iomode -model txTableHandler 
Execute         preproc_iomode -model appGetMetaData 
Execute         preproc_iomode -model keep2len 
Execute         preproc_iomode -model rxEngPacketDropper 
Execute         preproc_iomode -model rxTableHandler 
Execute         preproc_iomode -model udpRxEngine 
Execute         preproc_iomode -model udp.entry266 
Execute         preproc_iomode -model udp.entry3 
Execute         get_model_list udp -filter all-wo-channel 
INFO-FLOW: Model list for configure: udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO-FLOW: Configuring Module : udp.entry3 ...
Execute         set_default_model udp.entry3 
Execute         apply_spec_resource_limit udp.entry3 
INFO-FLOW: Configuring Module : udp.entry266 ...
Execute         set_default_model udp.entry266 
Execute         apply_spec_resource_limit udp.entry266 
INFO-FLOW: Configuring Module : udpRxEngine ...
Execute         set_default_model udpRxEngine 
Execute         apply_spec_resource_limit udpRxEngine 
INFO-FLOW: Configuring Module : rxTableHandler ...
Execute         set_default_model rxTableHandler 
Execute         apply_spec_resource_limit rxTableHandler 
INFO-FLOW: Configuring Module : rxEngPacketDropper ...
Execute         set_default_model rxEngPacketDropper 
Execute         apply_spec_resource_limit rxEngPacketDropper 
INFO-FLOW: Configuring Module : keep2len ...
Execute         set_default_model keep2len 
Execute         apply_spec_resource_limit keep2len 
INFO-FLOW: Configuring Module : appGetMetaData ...
Execute         set_default_model appGetMetaData 
Execute         apply_spec_resource_limit appGetMetaData 
INFO-FLOW: Configuring Module : txTableHandler ...
Execute         set_default_model txTableHandler 
Execute         apply_spec_resource_limit txTableHandler 
INFO-FLOW: Configuring Module : udpTxEngine ...
Execute         set_default_model udpTxEngine 
Execute         apply_spec_resource_limit udpTxEngine 
INFO-FLOW: Configuring Module : udp ...
Execute         set_default_model udp 
Execute         apply_spec_resource_limit udp 
INFO-FLOW: Model list for preprocess: udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO-FLOW: Preprocessing Module: udp.entry3 ...
Execute         set_default_model udp.entry3 
Execute         cdfg_preprocess -model udp.entry3 
Execute         rtl_gen_preprocess udp.entry3 
INFO-FLOW: Preprocessing Module: udp.entry266 ...
Execute         set_default_model udp.entry266 
Execute         cdfg_preprocess -model udp.entry266 
Command         cdfg_preprocess done; 0.13 sec.
Execute         rtl_gen_preprocess udp.entry266 
INFO-FLOW: Preprocessing Module: udpRxEngine ...
Execute         set_default_model udpRxEngine 
Execute         cdfg_preprocess -model udpRxEngine 
Execute         rtl_gen_preprocess udpRxEngine 
INFO-FLOW: Preprocessing Module: rxTableHandler ...
Execute         set_default_model rxTableHandler 
Execute         cdfg_preprocess -model rxTableHandler 
Execute         rtl_gen_preprocess rxTableHandler 
INFO-FLOW: Preprocessing Module: rxEngPacketDropper ...
Execute         set_default_model rxEngPacketDropper 
Execute         cdfg_preprocess -model rxEngPacketDropper 
Execute         rtl_gen_preprocess rxEngPacketDropper 
INFO-FLOW: Preprocessing Module: keep2len ...
Execute         set_default_model keep2len 
Execute         cdfg_preprocess -model keep2len 
Execute         rtl_gen_preprocess keep2len 
INFO-FLOW: Preprocessing Module: appGetMetaData ...
Execute         set_default_model appGetMetaData 
Execute         cdfg_preprocess -model appGetMetaData 
Execute         rtl_gen_preprocess appGetMetaData 
INFO-FLOW: Preprocessing Module: txTableHandler ...
Execute         set_default_model txTableHandler 
Execute         cdfg_preprocess -model txTableHandler 
Execute         rtl_gen_preprocess txTableHandler 
INFO-FLOW: Preprocessing Module: udpTxEngine ...
Execute         set_default_model udpTxEngine 
Execute         cdfg_preprocess -model udpTxEngine 
Execute         rtl_gen_preprocess udpTxEngine 
INFO-FLOW: Preprocessing Module: udp ...
Execute         set_default_model udp 
Execute         cdfg_preprocess -model udp 
Execute         rtl_gen_preprocess udp 
INFO-FLOW: Model list for synthesis: udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp.entry3 
Execute         schedule -model udp.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.72 sec.
INFO: [HLS 200-111]  Elapsed time: 106.88 seconds; current allocated memory: 318.505 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling udp.entry3.
Execute         set_default_model udp.entry3 
Execute         bind -model udp.entry3 
BIND OPTION: model=udp.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 319.503 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding udp.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp_entry266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp.entry266 
Execute         schedule -model udp.entry266 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.18 sec.
INFO: [HLS 200-111]  Elapsed time: 7.43 seconds; current allocated memory: 320.344 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling udp.entry266.
Execute         set_default_model udp.entry266 
Execute         bind -model udp.entry266 
BIND OPTION: model=udp.entry266
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 322.894 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding udp.entry266.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpRxEngine 
Execute         schedule -model udpRxEngine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpRxEngine'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 323.138 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.sched.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.sched.adb -f 
INFO-FLOW: Finish scheduling udpRxEngine.
Execute         set_default_model udpRxEngine 
Execute         bind -model udpRxEngine 
BIND OPTION: model=udpRxEngine
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 323.519 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.bind.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.bind.adb -f 
INFO-FLOW: Finish binding udpRxEngine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxTableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rxTableHandler 
Execute         schedule -model rxTableHandler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxTableHandler'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.375ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.2ns, effective delay budget: 2.3ns).
WARNING: [SCHED 204-21] The critical path in module 'rxTableHandler' consists of the following:
	fifo read on port 'SocketTableRx_0_theirIP_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:60) [105]  (1.15 ns)
	'icmp' operation ('icmp_ln879', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:77->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [164]  (0.859 ns)
	'and' operation ('and_ln79', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:79->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:418) [168]  (0.122 ns)
	blocking operation 0.244 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.3 sec.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 324.150 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling rxTableHandler.
Execute         set_default_model rxTableHandler 
Execute         bind -model rxTableHandler 
BIND OPTION: model=rxTableHandler
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 325.261 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.verbose.bind.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding rxTableHandler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model rxEngPacketDropper 
Execute         schedule -model rxEngPacketDropper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rxEngPacketDropper'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 325.520 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.sched.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.sched.adb -f 
INFO-FLOW: Finish scheduling rxEngPacketDropper.
Execute         set_default_model rxEngPacketDropper 
Execute         bind -model rxEngPacketDropper 
BIND OPTION: model=rxEngPacketDropper
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 325.759 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.bind.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.bind.adb -f 
INFO-FLOW: Finish binding rxEngPacketDropper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keep2len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model keep2len 
Execute         schedule -model keep2len 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'keep2len'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 326.411 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.sched.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.sched.adb -f 
INFO-FLOW: Finish scheduling keep2len.
Execute         set_default_model keep2len 
Execute         bind -model keep2len 
BIND OPTION: model=keep2len
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 327.366 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.bind.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.bind.adb -f 
INFO-FLOW: Finish binding keep2len.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model appGetMetaData 
Execute         schedule -model appGetMetaData 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'appGetMetaData'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 327.540 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.sched.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.sched.adb -f 
INFO-FLOW: Finish scheduling appGetMetaData.
Execute         set_default_model appGetMetaData 
Execute         bind -model appGetMetaData 
BIND OPTION: model=appGetMetaData
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 327.741 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.bind.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.bind.adb -f 
INFO-FLOW: Finish binding appGetMetaData.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'txTableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model txTableHandler 
Execute         schedule -model txTableHandler 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'txTableHandler'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.74 sec.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 328.095 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.sched.adb -f 
INFO-FLOW: Finish scheduling txTableHandler.
Execute         set_default_model txTableHandler 
Execute         bind -model txTableHandler 
BIND OPTION: model=txTableHandler
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 328.936 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.bind.adb -f 
INFO-FLOW: Finish binding txTableHandler.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udpTxEngine 
Execute         schedule -model udpTxEngine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'udpTxEngine'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 329.340 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.sched.rpt 
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.sched.adb -f 
INFO-FLOW: Finish scheduling udpTxEngine.
Execute         set_default_model udpTxEngine 
Execute         bind -model udpTxEngine 
BIND OPTION: model=udpTxEngine
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 329.908 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.bind.adb -f 
INFO-FLOW: Finish binding udpTxEngine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model udp 
Execute         schedule -model udp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 331.053 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.sched.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling udp.
Execute         set_default_model udp 
Execute         bind -model udp 
BIND OPTION: model=udp
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 334.930 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.bind.rpt 
Command         syn_report done; 0.75 sec.
Execute         db_write -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.bind.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish binding udp.
Execute         get_model_list udp -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess udp.entry3 
Execute         rtl_gen_preprocess udp.entry266 
Execute         rtl_gen_preprocess udpRxEngine 
Execute         rtl_gen_preprocess rxTableHandler 
Execute         rtl_gen_preprocess rxEngPacketDropper 
Execute         rtl_gen_preprocess keep2len 
Execute         rtl_gen_preprocess appGetMetaData 
Execute         rtl_gen_preprocess txTableHandler 
Execute         rtl_gen_preprocess udpTxEngine 
Execute         rtl_gen_preprocess udp 
INFO-FLOW: Model list for RTL generation: udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udp.entry3 -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_entry3'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 336.291 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/udp_entry3 -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl udp.entry3 -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/udp_entry3 
Execute         gen_rtl udp.entry3 -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/udp_entry3 
Execute         syn_report -csynth -model udp.entry3 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_entry3_csynth.rpt 
Execute         syn_report -rtlxml -model udp.entry3 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_entry3_csynth.xml 
Execute         syn_report -verbosereport -model udp.entry3 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model udp.entry3 -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info udp.entry3 -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp_entry266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udp.entry266 -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp_entry266'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 341.543 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp.entry266 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/udp_entry266 -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Command         gen_rtl done; 0.11 sec.
Execute         gen_rtl udp.entry266 -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/udp_entry266 
Execute         gen_rtl udp.entry266 -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/udp_entry266 
Execute         syn_report -csynth -model udp.entry266 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_entry266_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model udp.entry266 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_entry266_csynth.xml 
Execute         syn_report -verbosereport -model udp.entry266 -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.verbose.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -model udp.entry266 -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.adb 
Command         db_write done; 0.33 sec.
Execute         gen_tb_info udp.entry266 -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpRxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpRxEngine -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ure_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpRxEngine'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 346.182 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpRxEngine -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/udpRxEngine -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl udpRxEngine -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/udpRxEngine 
Execute         gen_rtl udpRxEngine -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/udpRxEngine 
Execute         syn_report -csynth -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udpRxEngine_csynth.rpt 
Execute         syn_report -rtlxml -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udpRxEngine_csynth.xml 
Execute         syn_report -verbosereport -model udpRxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.verbose.rpt 
Execute         db_write -model udpRxEngine -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.adb 
Execute         gen_tb_info udpRxEngine -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxTableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rxTableHandler -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxTableHandler'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 349.152 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl rxTableHandler -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/rxTableHandler -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl rxTableHandler -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/rxTableHandler 
Execute         gen_rtl rxTableHandler -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/rxTableHandler 
Execute         syn_report -csynth -model rxTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/rxTableHandler_csynth.rpt 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model rxTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/rxTableHandler_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model rxTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.verbose.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -model rxTableHandler -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.adb 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info rxTableHandler -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rxEngPacketDropper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model rxEngPacketDropper -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'repd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_drop_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirI' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_myPort' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'response_user_theirP' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rxEngPacketDropper'.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 353.126 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl rxEngPacketDropper -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/rxEngPacketDropper -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl rxEngPacketDropper -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/rxEngPacketDropper 
Execute         gen_rtl rxEngPacketDropper -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/rxEngPacketDropper 
Execute         syn_report -csynth -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/rxEngPacketDropper_csynth.rpt 
Execute         syn_report -rtlxml -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/rxEngPacketDropper_csynth.xml 
Execute         syn_report -verbosereport -model rxEngPacketDropper -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.verbose.rpt 
Execute         db_write -model rxEngPacketDropper -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.adb 
Execute         gen_tb_info rxEngPacketDropper -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keep2len' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model keep2len -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'keep2len'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 355.008 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl keep2len -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/keep2len -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl keep2len -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/keep2len 
Execute         gen_rtl keep2len -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/keep2len 
Execute         syn_report -csynth -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/keep2len_csynth.rpt 
Execute         syn_report -rtlxml -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/keep2len_csynth.xml 
Execute         syn_report -verbosereport -model keep2len -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.verbose.rpt 
Execute         db_write -model keep2len -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info keep2len -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'appGetMetaData' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model appGetMetaData -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'agmd_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lenCount_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'appGetMetaData'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 357.649 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl appGetMetaData -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/appGetMetaData -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl appGetMetaData -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/appGetMetaData 
Execute         gen_rtl appGetMetaData -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/appGetMetaData 
Execute         syn_report -csynth -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/appGetMetaData_csynth.rpt 
Execute         syn_report -rtlxml -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/appGetMetaData_csynth.xml 
Execute         syn_report -verbosereport -model appGetMetaData -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.verbose.rpt 
Execute         db_write -model appGetMetaData -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info appGetMetaData -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'txTableHandler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model txTableHandler -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'udp_mux_164_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udp_mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udp_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'txTableHandler'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.890 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl txTableHandler -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/txTableHandler -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl txTableHandler -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/txTableHandler 
Execute         gen_rtl txTableHandler -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/txTableHandler 
Execute         syn_report -csynth -model txTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/txTableHandler_csynth.rpt 
Execute         syn_report -rtlxml -model txTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/txTableHandler_csynth.xml 
Execute         syn_report -verbosereport -model txTableHandler -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model txTableHandler -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info txTableHandler -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udpTxEngine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udpTxEngine -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'ute_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirIP' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myIP_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_theirPo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currMetaData_myPort_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_len_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'udp_len_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'udpTxEngine'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 362.703 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udpTxEngine -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/udpTxEngine -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl udpTxEngine -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/udpTxEngine 
Execute         gen_rtl udpTxEngine -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/udpTxEngine 
Execute         syn_report -csynth -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udpTxEngine_csynth.rpt 
Execute         syn_report -rtlxml -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udpTxEngine_csynth.xml 
Execute         syn_report -verbosereport -model udpTxEngine -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model udpTxEngine -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.adb 
Command         db_write done; 0.22 sec.
Execute         gen_tb_info udpTxEngine -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'udp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model udp -vendor xilinx -mg_file /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/rxUdpDataIn_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/txUdpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataOutApp_V_user' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/DataInApp_V_user' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/myIpAddress_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_0_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_1_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_2_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_3_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_4_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_5_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_6_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_7_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_8_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_9_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_10_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_11_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_12_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_13_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_14_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_15_theirIP_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_0_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_1_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_2_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_3_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_4_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_5_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_6_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_7_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_8_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_9_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_10_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_11_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_12_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_13_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_14_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_15_theirPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_0_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_1_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_2_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_3_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_4_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_5_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_6_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_7_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_8_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_9_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_10_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_11_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_12_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_13_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_14_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_15_myPort_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_0_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_1_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_2_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_3_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_4_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_5_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_6_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_7_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_8_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_9_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_10_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_11_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_12_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_13_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_14_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/SocketTable_15_valid_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'udp/numberSockets_V' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'udp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'SocketTable_0_theirIP_V', 'SocketTable_1_theirIP_V', 'SocketTable_2_theirIP_V', 'SocketTable_3_theirIP_V', 'SocketTable_4_theirIP_V', 'SocketTable_5_theirIP_V', 'SocketTable_6_theirIP_V', 'SocketTable_7_theirIP_V', 'SocketTable_8_theirIP_V', 'SocketTable_9_theirIP_V', 'SocketTable_10_theirIP_V', 'SocketTable_11_theirIP_V', 'SocketTable_12_theirIP_V', 'SocketTable_13_theirIP_V', 'SocketTable_14_theirIP_V', 'SocketTable_15_theirIP_V', 'SocketTable_0_theirPort_V', 'SocketTable_1_theirPort_V', 'SocketTable_2_theirPort_V', 'SocketTable_3_theirPort_V', 'SocketTable_4_theirPort_V', 'SocketTable_5_theirPort_V', 'SocketTable_6_theirPort_V', 'SocketTable_7_theirPort_V', 'SocketTable_8_theirPort_V', 'SocketTable_9_theirPort_V', 'SocketTable_10_theirPort_V', 'SocketTable_11_theirPort_V', 'SocketTable_12_theirPort_V', 'SocketTable_13_theirPort_V', 'SocketTable_14_theirPort_V', 'SocketTable_15_theirPort_V', 'SocketTable_0_myPort_V', 'SocketTable_1_myPort_V', 'SocketTable_2_myPort_V', 'SocketTable_3_myPort_V', 'SocketTable_4_myPort_V', 'SocketTable_5_myPort_V', 'SocketTable_6_myPort_V', 'SocketTable_7_myPort_V', 'SocketTable_8_myPort_V', 'SocketTable_9_myPort_V', 'SocketTable_10_myPort_V', 'SocketTable_11_myPort_V', 'SocketTable_12_myPort_V', 'SocketTable_13_myPort_V', 'SocketTable_14_myPort_V', 'SocketTable_15_myPort_V', 'SocketTable_0_valid_V', 'SocketTable_1_valid_V', 'SocketTable_2_valid_V', 'SocketTable_3_valid_V', 'SocketTable_4_valid_V', 'SocketTable_5_valid_V', 'SocketTable_6_valid_V', 'SocketTable_7_valid_V', 'SocketTable_8_valid_V', 'SocketTable_9_valid_V', 'SocketTable_10_valid_V', 'SocketTable_11_valid_V', 'SocketTable_12_valid_V', 'SocketTable_13_valid_V', 'SocketTable_14_valid_V', 'SocketTable_15_valid_V' and 'numberSockets_V' to AXI-Lite port s_axilite.
WARNING: [HLS 200-656] Deadlocks can occur since process udpRxEngine is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rxTableHandler is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process rxEngPacketDropper is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process appGetMetaData is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process txTableHandler is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-656] Deadlocks can occur since process udpTxEngine is a non-flushable pipeline which is instantiated in a dataflow region without ap_ctrl_chain mode.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for udp due to udp.entry3 with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'udp'.
Command         create_rtl_model done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 372.104 MB.
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         gen_rtl udp -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/systemc/udp -synmodules udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp 
Execute         gen_rtl udp -istop -style xilinx -f -lang vhdl -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/vhdl/udp 
Command         gen_rtl done; 1.07 sec.
Execute         gen_rtl udp -istop -style xilinx -f -lang vlog -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/verilog/udp 
Command         gen_rtl done; 0.55 sec.
Execute         syn_report -csynth -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_csynth.rpt 
Command         syn_report done; 0.55 sec.
Execute         syn_report -rtlxml -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/syn/report/udp_csynth.xml 
Command         syn_report done; 0.56 sec.
Execute         syn_report -verbosereport -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.verbose.rpt 
Command         syn_report done; 1.26 sec.
Execute         db_write -model udp -f -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.adb 
Command         db_write done; 1.07 sec.
Execute         gen_tb_info udp -p /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute         syn_report -designview -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.design.xml 
Command         syn_report done; 1.69 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model udp -o /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks udp 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain udp 
INFO-FLOW: Model list for RTL component generation: udp.entry3 udp.entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO-FLOW: Handling components in module [udp_entry3] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [udp_entry266] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
INFO-FLOW: Handling components in module [udpRxEngine] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
INFO-FLOW: Handling components in module [rxTableHandler] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
INFO-FLOW: Handling components in module [rxEngPacketDropper] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [keep2len] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
INFO-FLOW: Handling components in module [appGetMetaData] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
INFO-FLOW: Handling components in module [txTableHandler] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
INFO-FLOW: Found component udp_mux_164_32_1_1.
INFO-FLOW: Append model udp_mux_164_32_1_1
INFO-FLOW: Found component udp_mux_164_16_1_1.
INFO-FLOW: Append model udp_mux_164_16_1_1
INFO-FLOW: Found component udp_mux_164_1_1_1.
INFO-FLOW: Append model udp_mux_164_1_1_1
INFO-FLOW: Handling components in module [udpTxEngine] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [udp] ... 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w32_d3_A.
INFO-FLOW: Append model fifo_w32_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w1_d3_A.
INFO-FLOW: Append model fifo_w1_d3_A
INFO-FLOW: Found component fifo_w97_d32_A.
INFO-FLOW: Append model fifo_w97_d32_A
INFO-FLOW: Found component fifo_w577_d512_A.
INFO-FLOW: Append model fifo_w577_d512_A
INFO-FLOW: Found component fifo_w113_d32_A.
INFO-FLOW: Append model fifo_w113_d32_A
INFO-FLOW: Found component fifo_w16_d32_A.
INFO-FLOW: Append model fifo_w16_d32_A
INFO-FLOW: Found component fifo_w577_d512_A.
INFO-FLOW: Append model fifo_w577_d512_A
INFO-FLOW: Found component fifo_w16_d32_A.
INFO-FLOW: Append model fifo_w16_d32_A
INFO-FLOW: Found component fifo_w97_d32_A.
INFO-FLOW: Append model fifo_w97_d32_A
INFO-FLOW: Found component udp_s_axilite_s_axi.
INFO-FLOW: Append model udp_s_axilite_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model udp_entry3
INFO-FLOW: Append model udp_entry266
INFO-FLOW: Append model udpRxEngine
INFO-FLOW: Append model rxTableHandler
INFO-FLOW: Append model rxEngPacketDropper
INFO-FLOW: Append model keep2len
INFO-FLOW: Append model appGetMetaData
INFO-FLOW: Append model txTableHandler
INFO-FLOW: Append model udpTxEngine
INFO-FLOW: Append model udp
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core udp_mux_164_32_1_1 udp_mux_164_16_1_1 udp_mux_164_1_1_1 regslice_core fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w1_d2_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w32_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w1_d3_A fifo_w97_d32_A fifo_w577_d512_A fifo_w113_d32_A fifo_w16_d32_A fifo_w577_d512_A fifo_w16_d32_A fifo_w97_d32_A udp_s_axilite_s_axi regslice_core udp_entry3 udp_entry266 udpRxEngine rxTableHandler rxEngPacketDropper keep2len appGetMetaData txTableHandler udpTxEngine udp
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model udp_mux_164_32_1_1
INFO-FLOW: To file: write model udp_mux_164_16_1_1
INFO-FLOW: To file: write model udp_mux_164_1_1_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w32_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w1_d3_A
INFO-FLOW: To file: write model fifo_w97_d32_A
INFO-FLOW: To file: write model fifo_w577_d512_A
INFO-FLOW: To file: write model fifo_w113_d32_A
INFO-FLOW: To file: write model fifo_w16_d32_A
INFO-FLOW: To file: write model fifo_w577_d512_A
INFO-FLOW: To file: write model fifo_w16_d32_A
INFO-FLOW: To file: write model fifo_w97_d32_A
INFO-FLOW: To file: write model udp_s_axilite_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model udp_entry3
INFO-FLOW: To file: write model udp_entry266
INFO-FLOW: To file: write model udpRxEngine
INFO-FLOW: To file: write model rxTableHandler
INFO-FLOW: To file: write model rxEngPacketDropper
INFO-FLOW: To file: write model keep2len
INFO-FLOW: To file: write model appGetMetaData
INFO-FLOW: To file: write model txTableHandler
INFO-FLOW: To file: write model udpTxEngine
INFO-FLOW: To file: write model udp
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model udp -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 421.05 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_6_U(fifo_w32_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_myPor_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_myPo_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_valid_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_vali_1_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_4_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_3_U(fifo_w32_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_their_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_2_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_thei_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_myPor_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_myPor_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_myPo_1_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_myPo_U(fifo_w16_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_0_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_1_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_2_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_3_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_4_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_5_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_6_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_7_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_8_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_9_valid_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_10_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_11_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_12_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_13_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_14_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'SocketTable_15_vali_U(fifo_w1_d3_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ureMetaData_V_U(fifo_w97_d32_A)' using Block RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ureDataPayload_V_U(fifo_w577_d512_A)' using Block RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rthDropFifo_V_U(fifo_w113_d32_A)' using Block RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdIdOut_V_V_U(fifo_w16_d32_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdDataOut_V_U(fifo_w577_d512_A)' using Block RAMs.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agmdpayloadLenOut_V_s_U(fifo_w16_d32_A)' using Shift Registers.
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'txthMetaData_V_U(fifo_w97_d32_A)' using Block RAMs.
Execute           source ./s_axilite.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 7.14 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=udp xml_exists=0
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=82
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=200 #gSsdmPorts=34
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute         sc_get_clocks udp 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.tbgen.tcl 
Execute         source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:21 ; elapsed = 00:02:32 . Memory (MB): peak = 1664.500 ; gain = 1231.887 ; free physical = 26026 ; free virtual = 42618
INFO: [VHDL 208-304] Generating VHDL RTL for udp.
INFO: [VLOG 209-307] Generating Verilog RTL for udp.
Command       autosyn done; 48.48 sec.
Command     csynth_design done; 126.97 sec.
Execute     export_design -rtl verilog -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry3.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp_entry266.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpRxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/rxEngPacketDropper.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/keep2len.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/appGetMetaData.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/txTableHandler.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udpTxEngine.compgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=34
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.compgen.dataonly.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=udp
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=udp
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.constraint.tcl 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/udp.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/UDP_prj/ultrascale_plus/impl/ip/pack.sh
Command     export_design done; 24.98 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.2 sec.
