Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Feb 17 00:22:39 2026
| Host              : brg-zhang-xcel.ece.cornell.edu running 64-bit Red Hat Enterprise Linux 9.1 (Plow)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file minitpu_wrapper_timing_summary_routed.rpt -pb minitpu_wrapper_timing_summary_routed.pb -rpx minitpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : minitpu_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                47859        0.010        0.000                      0                47859        8.500        0.000                       0                 16058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.080        0.000                      0                40291        0.010        0.000                      0                40291        8.500        0.000                       0                 16058  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                15.501        0.000                      0                 7568        0.154        0.000                      0                 7568  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.741ns  (logic 9.087ns (46.031%)  route 10.654ns (53.969%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 21.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.576ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.174    21.004    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X41Y141        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    21.120 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_3__9/O
                         net (fo=16, routed)          0.231    21.351    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[30]_26
    SLICE_X39Y141        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    21.449 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[19]_i_3__13/O
                         net (fo=1, routed)           0.072    21.521    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[19]_i_3__13_n_0
    SLICE_X39Y141        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178    21.699 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[19]_i_1__9/O
                         net (fo=1, routed)           0.070    21.769    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_270
    SLICE_X39Y141        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.722    21.889    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X39Y141        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[19]/C
                         clock pessimism              0.162    22.051    
                         clock uncertainty           -0.229    21.822    
    SLICE_X39Y141        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    21.849    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[19]
  -------------------------------------------------------------------
                         required time                         21.849    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.606ns  (logic 8.924ns (45.516%)  route 10.682ns (54.484%))
  Logic Levels:           59  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=7 LUT4=6 LUT5=8 LUT6=18)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 21.789 - 20.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.638ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.576ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.843     2.050    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X29Y96         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.144 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/Q
                         net (fo=34, routed)          0.164     2.308    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e0__2_carry__0_i_3_0[24]
    SLICE_X30Y97         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.484 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3/O
                         net (fo=1, routed)           0.159     2.643    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3_n_0
    SLICE_X30Y98         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.757 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_1/O
                         net (fo=52, routed)          0.326     3.083    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/weight_reg_active_reg[28]
    SLICE_X28Y101        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.200 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_i_29__3/O
                         net (fo=1, routed)           0.255     3.455    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/A[12]
    DSP48E2_X2Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.241     3.696 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.098     3.794 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.794    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.647     4.441 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     4.441    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER.U<33>
    DSP48E2_X2Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.059     4.500 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     4.500    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA.U_DATA<33>
    DSP48E2_X2Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.358 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.374    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.698     6.072 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X2Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     6.213 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_OUTPUT_INST/P[8]
                         net (fo=4, routed)           0.483     6.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/p_2_in__0[1]
    SLICE_X31Y100        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.937 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     6.965    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry_n_0
    SLICE_X31Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.111 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0/O[7]
                         net (fo=2, routed)           0.458     7.569    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0_n_8
    SLICE_X33Y102        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.669 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5/O
                         net (fo=3, routed)           0.221     7.890    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     7.929 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_1/O
                         net (fo=10, routed)          0.178     8.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_337
    SLICE_X35Y100        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     8.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___153/O
                         net (fo=2, routed)           0.121     8.376    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_1_2
    SLICE_X35Y100        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.550 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13/O
                         net (fo=1, routed)           0.203     8.753    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13_n_0
    SLICE_X33Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     8.816 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_2/O
                         net (fo=8, routed)           0.189     9.005    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_298
    SLICE_X33Y103        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     9.069 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___122/O
                         net (fo=12, routed)          0.121     9.191    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[23]_i_3_0
    SLICE_X33Y104        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___18_i_1/O
                         net (fo=26, routed)          0.084     9.338    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[23]
    SLICE_X33Y104        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     9.515 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___27_i_1/O
                         net (fo=3, routed)           0.108     9.624    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[24]_0
    SLICE_X33Y104        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.722 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___37_i_3__7/O
                         net (fo=3, routed)           0.053     9.775    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_90
    SLICE_X33Y104        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     9.875 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___37/O
                         net (fo=24, routed)          0.194    10.069    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_1
    SLICE_X32Y104        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127    10.196 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___20_i_2__0/O
                         net (fo=3, routed)           0.214    10.410    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___7_i_5_0
    SLICE_X32Y104        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176    10.586 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34/O
                         net (fo=2, routed)           0.050    10.636    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34_n_0
    SLICE_X32Y104        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098    10.734 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17/O
                         net (fo=2, routed)           0.173    10.907    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17_n_0
    SLICE_X30Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.971 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10/O
                         net (fo=2, routed)           0.168    11.140    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_n_0
    SLICE_X31Y106        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113    11.253 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_4__2/O
                         net (fo=4, routed)           0.163    11.415    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_144
    SLICE_X32Y107        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115    11.530 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1/O
                         net (fo=1, routed)           0.010    11.540    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1_n_0
    SLICE_X32Y107        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    11.773 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    11.801    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3_n_0
    SLICE_X32Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    11.878 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.213    12.092    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2_n_4
    SLICE_X32Y108        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063    12.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0/O
                         net (fo=45, routed)          0.251    12.406    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_1_1
    SLICE_X33Y107        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    12.555 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_21/O
                         net (fo=1, routed)           0.353    12.908    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_2_in[3]
    SLICE_X31Y107        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137    13.045 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.073    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3_n_0
    SLICE_X31Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    13.096 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.124    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3_n_0
    SLICE_X31Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.270 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_1/O[7]
                         net (fo=60, routed)          0.463    13.733    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_1_in
    SLICE_X29Y112        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064    13.797 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22/O
                         net (fo=1, routed)           0.283    14.080    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22_n_0
    SLICE_X28Y115        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.228 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11/O
                         net (fo=2, routed)           0.261    14.489    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11_n_0
    SLICE_X27Y116        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062    14.551 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7/O
                         net (fo=5, routed)           0.115    14.666    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7_n_0
    SLICE_X27Y117        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.781 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1/O
                         net (fo=50, routed)          0.277    15.058    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1_n_0
    SLICE_X26Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    15.232 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1/O
                         net (fo=37, routed)          0.266    15.499    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1_n_0
    SLICE_X27Y121        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113    15.612 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10/O
                         net (fo=2, routed)           0.119    15.731    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10_n_0
    SLICE_X27Y121        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    15.879 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8/O
                         net (fo=4, routed)           0.284    16.162    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8_n_0
    SLICE_X29Y122        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179    16.341 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2/O
                         net (fo=15, routed)          0.348    16.690    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195    16.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2/O
                         net (fo=11, routed)          0.240    17.125    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064    17.189 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2/O
                         net (fo=15, routed)          0.426    17.614    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2_n_0
    SLICE_X33Y127        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100    17.714 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___64_i_4/O
                         net (fo=14, routed)          0.371    18.085    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_30_0
    SLICE_X35Y126        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    18.259 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8/O
                         net (fo=7, routed)           0.228    18.487    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8_n_0
    SLICE_X36Y127        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149    18.636 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32/O
                         net (fo=5, routed)           0.276    18.912    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32_n_0
    SLICE_X35Y124        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.025 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18/O
                         net (fo=2, routed)           0.186    19.211    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18_n_0
    SLICE_X34Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066    19.277 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_4/O
                         net (fo=6, routed)           0.311    19.588    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_11
    SLICE_X32Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116    19.704 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10/O
                         net (fo=1, routed)           0.108    19.812    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_n_0
    SLICE_X32Y124        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    19.959 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_1/O
                         net (fo=39, routed)          0.293    20.252    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_0[1]
    SLICE_X30Y119        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114    20.366 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___13_i_25/O
                         net (fo=1, routed)           0.012    20.378    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_180
    SLICE_X30Y119        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    20.575 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.603    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___13_i_8_n_0
    SLICE_X30Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116    20.719 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.184    20.903    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X30Y118        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064    20.967 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___13_i_3/O
                         net (fo=16, routed)          0.253    21.219    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[30]_26
    SLICE_X31Y119        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066    21.285 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[18]_i_3__3/O
                         net (fo=1, routed)           0.227    21.512    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[18]_i_3__3_n_0
    SLICE_X31Y119        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062    21.574 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[18]_i_1/O
                         net (fo=1, routed)           0.082    21.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_276
    SLICE_X31Y119        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.622    21.789    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X31Y119        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[18]/C
                         clock pessimism              0.163    21.952    
                         clock uncertainty           -0.229    21.722    
    SLICE_X31Y119        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    21.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[18]
  -------------------------------------------------------------------
                         required time                         21.749    
                         arrival time                         -21.656    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.727ns  (logic 9.022ns (45.734%)  route 10.705ns (54.266%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 21.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.576ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.174    21.004    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X41Y141        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    21.120 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_3__9/O
                         net (fo=16, routed)          0.233    21.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[30]_26
    SLICE_X39Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064    21.416 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[14]_i_3__13/O
                         net (fo=1, routed)           0.110    21.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[14]_i_3__13_n_0
    SLICE_X39Y140        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147    21.673 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[14]_i_1__9/O
                         net (fo=1, routed)           0.082    21.755    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_275
    SLICE_X39Y140        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.728    21.895    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X39Y140        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[14]/C
                         clock pessimism              0.162    22.057    
                         clock uncertainty           -0.229    21.828    
    SLICE_X39Y140        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    21.855    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[14]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                         -21.755    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.718ns  (logic 9.034ns (45.817%)  route 10.684ns (54.183%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 21.893 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.576ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.248    21.078    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/adder/result12_in
    SLICE_X40Y141        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041    21.119 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___42/O
                         net (fo=5, routed)           0.194    21.313    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[0]_1
    SLICE_X42Y143        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151    21.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[0]_i_3__13/O
                         net (fo=1, routed)           0.058    21.522    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[0]_i_3__13_n_0
    SLICE_X42Y143        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.147    21.669 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[0]_i_1__13/O
                         net (fo=1, routed)           0.077    21.746    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_289
    SLICE_X42Y143        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.726    21.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X42Y143        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[0]/C
                         clock pessimism              0.162    22.055    
                         clock uncertainty           -0.229    21.826    
    SLICE_X42Y143        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027    21.853    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[0]
  -------------------------------------------------------------------
                         required time                         21.853    
                         arrival time                         -21.746    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.717ns  (logic 8.986ns (45.576%)  route 10.731ns (54.424%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 21.895 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.576ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.174    21.004    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X41Y141        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    21.120 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_3__9/O
                         net (fo=16, routed)          0.273    21.393    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[30]_26
    SLICE_X39Y140        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.113    21.506 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[15]_i_3__13/O
                         net (fo=1, routed)           0.100    21.606    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[15]_i_3__13_n_0
    SLICE_X39Y140        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062    21.668 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[15]_i_1__9/O
                         net (fo=1, routed)           0.077    21.745    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_274
    SLICE_X39Y140        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.728    21.895    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X39Y140        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[15]/C
                         clock pessimism              0.162    22.057    
                         clock uncertainty           -0.229    21.828    
    SLICE_X39Y140        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027    21.855    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[15]
  -------------------------------------------------------------------
                         required time                         21.855    
                         arrival time                         -21.745    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.728ns  (logic 9.056ns (45.904%)  route 10.672ns (54.096%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.576ns, distribution 1.164ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.174    21.004    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X41Y141        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    21.120 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_3__9/O
                         net (fo=16, routed)          0.197    21.317    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[30]_26
    SLICE_X40Y142        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    21.415 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[11]_i_3__13/O
                         net (fo=1, routed)           0.112    21.527    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[11]_i_3__13_n_0
    SLICE_X40Y142        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147    21.674 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[11]_i_1__9/O
                         net (fo=1, routed)           0.082    21.756    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_278
    SLICE_X40Y142        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.740    21.907    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X40Y142        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[11]/C
                         clock pessimism              0.162    22.069    
                         clock uncertainty           -0.229    21.840    
    SLICE_X40Y142        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    21.867    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[11]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -21.756    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.712ns  (logic 9.027ns (45.795%)  route 10.685ns (54.205%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 21.891 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.724ns (routing 0.576ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.248    21.078    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/adder/result12_in
    SLICE_X40Y141        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041    21.119 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___42/O
                         net (fo=5, routed)           0.188    21.307    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[0]_1
    SLICE_X39Y139        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113    21.420 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[4]_i_3__13/O
                         net (fo=1, routed)           0.072    21.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[4]_i_3__13_n_0
    SLICE_X39Y139        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178    21.670 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[4]_i_1__9/O
                         net (fo=1, routed)           0.070    21.740    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_285
    SLICE_X39Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.724    21.891    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X39Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[4]/C
                         clock pessimism              0.162    22.053    
                         clock uncertainty           -0.229    21.824    
    SLICE_X39Y139        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    21.851    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[4]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -21.740    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.707ns  (logic 8.918ns (45.253%)  route 10.789ns (54.747%))
  Logic Levels:           56  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=8 LUT4=10 LUT5=8 LUT6=12)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 21.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.821ns (routing 0.638ns, distribution 1.183ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.576ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.821     2.028    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X28Y139        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y139        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.126 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/weight_reg_active_reg[23]/Q
                         net (fo=41, routed)          0.273     2.399    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/Q[23]
    SLICE_X27Y138        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     2.548 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9/O
                         net (fo=1, routed)           0.053     2.601    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_3__9_n_0
    SLICE_X27Y138        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     2.717 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___130_i_1__9/O
                         net (fo=52, routed)          0.294     3.011    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/weight_reg_active_reg[28]
    SLICE_X28Y139        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.142     3.153 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_i_34__13/O
                         net (fo=1, routed)           0.429     3.582    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/A[7]
    DSP48E2_X2Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[7]_A2_DATA[7])
                                                      0.241     3.823 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     3.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X2Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.098     3.921 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     3.921    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X2Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[28])
                                                      0.647     4.568 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, routed)           0.000     4.568    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_MULTIPLIER.U<28>
    DSP48E2_X2Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[28]_U_DATA[28])
                                                      0.059     4.627 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, routed)           0.000     4.627    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_M_DATA.U_DATA<28>
    DSP48E2_X2Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[28]_ALU_OUT[47])
                                                      0.699     5.326 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.326    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y56        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.485 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.501    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y57        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     6.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y57        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.141     6.340 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2__0/DSP_OUTPUT_INST/P[13]
                         net (fo=4, routed)           0.430     6.770    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/p_2_in__0[6]
    SLICE_X29Y141        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     6.972 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     7.000    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry_n_0
    SLICE_X29Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.129 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0/O[6]
                         net (fo=2, routed)           0.347     7.476    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/z_e2_carry__0_n_9
    SLICE_X30Y142        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     7.653 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9/O
                         net (fo=3, routed)           0.055     7.708    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_n_0
    SLICE_X30Y142        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039     7.747 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_1__9/O
                         net (fo=10, routed)          0.146     7.893    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___151_i_5__9_0
    SLICE_X30Y141        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     8.070 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9/O
                         net (fo=2, routed)           0.248     8.318    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___126_i_3__9_n_0
    SLICE_X31Y144        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     8.492 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9/O
                         net (fo=1, routed)           0.051     8.543    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_10__9_n_0
    SLICE_X31Y144        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.659 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___122_i_2__9/O
                         net (fo=8, routed)           0.076     8.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_293
    SLICE_X31Y144        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     8.850 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___122/O
                         net (fo=12, routed)          0.278     9.127    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[23]_i_3__9_0
    SLICE_X35Y144        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114     9.241 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___18_i_1__9/O
                         net (fo=26, routed)          0.120     9.362    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[23]
    SLICE_X35Y145        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     9.424 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___27_i_1__9/O
                         net (fo=3, routed)           0.102     9.526    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[24]_0
    SLICE_X35Y145        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     9.609 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___37_i_3__17/O
                         net (fo=3, routed)           0.140     9.749    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_87
    SLICE_X35Y144        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     9.813 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___37/O
                         net (fo=24, routed)          0.541    10.354    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_7__20_1
    SLICE_X38Y143        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164    10.518 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12/O
                         net (fo=4, routed)           0.558    11.076    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___1_i_16__12_n_0
    SLICE_X37Y144        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100    11.176 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21/O
                         net (fo=2, routed)           0.361    11.536    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_6__21_n_0
    SLICE_X38Y145        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.116    11.652 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___2_i_1__13/O
                         net (fo=4, routed)           0.107    11.759    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_134
    SLICE_X38Y146        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    11.872 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2/O
                         net (fo=1, routed)           0.011    11.883    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___2_n_0
    SLICE_X38Y146        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196    12.079 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    12.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_3_n_0
    SLICE_X38Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    12.184 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.246    12.431    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___8_0[0]
    SLICE_X38Y147        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114    12.545 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___0/O
                         net (fo=45, routed)          0.278    12.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[31]_0
    SLICE_X39Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062    12.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169/O
                         net (fo=1, routed)           0.338    13.223    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___169_n_0
    SLICE_X39Y146        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241    13.464 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.492    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___47_i_3_n_0
    SLICE_X39Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.638 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3/O[7]
                         net (fo=7, routed)           0.290    13.928    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___43_i_3_n_8
    SLICE_X40Y148        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195    14.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9/O
                         net (fo=3, routed)           0.304    14.427    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_3__9_n_0
    SLICE_X41Y149        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176    14.603 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9/O
                         net (fo=16, routed)          0.263    14.865    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___76_i_2__9_n_0
    SLICE_X42Y150        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    14.963 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9/O
                         net (fo=38, routed)          0.257    15.221    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___117_i_1__9_n_0
    SLICE_X42Y149        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063    15.284 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9/O
                         net (fo=50, routed)          0.372    15.656    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___63_i_1__9_n_0
    SLICE_X43Y148        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.118    15.774 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9/O
                         net (fo=4, routed)           0.281    16.055    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___113__0_i_1__9_n_0
    SLICE_X43Y148        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    16.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9/O
                         net (fo=33, routed)          0.250    16.405    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___61_i_1__9_n_0
    SLICE_X44Y146        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083    16.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9/O
                         net (fo=4, routed)           0.217    16.705    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_8__9_n_0
    SLICE_X44Y146        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    16.853 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9/O
                         net (fo=58, routed)          0.166    17.019    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___62_i_6__9_n_0
    SLICE_X45Y146        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    17.169 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___69_i_2__9/O
                         net (fo=11, routed)          0.186    17.355    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___53_0
    SLICE_X45Y145        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136    17.491 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___70_i_1__9/O
                         net (fo=5, routed)           0.229    17.720    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___62_i_3__9_0
    SLICE_X45Y144        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.167    17.887 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___64_i_1__9/O
                         net (fo=5, routed)           0.152    18.039    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___69_i_1__9_0
    SLICE_X45Y143        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.084    18.123 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9/O
                         net (fo=6, routed)           0.229    18.352    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_35__9_n_0
    SLICE_X45Y143        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136    18.488 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9/O
                         net (fo=5, routed)           0.230    18.718    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_27__9_n_0
    SLICE_X45Y143        LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139    18.857 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9/O
                         net (fo=10, routed)          0.319    19.176    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_8__9_n_0
    SLICE_X43Y142        LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.198    19.374 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___48_i_2__9/O
                         net (fo=7, routed)           0.224    19.598    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_199
    SLICE_X43Y141        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.082    19.680 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___49/O
                         net (fo=2, routed)           0.234    19.914    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[28]_3
    SLICE_X42Y142        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177    20.091 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9/O
                         net (fo=4, routed)           0.276    20.367    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[28]_i_2__9_n_0
    SLICE_X40Y140        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063    20.430 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_29__9/O
                         net (fo=1, routed)           0.018    20.448    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_180
    SLICE_X40Y140        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    20.686 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8/CO[7]
                         net (fo=1, routed)           0.028    20.714    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_8_n_0
    SLICE_X40Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116    20.830 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/i___13_i_2/CO[6]
                         net (fo=26, routed)          0.174    21.004    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[1]_1[0]
    SLICE_X41Y141        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    21.120 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/i___13_i_3__9/O
                         net (fo=16, routed)          0.277    21.397    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out_reg[30]_26
    SLICE_X40Y143        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.066    21.463 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[12]_i_3__13/O
                         net (fo=1, routed)           0.163    21.626    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[12]_i_3__13_n_0
    SLICE_X40Y144        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041    21.667 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult/pe_psum_out[12]_i_1__9/O
                         net (fo=1, routed)           0.068    21.735    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/mult_n_277
    SLICE_X40Y144        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.727    21.894    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/s00_axi_aclk
    SLICE_X40Y144        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[12]/C
                         clock pessimism              0.162    22.056    
                         clock uncertainty           -0.229    21.827    
    SLICE_X40Y144        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    21.854    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_psum_out_reg[12]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.570ns  (logic 8.932ns (45.641%)  route 10.638ns (54.359%))
  Logic Levels:           58  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=8 LUT4=6 LUT5=8 LUT6=16)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 21.784 - 20.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.638ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.576ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.843     2.050    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X29Y96         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.144 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/Q
                         net (fo=34, routed)          0.164     2.308    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e0__2_carry__0_i_3_0[24]
    SLICE_X30Y97         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.484 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3/O
                         net (fo=1, routed)           0.159     2.643    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3_n_0
    SLICE_X30Y98         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.757 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_1/O
                         net (fo=52, routed)          0.326     3.083    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/weight_reg_active_reg[28]
    SLICE_X28Y101        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.200 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_i_29__3/O
                         net (fo=1, routed)           0.255     3.455    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/A[12]
    DSP48E2_X2Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.241     3.696 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.098     3.794 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.794    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.647     4.441 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     4.441    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER.U<33>
    DSP48E2_X2Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.059     4.500 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     4.500    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA.U_DATA<33>
    DSP48E2_X2Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.358 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.374    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.698     6.072 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X2Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     6.213 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_OUTPUT_INST/P[8]
                         net (fo=4, routed)           0.483     6.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/p_2_in__0[1]
    SLICE_X31Y100        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.937 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     6.965    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry_n_0
    SLICE_X31Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.111 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0/O[7]
                         net (fo=2, routed)           0.458     7.569    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0_n_8
    SLICE_X33Y102        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.669 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5/O
                         net (fo=3, routed)           0.221     7.890    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     7.929 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_1/O
                         net (fo=10, routed)          0.178     8.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_337
    SLICE_X35Y100        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     8.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___153/O
                         net (fo=2, routed)           0.121     8.376    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_1_2
    SLICE_X35Y100        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.550 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13/O
                         net (fo=1, routed)           0.203     8.753    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13_n_0
    SLICE_X33Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     8.816 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_2/O
                         net (fo=8, routed)           0.189     9.005    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_298
    SLICE_X33Y103        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     9.069 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___122/O
                         net (fo=12, routed)          0.121     9.191    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[23]_i_3_0
    SLICE_X33Y104        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___18_i_1/O
                         net (fo=26, routed)          0.084     9.338    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[23]
    SLICE_X33Y104        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     9.515 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___27_i_1/O
                         net (fo=3, routed)           0.108     9.624    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[24]_0
    SLICE_X33Y104        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.722 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___37_i_3__7/O
                         net (fo=3, routed)           0.053     9.775    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_90
    SLICE_X33Y104        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     9.875 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___37/O
                         net (fo=24, routed)          0.194    10.069    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_1
    SLICE_X32Y104        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127    10.196 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___20_i_2__0/O
                         net (fo=3, routed)           0.214    10.410    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___7_i_5_0
    SLICE_X32Y104        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176    10.586 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34/O
                         net (fo=2, routed)           0.050    10.636    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34_n_0
    SLICE_X32Y104        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098    10.734 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17/O
                         net (fo=2, routed)           0.173    10.907    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17_n_0
    SLICE_X30Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.971 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10/O
                         net (fo=2, routed)           0.168    11.140    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_n_0
    SLICE_X31Y106        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113    11.253 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_4__2/O
                         net (fo=4, routed)           0.163    11.415    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_144
    SLICE_X32Y107        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115    11.530 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1/O
                         net (fo=1, routed)           0.010    11.540    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1_n_0
    SLICE_X32Y107        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    11.773 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    11.801    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3_n_0
    SLICE_X32Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    11.878 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.213    12.092    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2_n_4
    SLICE_X32Y108        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063    12.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0/O
                         net (fo=45, routed)          0.251    12.406    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_1_1
    SLICE_X33Y107        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    12.555 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_21/O
                         net (fo=1, routed)           0.353    12.908    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_2_in[3]
    SLICE_X31Y107        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137    13.045 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.073    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3_n_0
    SLICE_X31Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    13.096 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.124    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3_n_0
    SLICE_X31Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.270 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_1/O[7]
                         net (fo=60, routed)          0.463    13.733    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_1_in
    SLICE_X29Y112        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064    13.797 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22/O
                         net (fo=1, routed)           0.283    14.080    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22_n_0
    SLICE_X28Y115        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.228 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11/O
                         net (fo=2, routed)           0.261    14.489    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11_n_0
    SLICE_X27Y116        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062    14.551 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7/O
                         net (fo=5, routed)           0.115    14.666    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7_n_0
    SLICE_X27Y117        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.781 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1/O
                         net (fo=50, routed)          0.277    15.058    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1_n_0
    SLICE_X26Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    15.232 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1/O
                         net (fo=37, routed)          0.266    15.499    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1_n_0
    SLICE_X27Y121        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113    15.612 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10/O
                         net (fo=2, routed)           0.119    15.731    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10_n_0
    SLICE_X27Y121        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    15.879 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8/O
                         net (fo=4, routed)           0.284    16.162    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8_n_0
    SLICE_X29Y122        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179    16.341 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2/O
                         net (fo=15, routed)          0.348    16.690    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195    16.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2/O
                         net (fo=11, routed)          0.240    17.125    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064    17.189 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2/O
                         net (fo=15, routed)          0.426    17.614    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2_n_0
    SLICE_X33Y127        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100    17.714 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___64_i_4/O
                         net (fo=14, routed)          0.371    18.085    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_30_0
    SLICE_X35Y126        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    18.259 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8/O
                         net (fo=7, routed)           0.228    18.487    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8_n_0
    SLICE_X36Y127        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149    18.636 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32/O
                         net (fo=5, routed)           0.276    18.912    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32_n_0
    SLICE_X35Y124        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.025 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18/O
                         net (fo=2, routed)           0.186    19.211    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18_n_0
    SLICE_X34Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066    19.277 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_4/O
                         net (fo=6, routed)           0.311    19.588    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_11
    SLICE_X32Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116    19.704 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10/O
                         net (fo=1, routed)           0.108    19.812    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_n_0
    SLICE_X32Y124        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    19.959 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_1/O
                         net (fo=39, routed)          0.330    20.289    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_0[1]
    SLICE_X32Y117        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    20.351 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___12_i_14/O
                         net (fo=1, routed)           0.012    20.363    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_172
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    20.560 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_2/CO[7]
                         net (fo=1, routed)           0.028    20.588    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_2_n_0
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116    20.704 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_1/CO[6]
                         net (fo=24, routed)          0.369    21.073    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/result13_in
    SLICE_X31Y115        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    21.208 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12/O
                         net (fo=8, routed)           0.228    21.435    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[30]_29
    SLICE_X31Y117        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117    21.552 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[24]_i_1/O
                         net (fo=1, routed)           0.068    21.620    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_270
    SLICE_X31Y117        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.617    21.784    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X31Y117        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[24]/C
                         clock pessimism              0.163    21.947    
                         clock uncertainty           -0.229    21.717    
    SLICE_X31Y117        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    21.744    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[24]
  -------------------------------------------------------------------
                         required time                         21.744    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        19.530ns  (logic 8.854ns (45.336%)  route 10.676ns (54.664%))
  Logic Levels:           58  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=2 LUT3=8 LUT4=6 LUT5=8 LUT6=16)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 21.823 - 20.000 ) 
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 0.638ns, distribution 1.205ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.576ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.843     2.050    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X29Y96         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.144 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/weight_reg_active_reg[24]/Q
                         net (fo=34, routed)          0.164     2.308    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e0__2_carry__0_i_3_0[24]
    SLICE_X30Y97         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     2.484 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3/O
                         net (fo=1, routed)           0.159     2.643    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_3_n_0
    SLICE_X30Y98         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.114     2.757 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___130_i_1/O
                         net (fo=52, routed)          0.326     3.083    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/weight_reg_active_reg[28]
    SLICE_X28Y101        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     3.200 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_i_29__3/O
                         net (fo=1, routed)           0.255     3.455    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/A[12]
    DSP48E2_X2Y40        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.241     3.696 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     3.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X2Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.098     3.794 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     3.794    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X2Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[33])
                                                      0.647     4.441 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, routed)           0.000     4.441    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_MULTIPLIER.U<33>
    DSP48E2_X2Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[33]_U_DATA[33])
                                                      0.059     4.500 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, routed)           0.000     4.500    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_M_DATA.U_DATA<33>
    DSP48E2_X2Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.199 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.199    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.358 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     5.374    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/PCIN[47]
    DSP48E2_X2Y41        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.698     6.072 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X2Y41        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.141     6.213 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2__0/DSP_OUTPUT_INST/P[8]
                         net (fo=4, routed)           0.483     6.696    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/p_2_in__0[1]
    SLICE_X31Y100        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     6.937 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry/CO[7]
                         net (fo=1, routed)           0.028     6.965    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry_n_0
    SLICE_X31Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.111 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0/O[7]
                         net (fo=2, routed)           0.458     7.569    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/z_e2_carry__0_n_8
    SLICE_X33Y102        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.669 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5/O
                         net (fo=3, routed)           0.221     7.890    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_5_n_0
    SLICE_X34Y101        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     7.929 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___151_i_1/O
                         net (fo=10, routed)          0.178     8.107    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_337
    SLICE_X35Y100        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     8.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___153/O
                         net (fo=2, routed)           0.121     8.376    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_1_2
    SLICE_X35Y100        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     8.550 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13/O
                         net (fo=1, routed)           0.203     8.753    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_13_n_0
    SLICE_X33Y101        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     8.816 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___122_i_2/O
                         net (fo=8, routed)           0.189     9.005    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_298
    SLICE_X33Y103        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     9.069 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___122/O
                         net (fo=12, routed)          0.121     9.191    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[23]_i_3_0
    SLICE_X33Y104        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     9.255 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___18_i_1/O
                         net (fo=26, routed)          0.084     9.338    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[23]
    SLICE_X33Y104        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     9.515 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___27_i_1/O
                         net (fo=3, routed)           0.108     9.624    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[24]_0
    SLICE_X33Y104        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     9.722 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___37_i_3__7/O
                         net (fo=3, routed)           0.053     9.775    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_90
    SLICE_X33Y104        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     9.875 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___37/O
                         net (fo=24, routed)          0.194    10.069    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_1
    SLICE_X32Y104        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127    10.196 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___20_i_2__0/O
                         net (fo=3, routed)           0.214    10.410    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___7_i_5_0
    SLICE_X32Y104        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176    10.586 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34/O
                         net (fo=2, routed)           0.050    10.636    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_34_n_0
    SLICE_X32Y104        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098    10.734 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17/O
                         net (fo=2, routed)           0.173    10.907    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_17_n_0
    SLICE_X30Y104        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064    10.971 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10/O
                         net (fo=2, routed)           0.168    11.140    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_7__10_n_0
    SLICE_X31Y106        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.113    11.253 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___1_i_4__2/O
                         net (fo=4, routed)           0.163    11.415    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_144
    SLICE_X32Y107        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115    11.530 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1/O
                         net (fo=1, routed)           0.010    11.540    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___1_n_0
    SLICE_X32Y107        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    11.773 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3/CO[7]
                         net (fo=1, routed)           0.028    11.801    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_3_n_0
    SLICE_X32Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077    11.878 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2/CO[3]
                         net (fo=23, routed)          0.213    12.092    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0_i_2_n_4
    SLICE_X32Y108        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063    12.155 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___0/O
                         net (fo=45, routed)          0.251    12.406    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_1_1
    SLICE_X33Y107        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    12.555 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___47_i_21/O
                         net (fo=1, routed)           0.353    12.908    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_2_in[3]
    SLICE_X31Y107        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137    13.045 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.073    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_3_n_0
    SLICE_X31Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    13.096 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3/CO[7]
                         net (fo=1, routed)           0.028    13.124    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___43_i_3_n_0
    SLICE_X31Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146    13.270 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___47_i_1/O[7]
                         net (fo=60, routed)          0.463    13.733    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/p_1_in
    SLICE_X29Y112        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064    13.797 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22/O
                         net (fo=1, routed)           0.283    14.080    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_22_n_0
    SLICE_X28Y115        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148    14.228 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11/O
                         net (fo=2, routed)           0.261    14.489    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_11_n_0
    SLICE_X27Y116        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062    14.551 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7/O
                         net (fo=5, routed)           0.115    14.666    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_7_n_0
    SLICE_X27Y117        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.781 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1/O
                         net (fo=50, routed)          0.277    15.058    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___63_i_1_n_0
    SLICE_X26Y119        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.174    15.232 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1/O
                         net (fo=37, routed)          0.266    15.499    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___60_i_1_n_0
    SLICE_X27Y121        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113    15.612 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10/O
                         net (fo=2, routed)           0.119    15.731    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_10_n_0
    SLICE_X27Y121        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148    15.879 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8/O
                         net (fo=4, routed)           0.284    16.162    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___62_i_8_n_0
    SLICE_X29Y122        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179    16.341 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2/O
                         net (fo=15, routed)          0.348    16.690    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___101__0_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195    16.885 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2/O
                         net (fo=11, routed)          0.240    17.125    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___69_i_2_n_0
    SLICE_X30Y125        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064    17.189 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2/O
                         net (fo=15, routed)          0.426    17.614    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___68_i_2_n_0
    SLICE_X33Y127        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100    17.714 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___64_i_4/O
                         net (fo=14, routed)          0.371    18.085    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_30_0
    SLICE_X35Y126        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174    18.259 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8/O
                         net (fo=7, routed)           0.228    18.487    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___65_i_8_n_0
    SLICE_X36Y127        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149    18.636 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32/O
                         net (fo=5, routed)           0.276    18.912    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_32_n_0
    SLICE_X35Y124        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113    19.025 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18/O
                         net (fo=2, routed)           0.186    19.211    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_18_n_0
    SLICE_X34Y124        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066    19.277 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_4/O
                         net (fo=6, routed)           0.311    19.588    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___48_i_11
    SLICE_X32Y124        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116    19.704 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10/O
                         net (fo=1, routed)           0.108    19.812    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_n_0
    SLICE_X32Y124        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.147    19.959 f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_1/O
                         net (fo=39, routed)          0.330    20.289    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___42_i_10_0[1]
    SLICE_X32Y117        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062    20.351 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/i___12_i_14/O
                         net (fo=1, routed)           0.012    20.363    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_172
    SLICE_X32Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    20.560 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_2/CO[7]
                         net (fo=1, routed)           0.028    20.588    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_2_n_0
    SLICE_X32Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116    20.704 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12_i_1/CO[6]
                         net (fo=24, routed)          0.369    21.073    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/adder/result13_in
    SLICE_X31Y115        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    21.208 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/i___12/O
                         net (fo=8, routed)           0.279    21.487    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out_reg[30]_29
    SLICE_X32Y120        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.039    21.526 r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult/pe_psum_out[27]_i_1__3/O
                         net (fo=1, routed)           0.054    21.580    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/mult_n_267
    SLICE_X32Y120        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.656    21.823    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/s00_axi_aclk
    SLICE_X32Y120        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[27]/C
                         clock pessimism              0.102    21.925    
                         clock uncertainty           -0.229    21.696    
    SLICE_X32Y120        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    21.723    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_psum_out_reg[27]
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                         -21.580    
  -------------------------------------------------------------------
                         slack                                  0.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.070ns (32.407%)  route 0.146ns (67.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.536ns (routing 0.576ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.638ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.536     1.703    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X12Y26         FDRE                                         r  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.773 r  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/Q
                         net (fo=1, routed)           0.146     1.919    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X1Y5          RAMB36E2                                     r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.895     2.102    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E2                                     r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.164     1.938    
    RAMB36_X1Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[28])
                                                     -0.029     1.909    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.071ns (31.140%)  route 0.157ns (68.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.533ns (routing 0.576ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.638ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.533     1.700    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X3Y25          FDRE                                         r  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.771 r  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1067]/Q
                         net (fo=1, routed)           0.157     1.928    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIA1
    SLICE_X4Y25          RAMD32                                       r  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.811     2.018    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X4Y25          RAMD32                                       r  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/CLK
                         clock pessimism             -0.161     1.857    
    SLICE_X4Y25          RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     1.918    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.070ns (36.269%)  route 0.123ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.562ns (routing 0.576ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.638ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.562     1.729    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y24         FDRE                                         r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.799 r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[9]/Q
                         net (fo=2, routed)           0.123     1.922    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[9]
    SLICE_X20Y24         FDRE                                         r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.811     2.018    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y24         FDRE                                         r  minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[9]/C
                         clock pessimism             -0.161     1.857    
    SLICE_X20Y24         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.054     1.911    minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.071ns (28.753%)  route 0.176ns (71.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.561ns (routing 0.576ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.638ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.561     1.728    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X6Y6           FDRE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     1.799 r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=22, routed)          0.176     1.975    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/ADDRH1
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.825     2.032    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X9Y6           RAMD32                                       r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.161     1.871    
    SLICE_X9Y6           RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.093     1.964    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         20.000      17.000     PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         20.000      17.000     PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         20.000      17.000     PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         20.000      18.261     RAMB36_X1Y10  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[0].u_bank/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         20.000      18.261     RAMB36_X1Y10  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[0].u_bank/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         20.000      18.261     RAMB36_X2Y14  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[1].u_bank/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         20.000      18.261     RAMB36_X2Y14  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[1].u_bank/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         20.000      18.261     RAMB36_X1Y14  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[2].u_bank/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         20.000      18.261     RAMB36_X1Y14  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[2].u_bank/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         20.000      18.261     RAMB36_X2Y12  minitpu_i/tpu_0/inst/u_scratchpad/BANKS[3].u_bank/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         10.000      8.500      PS8_X0Y0      minitpu_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         10.000      9.427      SLICE_X5Y22   minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       15.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.098ns (2.378%)  route 4.023ns (97.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 21.773 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.576ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.023     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/pe_psum_out_reg[31]_8
    SLICE_X20Y173        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.606    21.773    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/s00_axi_aclk
    SLICE_X20Y173        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[12]/C
                         clock pessimism              0.102    21.875    
                         clock uncertainty           -0.229    21.646    
    SLICE_X20Y173        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    21.574    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[12]
  -------------------------------------------------------------------
                         required time                         21.574    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.098ns (2.378%)  route 4.023ns (97.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 21.773 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.576ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.023     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/pe_psum_out_reg[31]_8
    SLICE_X20Y173        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.606    21.773    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/s00_axi_aclk
    SLICE_X20Y173        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[13]/C
                         clock pessimism              0.102    21.875    
                         clock uncertainty           -0.229    21.646    
    SLICE_X20Y173        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    21.574    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[13]
  -------------------------------------------------------------------
                         required time                         21.574    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.098ns (2.378%)  route 4.023ns (97.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 21.773 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.576ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.023     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/pe_psum_out_reg[31]_8
    SLICE_X20Y173        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.606    21.773    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/s00_axi_aclk
    SLICE_X20Y173        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[14]/C
                         clock pessimism              0.102    21.875    
                         clock uncertainty           -0.229    21.646    
    SLICE_X20Y173        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    21.574    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[14]
  -------------------------------------------------------------------
                         required time                         21.574    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.098ns (2.378%)  route 4.023ns (97.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 21.773 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.576ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.023     6.072    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/pe_psum_out_reg[31]_8
    SLICE_X20Y173        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.606    21.773    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/s00_axi_aclk
    SLICE_X20Y173        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[15]/C
                         clock pessimism              0.102    21.875    
                         clock uncertainty           -0.229    21.646    
    SLICE_X20Y173        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    21.574    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe14/weight_reg_active_reg[15]
  -------------------------------------------------------------------
                         required time                         21.574    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.098ns (2.379%)  route 4.022ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 21.772 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.576ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.022     6.071    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y171        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.605    21.772    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y171        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[12]/C
                         clock pessimism              0.102    21.874    
                         clock uncertainty           -0.229    21.645    
    SLICE_X20Y171        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    21.573    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[12]
  -------------------------------------------------------------------
                         required time                         21.573    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.098ns (2.379%)  route 4.021ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 21.771 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.576ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.021     6.070    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y169        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.604    21.771    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y169        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[20]/C
                         clock pessimism              0.102    21.873    
                         clock uncertainty           -0.229    21.644    
    SLICE_X20Y169        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    21.572    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[20]
  -------------------------------------------------------------------
                         required time                         21.572    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.098ns (2.379%)  route 4.021ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 21.771 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.576ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.021     6.070    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y169        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.604    21.771    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y169        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[2]/C
                         clock pessimism              0.102    21.873    
                         clock uncertainty           -0.229    21.644    
    SLICE_X20Y169        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    21.572    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[2]
  -------------------------------------------------------------------
                         required time                         21.572    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.098ns (2.379%)  route 4.021ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 21.771 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.576ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.021     6.070    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y169        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.604    21.771    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y169        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[3]/C
                         clock pessimism              0.102    21.873    
                         clock uncertainty           -0.229    21.644    
    SLICE_X20Y169        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072    21.572    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[3]
  -------------------------------------------------------------------
                         required time                         21.572    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.098ns (2.379%)  route 4.021ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 21.771 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.576ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.021     6.070    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y169        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.604    21.771    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y169        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[4]/C
                         clock pessimism              0.102    21.873    
                         clock uncertainty           -0.229    21.644    
    SLICE_X20Y169        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    21.572    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_weight_out_reg[4]
  -------------------------------------------------------------------
                         required time                         21.572    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/weight_reg_active_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.098ns (2.379%)  route 4.022ns (97.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 21.772 - 20.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.576ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        4.022     6.071    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/pe_psum_out_reg[31]_11
    SLICE_X20Y171        FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/weight_reg_active_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    20.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.605    21.772    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/s00_axi_aclk
    SLICE_X20Y171        FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/weight_reg_active_reg[12]/C
                         clock pessimism              0.102    21.874    
                         clock uncertainty           -0.229    21.645    
    SLICE_X20Y171        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    21.573    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe24/weight_reg_active_reg[12]
  -------------------------------------------------------------------
                         required time                         21.573    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 15.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.754%)  route 0.139ns (77.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.139     1.170    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y112         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.997     1.135    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y112         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[22]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X6Y112         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.016    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[23]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.754%)  route 0.139ns (77.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.365ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.139     1.170    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y112         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.997     1.135    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y112         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[23]/C
                         clock pessimism             -0.099     1.036    
    SLICE_X6Y112         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.016    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[22]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.754%)  route 0.139ns (77.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.139     1.170    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y112         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.993     1.131    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y112         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[22]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X6Y112         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.012    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[23]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.041ns (22.754%)  route 0.139ns (77.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.139     1.170    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y112         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.993     1.131    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y112         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[23]/C
                         clock pessimism             -0.099     1.032    
    SLICE_X6Y112         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.012    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.041ns (20.921%)  route 0.155ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.365ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.155     1.185    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y110         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.006     1.144    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y110         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[26]/C
                         clock pessimism             -0.099     1.045    
    SLICE_X6Y110         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.025    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.041ns (20.921%)  route 0.155ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.365ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.155     1.185    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y110         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.006     1.144    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y110         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[27]/C
                         clock pessimism             -0.099     1.045    
    SLICE_X6Y110         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.025    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.041ns (20.921%)  route 0.155ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.365ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.155     1.185    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y110         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.002     1.140    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y110         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[26]/C
                         clock pessimism             -0.099     1.041    
    SLICE_X6Y110         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.021    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.041ns (20.921%)  route 0.155ns (79.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.365ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.155     1.185    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y110         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.002     1.140    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y110         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[27]/C
                         clock pessimism             -0.099     1.041    
    SLICE_X6Y110         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.021    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_active_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[18]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.041ns (15.367%)  route 0.226ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.226     1.256    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y129         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.027     1.165    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y129         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[18]/C
                         clock pessimism             -0.068     1.097    
    SLICE_X6Y129         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.077    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[19]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.041ns (15.367%)  route 0.226ns (84.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.365ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.031 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        0.226     1.256    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/pe_psum_out_reg[31]_2
    SLICE_X6Y129         FDCE                                         f  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.027     1.165    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/s00_axi_aclk
    SLICE_X6Y129         FDCE                                         r  minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[19]/C
                         clock pessimism             -0.068     1.097    
    SLICE_X6Y129         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.077    minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe13/weight_reg_inactive_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.179    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minitpu_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.041ns (3.101%)  route 1.281ns (96.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.576ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  minitpu_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.822     0.822    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y116         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.863 r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.459     1.322    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y116         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.524     1.691    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y116         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minitpu_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.015ns (2.577%)  route 0.567ns (97.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  minitpu_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.384     0.384    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y116         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.399 r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.183     0.582    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y116         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.993     1.131    minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y116         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.098ns (4.315%)  route 2.173ns (95.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.638ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.576ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.745     1.952    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y111         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.050 r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8078, routed)        2.173     4.223    minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X0Y37          FDRE                                         r  minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.534     1.701    minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X0Y37          FDRE                                         r  minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.576ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.581     1.748    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.576ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.581     1.748    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.576ns, distribution 1.005ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.581     1.748    minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.576ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.577     1.744    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.576ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.577     1.744    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.096ns (4.646%)  route 1.970ns (95.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.576ns, distribution 1.001ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.970     4.010    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y1          FDCE                                         f  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.577     1.744    minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X23Y1          FDCE                                         r  minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.096ns (5.124%)  route 1.778ns (94.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.778     3.817    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y14          FDCE                                         f  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.548     1.715    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.096ns (5.124%)  route 1.778ns (94.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.778     3.817    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y14          FDCE                                         f  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.548     1.715    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.874ns  (logic 0.096ns (5.124%)  route 1.778ns (94.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.638ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.737     1.944    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.040 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          1.778     3.817    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y14          FDCE                                         f  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.548     1.715    minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y14          FDCE                                         r  minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.061ns (16.590%)  route 0.307ns (83.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.879ns (routing 0.324ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.365ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.879     0.990    minitpu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y110         FDRE                                         r  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.029 f  minitpu_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=5, routed)           0.134     1.162    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X2Y106         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.184 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.173     1.357    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X2Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.998     1.136    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X2Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.908%)  route 0.526ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.365ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.526     1.551    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.023     1.161    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.908%)  route 0.526ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.365ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.526     1.551    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.023     1.161    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.908%)  route 0.526ns (93.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.365ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.526     1.551    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.023     1.161    minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.605%)  route 0.552ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.365ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.552     1.577    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.015     1.153    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y3           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.605%)  route 0.552ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.365ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.552     1.577    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.015     1.153    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y3           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.039ns (6.605%)  route 0.552ns (93.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.365ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.552     1.577    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y3           FDCE                                         f  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.015     1.153    minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y3           FDCE                                         r  minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.039ns (6.306%)  route 0.579ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.365ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.579     1.605    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y5           FDCE                                         f  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.024     1.162    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y5           FDCE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.039ns (6.306%)  route 0.579ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.365ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.579     1.605    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y5           FDCE                                         f  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.024     1.162    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y5           FDCE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.039ns (6.306%)  route 0.579ns (93.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.324ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.365ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       0.876     0.987    minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X0Y106         FDRE                                         r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.026 r  minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=45, routed)          0.579     1.605    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y5           FDCE                                         f  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  minitpu_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    minitpu_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  minitpu_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16058, routed)       1.024     1.162    minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y5           FDCE                                         r  minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





