// Seed: 3142618619
module module_0 #(
    parameter id_9 = 32'd93
) (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3
    , id_6,
    input supply0 id_4
);
  assign id_6 = (1);
  logic id_7;
  wire  id_8;
  wire  _id_9;
  wire  id_10;
  wire  id_11;
  initial begin : LABEL_0
    id_6 <= -1;
  end
  wire id_12;
  wire [-1 'h0 : id_9] id_13;
  wire id_14;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input wand id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    input uwire id_7
    , id_14,
    output wire id_8,
    input wor id_9,
    input supply0 id_10
    , id_15,
    input supply1 id_11,
    input wand id_12
);
  wire id_16;
  wire id_17;
  assign id_0 = id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_2,
      id_5,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
