08:31:49 **** Incremental Build of configuration System for project drm_1activator_sdx ****
make -j8 incremental 
/tools/xilinx/vivado_2018.3/SDx/2018.3/bin/xocc -t hw --platform /accelize_share/tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --save-temps   -l --nk sdx_kernel_wrapper:1:sdx_kernel_wrapper_1 --dk chipscope:sdx_kernel_wrapper_1 --messageDb binary_container_1.mdb --xp misc:solution_name=link --temp_dir binary_container_1 --report_dir binary_container_1/reports --log_dir binary_container_1/logs --remote_ip_cache /home/centos/01_SDx_WS/2018.3/U200/ip_cache -o"binary_container_1.xclbin" ../src/sdx_rtl_kernel/sdx_kernel_wrapper/sdx_kernel_wrapper.xo

****** xocc v2018.3 (64-bit)
  **** SW Build 2416831 on Sat Dec 22 10:26:55 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-1306] Additional information associated with this xocc link can be found at:
	Reports: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/reports/link
	Log files: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/logs/link
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]   Target platform: /accelize_share/tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
INFO: [XOCC 60-423]   Target device: xilinx_u200_xdma_201830_1
INFO: [XOCC 60-825] xocc command line options for sdx_link are --xo ../src/sdx_rtl_kernel/sdx_kernel_wrapper/sdx_kernel_wrapper.xo --nk sdx_kernel_wrapper:1:sdx_kernel_wrapper_1 -keep 
using /accelize_share/tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm
extracting xo v3 file /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/src/sdx_rtl_kernel/sdx_kernel_wrapper/sdx_kernel_wrapper.xo
Creating IP database /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/sys_link/_sds/.cdb/xd_ip_db.xml
processing accelerators: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/sys_link/iprepo/accelize_com_sdx_ips_sdx_kernel_wrapper_1_0
ip_dir: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/sys_link/iprepo/accelize_com_sdx_ips_sdx_kernel_wrapper_1_0
/accelize_share/tools/xilinx/vivado_2018.3/SDx/2018.3/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /accelize_share/tools/xilinx/vivado_2018.3/SDx/2018.3/scripts/xdcc/xpathValueOf.xsl /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/sys_link/iprepo/accelize_com_sdx_ips_sdx_kernel_wrapper_1_0/component.xml
ip_name: sdx_kernel_wrapper
Creating apsys_0.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: sdx_kernel_wrapper, num: 1  {sdx_kernel_wrapper_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument sdx_kernel_wrapper_1.axi00_ptr0 to DDR[1]

Creating dr.bd.tcl
INFO: [XOCC 60-812] xocc command line options for vpl are -t hw -f /accelize_share/tools/xilinx/vivado_2018.3/platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm --nk sdx_kernel_wrapper:1:sdx_kernel_wrapper_1 --dk chipscope:sdx_kernel_wrapper_1 --xp param:compiler.enablePerformanceTrace=1 --xp misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} --xp vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} --xp misc:solution_name=link -s --remote_ip_cache /home/centos/01_SDx_WS/2018.3/U200/ip_cache --xp misc:BinaryName=binary_container_1 

****** vpl v2018.3 (64-bit)
  **** SW Build 2416831 on Sat Dec 22 10:26:55 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-839] Read in kernel information from file '/home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u200_xdma_201830_1
INFO: [VPL 60-1032] Extracting DSA to /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/link/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[08:43:23] Block-level synthesis in progress, 0 of 11 jobs complete, 4 jobs running.
[08:44:23] Block-level synthesis in progress, 0 of 11 jobs complete, 4 jobs running.
[08:45:23] Block-level synthesis in progress, 0 of 11 jobs complete, 4 jobs running.
[08:46:23] Block-level synthesis in progress, 1 of 11 jobs complete, 3 jobs running.
[08:47:24] Block-level synthesis in progress, 2 of 11 jobs complete, 2 jobs running.
[08:48:24] Block-level synthesis in progress, 3 of 11 jobs complete, 3 jobs running.
[08:49:24] Block-level synthesis in progress, 3 of 11 jobs complete, 4 jobs running.
[08:50:24] Block-level synthesis in progress, 3 of 11 jobs complete, 4 jobs running.
[08:51:25] Block-level synthesis in progress, 3 of 11 jobs complete, 4 jobs running.
[08:52:25] Block-level synthesis in progress, 4 of 11 jobs complete, 3 jobs running.
[08:53:25] Block-level synthesis in progress, 4 of 11 jobs complete, 3 jobs running.
[08:54:26] Block-level synthesis in progress, 5 of 11 jobs complete, 3 jobs running.
[08:55:26] Block-level synthesis in progress, 5 of 11 jobs complete, 3 jobs running.
[08:56:26] Block-level synthesis in progress, 5 of 11 jobs complete, 4 jobs running.
[08:57:26] Block-level synthesis in progress, 5 of 11 jobs complete, 4 jobs running.
[08:58:27] Block-level synthesis in progress, 6 of 11 jobs complete, 3 jobs running.
[08:59:27] Block-level synthesis in progress, 7 of 11 jobs complete, 3 jobs running.
[09:00:27] Block-level synthesis in progress, 8 of 11 jobs complete, 2 jobs running.
[09:01:28] Block-level synthesis in progress, 8 of 11 jobs complete, 3 jobs running.
[09:02:28] Block-level synthesis in progress, 10 of 11 jobs complete, 1 job running.
[09:03:28] Block-level synthesis in progress, 10 of 11 jobs complete, 1 job running.
[09:04:28] Block-level synthesis in progress, 11 of 11 jobs complete, 0 jobs running.
[09:05:28] Top-level synthesis in progress.
[09:06:29] Top-level synthesis in progress.
[09:07:29] Top-level synthesis in progress.
[09:08:29] Top-level synthesis in progress.
[09:22:10] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 49m 48s 

[09:22:10] Starting logic optimization..
[09:22:55] Phase 1 Generate And Synthesize Debug Cores
[09:26:41] Phase 2 Retarget
[09:27:19] Phase 3 Constant propagation
[09:27:52] Phase 4 Sweep
[09:29:09] Phase 5 BUFG optimization
[09:29:31] Phase 6 Shift Register Optimization
[09:30:21] Phase 7 Post Processing Netlist
[09:32:11] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 10m 00s 

[09:32:11] Starting logic placement..
[09:33:23] Phase 1 Placer Initialization
[09:33:23] Phase 1.1 Placer Initialization Netlist Sorting
[09:35:29] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[09:38:54] Phase 1.3 Build Placer Netlist Model
[09:41:25] Phase 1.4 Constrain Clocks/Macros
[09:41:36] Phase 2 Global Placement
[09:41:36] Phase 2.1 Floorplanning
[09:54:29] Phase 2.2 Physical Synthesis In Placer
[09:56:38] Phase 3 Detail Placement
[09:56:38] Phase 3.1 Commit Multi Column Macros
[09:57:06] Phase 3.2 Commit Most Macros & LUTRAMs
[09:57:35] Phase 3.3 Area Swap Optimization
[09:57:52] Phase 3.4 IO Cut Optimizer
[09:57:57] Phase 3.5 Fast Optimization
[09:58:59] Phase 3.6 Small Shape Clustering
[09:59:33] Phase 3.7 Flow Legalize Slice Clusters
[09:59:39] Phase 3.8 Slice Area Swap
[10:00:12] Phase 3.9 Commit Slice Clusters
[10:00:35] Phase 3.10 Place Remaining
[10:00:40] Phase 3.11 Re-assign LUT pins
[10:00:57] Phase 3.12 Pipeline Register Optimization
[10:00:57] Phase 3.13 Fast Optimization
[10:02:37] Phase 4 Post Placement Optimization and Clean-Up
[10:02:37] Phase 4.1 Post Commit Optimization
[10:04:02] Phase 4.1.1 Post Placement Optimization
[10:04:08] Phase 4.1.1.1 BUFG Insertion
[10:04:47] Phase 4.1.1.2 BUFG Replication
[10:07:26] Phase 4.1.1.3 Replication
[10:07:54] Phase 4.2 Post Placement Cleanup
[10:09:34] Phase 4.3 Placer Reporting
[10:09:45] Phase 4.4 Final Placement Cleanup
[10:11:24] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 39m 13s 

[10:11:24] Starting logic routing..
[10:12:53] Phase 1 Build RT Design
[10:16:02] Phase 2 Router Initialization
[10:16:02] Phase 2.1 Fix Topology Constraints
[10:16:13] Phase 2.2 Pre Route Cleanup
[10:16:30] Phase 2.3 Global Clock Net Routing
[10:16:57] Phase 2.4 Update Timing
[10:19:18] Phase 2.5 Update Timing for Bus Skew
[10:19:18] Phase 2.5.1 Update Timing
[10:20:37] Phase 3 Initial Routing
[10:23:03] Phase 4 Rip-up And Reroute
[10:23:03] Phase 4.1 Global Iteration 0
[10:49:32] Phase 4.2 Global Iteration 1
[11:09:42] Phase 4.3 Global Iteration 2
[11:12:17] Phase 5 Delay and Skew Optimization
[11:12:17] Phase 5.1 Delay CleanUp
[11:12:17] Phase 5.1.1 Update Timing
[11:13:25] Phase 5.1.2 Update Timing
[11:14:21] Phase 5.2 Clock Skew Optimization
[11:14:32] Phase 6 Post Hold Fix
[11:14:32] Phase 6.1 Hold Fix Iter
[11:14:32] Phase 6.1.1 Update Timing
[11:15:46] Phase 6.2 Additional Hold Fix
[11:17:33] Phase 7 Leaf Clock Prog Delay Opt
[11:20:00] Phase 7.1 Delay CleanUp
[11:20:00] Phase 7.1.1 Update Timing
[11:20:51] Phase 7.1.2 Update Timing
[11:21:47] Phase 7.2 Hold Fix Iter
[11:21:47] Phase 7.2.1 Update Timing
[11:24:24] Phase 8 Route finalize
[11:24:29] Phase 9 Verifying routed nets
[11:24:46] Phase 10 Depositing Routes
[11:25:30] Phase 11 Post Router Timing
[11:26:38] Phase 12 Physical Synthesis in Router
[11:26:38] Phase 12.1 Physical Synthesis Initialization
[11:28:13] Phase 12.2 Critical Path Optimization
[11:28:47] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 17m 22s 

[11:28:47] Starting bitstream generation..
[11:40:16] Creating bitmap...
[11:50:22] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[11:50:22] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 21m 35s 

WARNING: [VPL 60-732] Link warning: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'clkwiz_kernel_clk_out1'. The frequency is being automatically changed to 143.8 MHz to enable proper functionality
INFO: [XOCC 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [XOCC 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [XOCC 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 143, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [XOCC 60-244] Generating system estimate report...
INFO: [XOCC 60-1092] Generated system estimate report: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/reports/link/system_estimate_binary_container_1.xtxt
INFO: [XOCC 60-586] Created /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1.ltx
INFO: [XOCC 60-586] Created binary_container_1.xclbin
INFO: [XOCC 60-1307] Run completed. Additional information can be found in:
	Timing Report: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/reports/link/imp/xilinx_u200_xdma_201830_1_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/logs/link/vivado.log
	Steps Log File: /home/centos/01_SDx_WS/2018.3/U200/drm_1activator_sdx/System/binary_container_1/logs/link/link.steps.log

INFO: [XOCC 60-791] Total elapsed time: 3h 19m 49s
/tools/xilinx/vivado_2018.3/SDx/2018.3/bin/xcpp -DSDX_PLATFORM=xilinx_u200_xdma_201830_1 -D__USE_XOPEN2K8 -I/accelize_share/opt/xilinx/xrt/include/ -I/tools/xilinx/vivado_2018.3/Vivado/2018.3/include/ -O2 -Wall -c -fmessage-length=0 -std=c++14 -DSDX_PLATFORM=xilinx_u200_xdma_201830_1 -D__USE_XOPEN2K8 -I/accelize_share/opt/xilinx/xrt/include/ -I/tools/xilinx/vivado_2018.3/Vivado/2018.3/include/ -O2 -Wall -c -fmessage-length=0 -o "src/sdx_rtl_kernel/sdx_kernel_wrapper/main.o" "../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c"
../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c: In function ‘int main(int, char**)’:
../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:171:16: warning: ‘_cl_command_queue* clCreateCommandQueue(cl_context, cl_device_id, cl_command_queue_properties, cl_int*)’ is deprecated [-Wdeprecated-declarations]
     commands = clCreateCommandQueue(context, device_id, 0, &err);
                ^~~~~~~~~~~~~~~~~~~~
In file included from /usr/include/CL/opencl.h:47:0,
                 from ../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:22:
/usr/include/CL/cl.h:1443:1: note: declared here
 clCreateCommandQueue(cl_context                     /* context */,
 ^~~~~~~~~~~~~~~~~~~~
../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:171:64: warning: ‘_cl_command_queue* clCreateCommandQueue(cl_context, cl_device_id, cl_command_queue_properties, cl_int*)’ is deprecated [-Wdeprecated-declarations]
     commands = clCreateCommandQueue(context, device_id, 0, &err);
                                                                ^
In file included from /usr/include/CL/opencl.h:47:0,
                 from ../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:22:
/usr/include/CL/cl.h:1443:1: note: declared here
 clCreateCommandQueue(cl_context                     /* context */,
 ^~~~~~~~~~~~~~~~~~~~
../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:288:11: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
     err = clEnqueueTask(commands, kernel, 0, NULL, NULL);
           ^~~~~~~~~~~~~
In file included from /usr/include/CL/opencl.h:47:0,
                 from ../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:22:
/usr/include/CL/cl.h:1457:1: note: declared here
 clEnqueueTask(cl_command_queue  /* command_queue */,
 ^~~~~~~~~~~~~
../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:288:56: warning: ‘cl_int clEnqueueTask(cl_command_queue, cl_kernel, cl_uint, _cl_event* const*, _cl_event**)’ is deprecated [-Wdeprecated-declarations]
     err = clEnqueueTask(commands, kernel, 0, NULL, NULL);
                                                        ^
In file included from /usr/include/CL/opencl.h:47:0,
                 from ../src/sdx_rtl_kernel/sdx_kernel_wrapper/main.c:22:
/usr/include/CL/cl.h:1457:1: note: declared here
 clEnqueueTask(cl_command_queue  /* command_queue */,
 ^~~~~~~~~~~~~
/tools/xilinx/vivado_2018.3/SDx/2018.3/bin/xcpp -o "drm_1activator_sdx.exe" src/sdx_rtl_kernel/sdx_kernel_wrapper/main.o -lxilinxopencl -lpthread -lrt -lstdc++ -lmpfr -lgmp -lhlsmc++-GCC46 -lIp_floating_point_v7_0_bitacc_cmodel -lIp_xfft_v9_1_bitacc_cmodel -lIp_fir_compiler_v7_2_bitacc_cmodel -lIp_dds_compiler_v6_0_bitacc_cmodel -L/accelize_share/opt/xilinx/xrt/lib/ -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fpo_v7_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/lib/csim -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/dds_v6_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fir_v7_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/lib/csim -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fpo_v7_0 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fir_v7_0 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/dds_v6_0 -lxilinxopencl -lpthread -lrt -lstdc++ -lmpfr -lgmp -lhlsmc++-GCC46 -lIp_floating_point_v7_0_bitacc_cmodel -lIp_xfft_v9_1_bitacc_cmodel -lIp_fir_compiler_v7_2_bitacc_cmodel -lIp_dds_compiler_v6_0_bitacc_cmodel -L/accelize_share/opt/xilinx/xrt/lib/ -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fpo_v7_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/lib/csim -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/dds_v6_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fir_v7_0 -L/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/lib/csim -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fpo_v7_0 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fir_v7_0 -Wl,-rpath,/tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/dds_v6_0
/tools/xilinx/vivado_2018.3/Vivado/2018.3/tps/lnx64/binutils-2.26/bin/ld: warning: libgmp.so.11, needed by /tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1/libIp_xfft_v9_1_bitacc_cmodel.so, may conflict with libgmp.so.7
/tools/xilinx/vivado_2018.3/Vivado/2018.3/tps/lnx64/binutils-2.26/bin/ld: warning: libgmp.so.11, needed by /tools/xilinx/vivado_2018.3/Vivado/2018.3/lnx64/tools/fft_v9_1/libIp_xfft_v9_1_bitacc_cmodel.so, may conflict with libgmp.so.7

11:51:46 Build Finished (took 3h:19m:57s.13ms)

