<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1096" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1096{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1096{left:450px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1096{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1096{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1096{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:1.33px;}
#t6_1096{left:124px;bottom:1017px;letter-spacing:0.13px;word-spacing:0.25px;}
#t7_1096{left:124px;bottom:996px;letter-spacing:0.14px;word-spacing:-0.24px;}
#t8_1096{left:225px;bottom:996px;}
#t9_1096{left:231px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.29px;}
#ta_1096{left:96px;bottom:968px;}
#tb_1096{left:124px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.78px;}
#tc_1096{left:124px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.76px;}
#td_1096{left:124px;bottom:925px;letter-spacing:0.12px;word-spacing:-0.69px;}
#te_1096{left:124px;bottom:904px;letter-spacing:0.11px;word-spacing:-0.61px;}
#tf_1096{left:124px;bottom:882px;letter-spacing:0.12px;word-spacing:0.54px;}
#tg_1096{left:124px;bottom:861px;letter-spacing:0.12px;word-spacing:-0.64px;}
#th_1096{left:124px;bottom:840px;letter-spacing:0.12px;}
#ti_1096{left:124px;bottom:818px;letter-spacing:0.13px;word-spacing:1.98px;}
#tj_1096{left:124px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.85px;}
#tk_1096{left:124px;bottom:775px;letter-spacing:0.13px;word-spacing:0.03px;}
#tl_1096{left:124px;bottom:754px;letter-spacing:0.13px;word-spacing:4.05px;}
#tm_1096{left:124px;bottom:733px;letter-spacing:0.14px;word-spacing:3.18px;}
#tn_1096{left:788px;bottom:733px;}
#to_1096{left:794px;bottom:733px;letter-spacing:0.16px;word-spacing:3.39px;}
#tp_1096{left:124px;bottom:711px;letter-spacing:0.13px;word-spacing:0.09px;}
#tq_1096{left:96px;bottom:684px;}
#tr_1096{left:124px;bottom:684px;letter-spacing:0.12px;word-spacing:0.15px;}
#ts_1096{left:124px;bottom:662px;letter-spacing:0.14px;word-spacing:3.22px;}
#tt_1096{left:124px;bottom:641px;letter-spacing:0.12px;word-spacing:-0.11px;}
#tu_1096{left:124px;bottom:620px;letter-spacing:0.12px;word-spacing:0.65px;}
#tv_1096{left:124px;bottom:598px;letter-spacing:0.13px;word-spacing:1.03px;}
#tw_1096{left:124px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tx_1096{left:498px;bottom:577px;}
#ty_1096{left:504px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.29px;}
#tz_1096{left:177px;bottom:372px;letter-spacing:0.16px;word-spacing:0.49px;}
#t10_1096{left:259px;bottom:372px;}
#t11_1096{left:265px;bottom:372px;letter-spacing:0.18px;}
#t12_1096{left:309px;bottom:372px;letter-spacing:0.16px;word-spacing:0.03px;}
#t13_1096{left:96px;bottom:325px;}
#t14_1096{left:124px;bottom:325px;letter-spacing:0.13px;word-spacing:-0.21px;}
#t15_1096{left:317px;bottom:325px;letter-spacing:0.13px;word-spacing:-0.23px;}
#t16_1096{left:124px;bottom:303px;letter-spacing:0.13px;word-spacing:0.72px;}
#t17_1096{left:124px;bottom:282px;letter-spacing:0.13px;word-spacing:1.47px;}
#t18_1096{left:124px;bottom:261px;letter-spacing:0.12px;}
#t19_1096{left:98px;bottom:544px;letter-spacing:-0.13px;}
#t1a_1096{left:727px;bottom:544px;letter-spacing:-0.13px;}
#t1b_1096{left:751px;bottom:544px;letter-spacing:-0.13px;}
#t1c_1096{left:824px;bottom:544px;}
#t1d_1096{left:414px;bottom:509px;letter-spacing:-0.12px;}
#t1e_1096{left:767px;bottom:509px;letter-spacing:-0.12px;}
#t1f_1096{left:96px;bottom:449px;letter-spacing:-0.12px;}
#t1g_1096{left:151px;bottom:449px;letter-spacing:-0.15px;}
#t1h_1096{left:234px;bottom:449px;letter-spacing:-0.12px;}
#t1i_1096{left:481px;bottom:449px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1j_1096{left:96px;bottom:429px;letter-spacing:-0.13px;}
#t1k_1096{left:151px;bottom:429px;letter-spacing:-0.12px;}
#t1l_1096{left:234px;bottom:429px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_1096{left:481px;bottom:429px;letter-spacing:-0.17px;}
#t1n_1096{left:96px;bottom:409px;letter-spacing:-0.13px;}
#t1o_1096{left:151px;bottom:409px;letter-spacing:-0.13px;}
#t1p_1096{left:481px;bottom:409px;letter-spacing:-0.2px;}
#t1q_1096{left:337px;bottom:227px;letter-spacing:0.12px;}
#t1r_1096{left:508px;bottom:227px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1s_1096{left:291px;bottom:203px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1t_1096{left:549px;bottom:203px;letter-spacing:0.13px;}
#t1u_1096{left:291px;bottom:179px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1v_1096{left:549px;bottom:179px;letter-spacing:0.13px;}
#t1w_1096{left:291px;bottom:154px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1x_1096{left:549px;bottom:154px;letter-spacing:0.13px;}
#t1y_1096{left:291px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1z_1096{left:545px;bottom:130px;letter-spacing:0.13px;}
#t20_1096{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1096{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1096{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1096{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1096{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_1096{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1096{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1096{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1096{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s9_1096{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_1096{font-size:14px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_1096{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sc_1096{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sd_1096{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1096" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1096Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1096" style="-webkit-user-select: none;"><object width="935" height="1210" data="1096/1096.svg" type="image/svg+xml" id="pdf1096" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1096" class="t s1_1096">641 </span><span id="t2_1096" class="t s2_1096">Advanced Programmable Interrupt Controller (APIC) </span>
<span id="t3_1096" class="t s1_1096">AMD64 Technology </span><span id="t4_1096" class="t s1_1096">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1096" class="t s3_1096">new interrupt, the local APIC selects the highest priority IRR interrupt and sends it to the CPU </span>
<span id="t6_1096" class="t s3_1096">core. The local APIC then sets the corresponding bit in the ISR and resets the associated IRR bit. </span>
<span id="t7_1096" class="t s3_1096">See Figure 16</span><span id="t8_1096" class="t s4_1096">-</span><span id="t9_1096" class="t s3_1096">23 on page 641. </span>
<span id="ta_1096" class="t s5_1096">• </span><span id="tb_1096" class="t s3_1096">In-Service Register (ISR) contains the bit map of the interrupts that have been sent to the CPU core </span>
<span id="tc_1096" class="t s3_1096">and are still being serviced. When the CPU core writes to the EOI register indicating completion of </span>
<span id="td_1096" class="t s3_1096">the interrupt processing, the associated ISR bit is reset and a new interrupt is selected from the IRR </span>
<span id="te_1096" class="t s3_1096">register. If a higher priority interrupt is accepted by the local APIC while the CPU core is servicing </span>
<span id="tf_1096" class="t s3_1096">another interrupt, the higher priority interrupt is sent directly to the CPU core (before the current </span>
<span id="tg_1096" class="t s3_1096">interrupt finishes processing) and the associated IRR bit is set. The CPU core interrupts the current </span>
<span id="th_1096" class="t s3_1096">interrupt handler to service the higher priority interrupt. When the interrupt handler for the higher </span>
<span id="ti_1096" class="t s3_1096">priority interrupt completes, the associated IRR bit is reset and the interrupt handler returns to </span>
<span id="tj_1096" class="t s3_1096">complete the previous interrupt handler routine. If a second interrupt with the same interrupt vector </span>
<span id="tk_1096" class="t s3_1096">number is received by the local APIC while the ISR bit is set, the local APIC sets the IRR bit. No </span>
<span id="tl_1096" class="t s3_1096">more than two interrupts can be pending for the same interrupt vector number. Subsequent </span>
<span id="tm_1096" class="t s3_1096">interrupt requests to the same interrupt vector number will be rejected. See Figure 16</span><span id="tn_1096" class="t s4_1096">-</span><span id="to_1096" class="t s3_1096">24 on </span>
<span id="tp_1096" class="t s3_1096">page 642. </span>
<span id="tq_1096" class="t s5_1096">• </span><span id="tr_1096" class="t s3_1096">Trigger Mode Register (TMR) indicates the trigger mode of the interrupt and determines whether </span>
<span id="ts_1096" class="t s3_1096">an EOI message is sent to the I/O APIC for level-sensitive interrupts. When the interrupt is </span>
<span id="tt_1096" class="t s3_1096">accepted by the local APIC and the IRR bit is set, the associated TMR bit is set for level-sensitive </span>
<span id="tu_1096" class="t s3_1096">interrupts or reset for edge-triggered interrupts. At the end of the interrupt handler routine, when </span>
<span id="tv_1096" class="t s3_1096">the EOI is received at the local APIC, an EOI message is sent to the I/O APIC if the associated </span>
<span id="tw_1096" class="t s3_1096">TMR bit is set for a system interrupt. See Figure 16</span><span id="tx_1096" class="t s4_1096">-</span><span id="ty_1096" class="t s3_1096">25 on page 642. </span>
<span id="tz_1096" class="t s6_1096">Figure 16</span><span id="t10_1096" class="t s7_1096">-</span><span id="t11_1096" class="t s6_1096">23. </span><span id="t12_1096" class="t s6_1096">Interrupt Request Register (APIC Offset 200h–270h) </span>
<span id="t13_1096" class="t s5_1096">• </span><span id="t14_1096" class="t s8_1096">Interrupt Request bits (IR)</span><span id="t15_1096" class="t s3_1096">—Bits 255:16. The corresponding request bit is set when an interrupt is </span>
<span id="t16_1096" class="t s3_1096">accepted by the local APIC. The interrupt request registers provide a bit per interrupt to indicate </span>
<span id="t17_1096" class="t s3_1096">that the corresponding interrupt has been accepted by the local APIC. Interrupts are mapped as </span>
<span id="t18_1096" class="t s3_1096">follows: </span>
<span id="t19_1096" class="t s9_1096">255 </span><span id="t1a_1096" class="t s9_1096">16 </span><span id="t1b_1096" class="t s9_1096">15 </span><span id="t1c_1096" class="t s9_1096">0 </span>
<span id="t1d_1096" class="t s9_1096">IR </span><span id="t1e_1096" class="t s9_1096">Reserved </span>
<span id="t1f_1096" class="t sa_1096">Bits </span><span id="t1g_1096" class="t sa_1096">Mnemonic </span><span id="t1h_1096" class="t sa_1096">Description </span><span id="t1i_1096" class="t sa_1096">Access type </span>
<span id="t1j_1096" class="t s9_1096">255:16 </span><span id="t1k_1096" class="t s9_1096">IR </span><span id="t1l_1096" class="t s9_1096">Interrupt Request bits </span><span id="t1m_1096" class="t s9_1096">RO </span>
<span id="t1n_1096" class="t s9_1096">15:0 </span><span id="t1o_1096" class="t s9_1096">Reserved </span><span id="t1p_1096" class="t s9_1096">MBZ </span>
<span id="t1q_1096" class="t sb_1096">Register </span><span id="t1r_1096" class="t sb_1096">Interrupt Number </span>
<span id="t1s_1096" class="t sc_1096">IRR (APIC offset 200h) </span><span id="t1t_1096" class="t sc_1096">31–16 </span>
<span id="t1u_1096" class="t sc_1096">IRR (APIC offset 210h) </span><span id="t1v_1096" class="t sc_1096">63–32 </span>
<span id="t1w_1096" class="t sc_1096">IRR (APIC offset 220h) </span><span id="t1x_1096" class="t sc_1096">95–64 </span>
<span id="t1y_1096" class="t sc_1096">IRR (APIC offset 230h) </span><span id="t1z_1096" class="t sc_1096">127–96 </span>
<span id="t20_1096" class="t sd_1096">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
