{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541819403227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541819403228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 10 01:10:03 2018 " "Processing started: Sat Nov 10 01:10:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541819403228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541819403228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula -c ula " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula -c ula" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541819403229 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541819403528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541819403977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541819403977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541819403977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_tb-ula_arch " "Found design unit 1: ula_tb-ula_arch" {  } { { "ula_tb.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541819403978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_tb " "Found entity 1: ula_tb" {  } { { "ula_tb.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541819403978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541819403978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1541819404049 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ovfl ula.vhd(38) " "VHDL Process Statement warning at ula.vhd(38): inferring latch(es) for signal or variable \"ovfl\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541819404055 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_33bit ula.vhd(38) " "VHDL Process Statement warning at ula.vhd(38): inferring latch(es) for signal or variable \"Z_33bit\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1541819404055 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[0\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[0\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404057 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[1\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[1\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404057 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[2\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[2\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[3\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[3\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[4\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[4\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[5\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[5\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[6\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[6\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[7\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[7\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[8\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[8\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[9\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[9\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[10\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[10\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[11\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[11\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[12\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[12\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[13\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[13\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404058 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[14\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[14\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[15\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[15\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[16\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[16\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[17\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[17\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[18\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[18\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[19\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[19\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[20\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[20\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[21\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[21\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[22\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[22\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[23\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[23\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[24\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[24\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404059 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[25\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[25\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[26\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[26\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[27\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[27\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[28\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[28\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[29\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[29\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[30\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[30\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[31\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[31\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_33bit\[32\] ula.vhd(38) " "Inferred latch for \"Z_33bit\[32\]\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovfl ula.vhd(38) " "Inferred latch for \"ovfl\" at ula.vhd(38)" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1541819404060 "|ula"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ovfl\$latch " "Latch ovfl\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1541819404758 ""}  } { { "ula.vhd" "" { Text "/home/jhosoume/unb/oac/ula/ula.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1541819404758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1541819408391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1541819408391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "995 " "Implemented 995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1541819408490 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1541819408490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "893 " "Implemented 893 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1541819408490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1541819408490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541819408500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 10 01:10:08 2018 " "Processing ended: Sat Nov 10 01:10:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541819408500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541819408500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541819408500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541819408500 ""}
