Warning: Layer 'li1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
 
****************************************
Report : area
Design : deconv_kernel_estimator_top_level
Version: L-2016.03-SP5-5
Date   : Sat Jul 10 21:01:39 2021
****************************************

Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/11-synopsys-dc-synthesis/inputs/adk/stdcells.db)
    sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib (File: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/build/11-synopsys-dc-synthesis/inputs/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.db)

Number of ports:                         4120
Number of nets:                         15440
Number of cells:                        10016
Number of combinational cells:           8388
Number of sequential cells:              1517
Number of macros/black boxes:              16
Number of buf/inv:                       1918
Number of references:                      39

Combinational area:              75282.201995
Buf/Inv area:                    11014.313417
Noncombinational area:           30028.799067
Macro/Black Box area:          4552615.500000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               4657926.501062
Total area:                 undefined

Core Area:                    213342
Aspect Ratio:                 1.0022
Utilization Ratio:            0.6487


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 154040.9
  Total fixed cell area: 0.0
  Total physical cell area: 154040.9
 Core area: 0.000, 0.000, 461.380, 462.400

Hierarchical area distribution
------------------------------

                                  Global cell area                 Local cell area
                                  ---------------------  ------------------------------------ 
Hierarchical cell                 Absolute      Percent  Combi-      Noncombi-   Black-
                                  Total         Total    national    national    boxes         Design
--------------------------------  ------------  -------  ----------  ----------  ------------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
deconv_kernel_estimator_top_level 4657926.5011    100.0    904.6176   2402.3039        0.0000  deconv_kernel_estimator_top_level
add_x_3                               137.6320      0.0    137.6320      0.0000        0.0000  deconv_kernel_estimator_top_level_deconv_kernel_estimator_top_level_DW01_inc_J4_0_0
clk_gate_a_coeffs_reg_0_               18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_2
clk_gate_a_coeffs_reg_1_               18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_3
clk_gate_a_coeffs_reg_2_               18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_4
clk_gate_b_coeffs_reg_2_               18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_1
clk_gate_coeff_table_base_addr_bypass_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_6
clk_gate_config_nfft_reg               18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_0
clk_gate_nfft_cntr_reg                 18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_7
clk_gate_tf_coeff_radr_reg             18.7680      0.0      0.0000     18.7680        0.0000  deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_estimator_top_level_5
deconv_kernel_magnitude_sram_interface_inst 1141718.5437    24.5   170.1632   484.2144       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_magnitude_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
deconv_kernel_magnitude_sram_interface_inst/add_x_1     137.6320     0.0   137.6320     0.0000       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_magnitude_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J2_1_0
deconv_kernel_magnitude_sram_interface_inst/add_x_2     137.6320     0.0   137.6320     0.0000       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_magnitude_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J2_0_0
deconv_kernel_magnitude_sram_interface_inst/clk_gate_radr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_magnitude_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
deconv_kernel_magnitude_sram_interface_inst/clk_gate_wadr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_magnitude_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_1
deconv_kernel_magnitude_sram_interface_inst/ram_sync_1rw1r_inst 1140751.3662    24.5  2537.4336    60.0576 1138153.8750 deconv_kernel_estimator_top_level_ram_sync_1rw1r_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_1
deconv_kernel_phase_sram_interface_inst 1141906.2237    24.5   196.4384   484.2144       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_phase_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
deconv_kernel_phase_sram_interface_inst/add_x_1     137.6320     0.0   137.6320     0.0000       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_phase_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J2_1_0
deconv_kernel_phase_sram_interface_inst/add_x_2     137.6320     0.0   137.6320     0.0000       0.0000 deconv_kernel_estimator_top_level_deconv_kernel_phase_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J2_0_0
deconv_kernel_phase_sram_interface_inst/clk_gate_radr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_phase_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
deconv_kernel_phase_sram_interface_inst/clk_gate_wadr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deconv_kernel_phase_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_1
deconv_kernel_phase_sram_interface_inst/ram_sync_1rw1r_inst 1140912.7709    24.5  2698.8383    60.0576 1138153.8750 deconv_kernel_estimator_top_level_ram_sync_1rw1r_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_3
deserializer_inst                     884.5984      0.0    445.4272    420.4032        0.0000  deconv_kernel_estimator_top_level_deserializer_FETCH_WIDTH16_0
deserializer_inst/clk_gate_parallel_data_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_deserializer_FETCH_WIDTH16_0
iir_notch_filter_inst               85035.3054      1.8   2213.3728   4944.7422        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_0
iir_notch_filter_inst/DP_OP_78J3_122_9085     286.5248     0.0   286.5248     0.0000       0.0000 deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DP_OP_78J3_122_9085_J3_0_0
iir_notch_filter_inst/DP_OP_79J3_123_8471     678.1504     0.0   678.1504     0.0000       0.0000 deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DP_OP_79J3_123_8471_J3_0_0
iir_notch_filter_inst/DP_OP_80J3_124_8471     678.1504     0.0   678.1504     0.0000       0.0000 deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DP_OP_80J3_124_8471_J3_0_0
iir_notch_filter_inst/add_x_10        133.8784      0.0    133.8784      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_inc_J3_0_0
iir_notch_filter_inst/add_x_7         345.3312      0.0    345.3312      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_add_J3_2_0
iir_notch_filter_inst/add_x_8         345.3312      0.0    345.3312      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_add_J3_1_0
iir_notch_filter_inst/add_x_9         133.8784      0.0    133.8784      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_inc_J3_1_0
iir_notch_filter_inst/clk_gate_den_phase_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_0
iir_notch_filter_inst/clk_gate_phase_mem_indices_reg_1_      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_2
iir_notch_filter_inst/clk_gate_reset_filt_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_1
iir_notch_filter_inst/clk_gate_state_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_3
iir_notch_filter_inst/cordic_rect_to_polar_inst_den    9345.2127     0.2  4035.1199  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_67J1_123_1532     745.7152     0.0   745.7152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_67J1_123_1532_J1_0_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_70J1_122_3253     621.8464     0.0   621.8464     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_70J1_122_3253_J1_0_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_70J1_126_5376     745.7152     0.0   745.7152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_70J1_126_5376_J1_0_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_den/DP_OP_73J1_129_6861     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_73J1_129_6861_J1_0_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_den/clk_gate_o_mag_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_rect_to_polar_0_1
iir_notch_filter_inst/cordic_rect_to_polar_inst_num    9343.9615     0.2  4033.8687  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0
iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_67J1_123_1532     745.7152     0.0   745.7152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_67J1_123_1532_J1_0_0
iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_70J1_122_3253     621.8464     0.0   621.8464     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_70J1_122_3253_J1_0_0
iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_70J1_126_5376     745.7152     0.0   745.7152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_70J1_126_5376_J1_0_0
iir_notch_filter_inst/cordic_rect_to_polar_inst_num/DP_OP_73J1_129_6861     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_rect_to_polar_0_DP_OP_73J1_129_6861_J1_0_0
iir_notch_filter_inst/cordic_rect_to_polar_inst_num/clk_gate_o_mag_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_rect_to_polar_0_0
iir_notch_filter_inst/fixed_pt_div_inst    4773.3279     0.1   909.6224  2392.2943       0.0000 deconv_kernel_estimator_top_level_fixed_pt_div_Q13_N16_0
iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_count_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_fixed_pt_div_Q13_N16_2
iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_quotient_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_fixed_pt_div_Q13_N16_0
iir_notch_filter_inst/fixed_pt_div_inst/clk_gate_reg_working_dividend_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_fixed_pt_div_Q13_N16_1
iir_notch_filter_inst/fixed_pt_div_inst/gte_x_2     491.7216     0.0   491.7216     0.0000       0.0000 deconv_kernel_estimator_top_level_fixed_pt_div_Q13_N16_DW_cmp_J4_0_0
iir_notch_filter_inst/fixed_pt_div_inst/sub_x_1     207.6992     0.0   207.6992     0.0000       0.0000 deconv_kernel_estimator_top_level_fixed_pt_div_Q13_N16_DW01_dec_J4_0_0
iir_notch_filter_inst/fixed_pt_div_inst/sub_x_3     715.6864     0.0   715.6864     0.0000       0.0000 deconv_kernel_estimator_top_level_fixed_pt_div_Q13_N16_DW01_sub_J4_0_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a    7248.2015     0.2  2872.7552  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/DP_OP_83J2_126_2151     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_83J2_126_2151_J2_0_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/DP_OP_86J2_129_110     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_86J2_129_110_J2_0_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/DP_OP_89J2_132_2642     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_89J2_132_2642_J2_0_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_polar_to_rect_0_0
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b    7249.4527     0.2  2874.0064  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_3
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/DP_OP_83J2_126_2151     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_83J2_126_2151_J2_0_3
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/DP_OP_86J2_129_110     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_86J2_129_110_J2_0_3
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/DP_OP_89J2_132_2642     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_89J2_132_2642_J2_0_3
iir_notch_filter_inst/genblk2_0__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_polar_to_rect_0_3
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a    7244.4479     0.2  2869.0016  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_2
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/DP_OP_83J2_126_2151     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_83J2_126_2151_J2_0_2
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/DP_OP_86J2_129_110     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_86J2_129_110_J2_0_2
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/DP_OP_89J2_132_2642     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_89J2_132_2642_J2_0_2
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_a/clk_gate_o_xval_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_polar_to_rect_0_2
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b    7235.6895     0.2  2860.2432  2822.7071       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_1
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/DP_OP_83J2_126_2151     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_83J2_126_2151_J2_0_1
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/DP_OP_86J2_129_110     589.3152     0.0   589.3152     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_86J2_129_110_J2_0_1
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/DP_OP_89J2_132_2642     355.3408     0.0   355.3408     0.0000       0.0000 deconv_kernel_estimator_top_level_cordic_polar_to_rect_0_DP_OP_89J2_132_2642_J2_0_1
iir_notch_filter_inst/genblk2_1__cordic_polar_to_rect_inst_b/clk_gate_o_xval_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_cordic_polar_to_rect_0_1
iir_notch_filter_inst/mult_x_1       3736.0833      0.1   3736.0833      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW02_mult_J3_3_0
iir_notch_filter_inst/mult_x_2       3736.0833      0.1   3736.0833      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW02_mult_J3_2_0
iir_notch_filter_inst/mult_x_3       3736.0833      0.1   3736.0833      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW02_mult_J3_1_0
iir_notch_filter_inst/mult_x_4       3736.0833      0.1   3736.0833      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW02_mult_J3_0_0
iir_notch_filter_inst/mult_x_5       3565.9201      0.1   3565.9201      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW_mult_uns_J3_1_0
iir_notch_filter_inst/mult_x_6       3565.9201      0.1   3565.9201      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW_mult_uns_J3_0_0
iir_notch_filter_inst/sub_x_11        400.3840      0.0    400.3840      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_sub_J3_1_0
iir_notch_filter_inst/sub_x_13        284.0224      0.0    284.0224      0.0000        0.0000  deconv_kernel_estimator_top_level_iir_notch_filter_CONFIG_SIZE12_CORDIC_XY_BITS16_CORDIC_PHASE_BITS16_ADC_BITS8_FIXED_Q13_FILTER_ORDER2_LATENCY4_DW01_sub_J3_0_0
phase_vec_sram_interface_inst     1142604.3933     24.5    471.7024    480.4608        0.0000  deconv_kernel_estimator_top_level_phase_vec_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
phase_vec_sram_interface_inst/add_x_7     133.8784     0.0   133.8784     0.0000       0.0000  deconv_kernel_estimator_top_level_phase_vec_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J1_1_0
phase_vec_sram_interface_inst/add_x_8     137.6320     0.0   137.6320     0.0000       0.0000  deconv_kernel_estimator_top_level_phase_vec_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J1_0_0
phase_vec_sram_interface_inst/clk_gate_radr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_phase_vec_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
phase_vec_sram_interface_inst/clk_gate_rwadr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_phase_vec_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_1
phase_vec_sram_interface_inst/ram_sync_1rw1r_inst 1141343.1838    24.5  3069.1936   120.1152 1138153.8750 deconv_kernel_estimator_top_level_ram_sync_1rw1r_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_2
serializer_inst                       337.8240      0.0    197.6896    140.1344        0.0000  deconv_kernel_estimator_top_level_serializer_FETCH_WIDTH16_0
tf_coeff_sram_interface_inst      1141844.9150     24.5    434.1664    480.4608        0.0000  deconv_kernel_estimator_top_level_tf_coeff_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
tf_coeff_sram_interface_inst/add_x_7     133.8784     0.0   133.8784     0.0000        0.0000  deconv_kernel_estimator_top_level_tf_coeff_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J4_1_0
tf_coeff_sram_interface_inst/add_x_8     137.6320     0.0   137.6320     0.0000        0.0000  deconv_kernel_estimator_top_level_tf_coeff_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_DW01_inc_J4_0_0
tf_coeff_sram_interface_inst/clk_gate_radr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_tf_coeff_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
tf_coeff_sram_interface_inst/clk_gate_rwadr_r_reg      18.7680     0.0     0.0000    18.7680       0.0000 deconv_kernel_estimator_top_level_SNPS_CLOCK_GATE_HIGH_tf_coeff_sram_interface_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_1
tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst 1140621.2414    24.5  2407.3088    60.0576 1138153.8750 deconv_kernel_estimator_top_level_ram_sync_1rw1r_DATA_WIDTH16_ADDR_WIDTH12_DEPTH2048_0
--------------------------------  ------------  -------  ----------  ----------  ------------  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                    75282.2020  30028.7991  4552615.5000

1
