
BlockchainVotingMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009078  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c30  08009208  08009208  0000a208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae38  0800ae38  0000c05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ae38  0800ae38  0000be38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae40  0800ae40  0000c05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae40  0800ae40  0000be40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae44  0800ae44  0000be44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800ae48  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000069bc  2000005c  0800aea4  0000c05c  2**2
                  ALLOC
 10 ._user_heap_stack 00002200  20006a18  0800aea4  0000ca18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011572  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002db5  00000000  00000000  0001d5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  000203b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b2b  00000000  00000000  00021200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000214cb  00000000  00000000  00021d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e33  00000000  00000000  000431f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3a62  00000000  00000000  00056029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119a8b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040a0  00000000  00000000  00119ad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011db70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091f0 	.word	0x080091f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080091f0 	.word	0x080091f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ESP32_DebugPrint>:
static bool ESP32_ValidateConnection(ESP32_Handle *dev);
static void ESP32_DebugPrint(const char *msg);

/* Private user code ---------------------------------------------------------*/

static void ESP32_DebugPrint(const char *msg) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f7ff fe0b 	bl	80001d0 <strlen>
 80005ba:	4603      	mov	r3, r0
 80005bc:	b29a      	uxth	r2, r3
 80005be:	2364      	movs	r3, #100	@ 0x64
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <ESP32_DebugPrint+0x24>)
 80005c4:	f006 fb61 	bl	8006c8a <HAL_UART_Transmit>
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	20000114 	.word	0x20000114

080005d4 <ESP32_UART_RxCallback>:

/**
 * @brief UART RX Callback - called from interrupt
 */
void ESP32_UART_RxCallback(ESP32_Handle *dev, uint8_t byte) {
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	460b      	mov	r3, r1
 80005de:	70fb      	strb	r3, [r7, #3]
    if (dev->rx_index < ESP32_RX_BUFFER_SIZE - 1) {
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80005e6:	889b      	ldrh	r3, [r3, #4]
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d819      	bhi.n	8000626 <ESP32_UART_RxCallback+0x52>
        dev->rx_buffer[dev->rx_index++] = (char)byte;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80005f8:	889b      	ldrh	r3, [r3, #4]
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	1c5a      	adds	r2, r3, #1
 80005fe:	b291      	uxth	r1, r2
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8000606:	8091      	strh	r1, [r2, #4]
 8000608:	461a      	mov	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4413      	add	r3, r2
 800060e:	78fa      	ldrb	r2, [r7, #3]
 8000610:	711a      	strb	r2, [r3, #4]
        dev->rx_buffer[dev->rx_index] = '\0';
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000618:	889b      	ldrh	r3, [r3, #4]
 800061a:	b29b      	uxth	r3, r3
 800061c:	461a      	mov	r2, r3
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4413      	add	r3, r2
 8000622:	2200      	movs	r2, #0
 8000624:	711a      	strb	r2, [r3, #4]
    }
}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
	...

08000634 <ESP32_Init>:

/* ========================================================================== */
/* INITIALIZATION FUNCTIONS */
/* ========================================================================== */

bool ESP32_Init(ESP32_Handle *dev, UART_HandleTypeDef *huart) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	6039      	str	r1, [r7, #0]
    if (!dev || !huart) return false;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	2b00      	cmp	r3, #0
 8000642:	d002      	beq.n	800064a <ESP32_Init+0x16>
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d101      	bne.n	800064e <ESP32_Init+0x1a>
 800064a:	2300      	movs	r3, #0
 800064c:	e023      	b.n	8000696 <ESP32_Init+0x62>

    dev->huart = huart;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	683a      	ldr	r2, [r7, #0]
 8000652:	601a      	str	r2, [r3, #0]
    dev->rx_index = 0;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800065a:	2200      	movs	r2, #0
 800065c:	809a      	strh	r2, [r3, #4]
    dev->response_ready = false;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000664:	2200      	movs	r2, #0
 8000666:	719a      	strb	r2, [r3, #6]
    dev->wifi_state = WIFI_DISCONNECTED;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800066e:	2200      	movs	r2, #0
 8000670:	71da      	strb	r2, [r3, #7]

    ESP32_ClearBuffer(dev);
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f000 f8ce 	bl	8000814 <ESP32_ClearBuffer>

    // ✅ Start interrupt RX for single byte
    HAL_UART_Receive_IT(dev->huart, &uart_rx_byte, 1);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2201      	movs	r2, #1
 800067e:	4908      	ldr	r1, [pc, #32]	@ (80006a0 <ESP32_Init+0x6c>)
 8000680:	4618      	mov	r0, r3
 8000682:	f006 fc65 	bl	8006f50 <HAL_UART_Receive_IT>

    HAL_Delay(1000);
 8000686:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068a:	f004 fbe5 	bl	8004e58 <HAL_Delay>
    return ESP32_TestConnection(dev);
 800068e:	6878      	ldr	r0, [r7, #4]
 8000690:	f000 f808 	bl	80006a4 <ESP32_TestConnection>
 8000694:	4603      	mov	r3, r0
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000078 	.word	0x20000078

080006a4 <ESP32_TestConnection>:

bool ESP32_TestConnection(ESP32_Handle *dev) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b092      	sub	sp, #72	@ 0x48
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
    if (!dev) return false;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d101      	bne.n	80006b6 <ESP32_TestConnection+0x12>
 80006b2:	2300      	movs	r3, #0
 80006b4:	e01f      	b.n	80006f6 <ESP32_TestConnection+0x52>
    char response[64];
    memset(response, 0, sizeof(response));
 80006b6:	f107 0308 	add.w	r3, r7, #8
 80006ba:	2240      	movs	r2, #64	@ 0x40
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f008 f8c8 	bl	8008854 <memset>
    if (ESP32_SendCommandWithResponse(dev, "PING\n", response, ESP32_TIMEOUT_SHORT)) {
 80006c4:	f107 0208 	add.w	r2, r7, #8
 80006c8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80006cc:	490c      	ldr	r1, [pc, #48]	@ (8000700 <ESP32_TestConnection+0x5c>)
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f000 f843 	bl	800075a <ESP32_SendCommandWithResponse>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d00c      	beq.n	80006f4 <ESP32_TestConnection+0x50>
        return (strstr(response, "PONG") != NULL);
 80006da:	f107 0308 	add.w	r3, r7, #8
 80006de:	4909      	ldr	r1, [pc, #36]	@ (8000704 <ESP32_TestConnection+0x60>)
 80006e0:	4618      	mov	r0, r3
 80006e2:	f008 f8f1 	bl	80088c8 <strstr>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	bf14      	ite	ne
 80006ec:	2301      	movne	r3, #1
 80006ee:	2300      	moveq	r3, #0
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	e000      	b.n	80006f6 <ESP32_TestConnection+0x52>
    }
    return false;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3748      	adds	r7, #72	@ 0x48
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	08009208 	.word	0x08009208
 8000704:	08009210 	.word	0x08009210

08000708 <ESP32_SendCommand>:

/* ========================================================================== */
/* COMMAND FUNCTIONS */
/* ========================================================================== */

bool ESP32_SendCommand(ESP32_Handle *dev, const char *cmd) {
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	6039      	str	r1, [r7, #0]
    if (!dev || !cmd) return false;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d002      	beq.n	800071e <ESP32_SendCommand+0x16>
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d101      	bne.n	8000722 <ESP32_SendCommand+0x1a>
 800071e:	2300      	movs	r3, #0
 8000720:	e017      	b.n	8000752 <ESP32_SendCommand+0x4a>
    ESP32_ClearBuffer(dev);
 8000722:	6878      	ldr	r0, [r7, #4]
 8000724:	f000 f876 	bl	8000814 <ESP32_ClearBuffer>
    HAL_StatusTypeDef status = HAL_UART_Transmit(dev->huart, (uint8_t*)cmd, strlen(cmd), 1000);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681c      	ldr	r4, [r3, #0]
 800072c:	6838      	ldr	r0, [r7, #0]
 800072e:	f7ff fd4f 	bl	80001d0 <strlen>
 8000732:	4603      	mov	r3, r0
 8000734:	b29a      	uxth	r2, r3
 8000736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800073a:	6839      	ldr	r1, [r7, #0]
 800073c:	4620      	mov	r0, r4
 800073e:	f006 faa4 	bl	8006c8a <HAL_UART_Transmit>
 8000742:	4603      	mov	r3, r0
 8000744:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK);
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	2b00      	cmp	r3, #0
 800074a:	bf0c      	ite	eq
 800074c:	2301      	moveq	r3, #1
 800074e:	2300      	movne	r3, #0
 8000750:	b2db      	uxtb	r3, r3
}
 8000752:	4618      	mov	r0, r3
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	bd90      	pop	{r4, r7, pc}

0800075a <ESP32_SendCommandWithResponse>:

bool ESP32_SendCommandWithResponse(ESP32_Handle *dev, const char *cmd, char *response, uint32_t timeout) {
 800075a:	b590      	push	{r4, r7, lr}
 800075c:	b087      	sub	sp, #28
 800075e:	af00      	add	r7, sp, #0
 8000760:	60f8      	str	r0, [r7, #12]
 8000762:	60b9      	str	r1, [r7, #8]
 8000764:	607a      	str	r2, [r7, #4]
 8000766:	603b      	str	r3, [r7, #0]
    if (!dev || !cmd || !response) return false;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d005      	beq.n	800077a <ESP32_SendCommandWithResponse+0x20>
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d002      	beq.n	800077a <ESP32_SendCommandWithResponse+0x20>
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d101      	bne.n	800077e <ESP32_SendCommandWithResponse+0x24>
 800077a:	2300      	movs	r3, #0
 800077c:	e046      	b.n	800080c <ESP32_SendCommandWithResponse+0xb2>
    ESP32_ClearBuffer(dev);
 800077e:	68f8      	ldr	r0, [r7, #12]
 8000780:	f000 f848 	bl	8000814 <ESP32_ClearBuffer>

    HAL_StatusTypeDef status = HAL_UART_Transmit(dev->huart, (uint8_t*)cmd, strlen(cmd), 1000);
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	681c      	ldr	r4, [r3, #0]
 8000788:	68b8      	ldr	r0, [r7, #8]
 800078a:	f7ff fd21 	bl	80001d0 <strlen>
 800078e:	4603      	mov	r3, r0
 8000790:	b29a      	uxth	r2, r3
 8000792:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000796:	68b9      	ldr	r1, [r7, #8]
 8000798:	4620      	mov	r0, r4
 800079a:	f006 fa76 	bl	8006c8a <HAL_UART_Transmit>
 800079e:	4603      	mov	r3, r0
 80007a0:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return false;
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <ESP32_SendCommandWithResponse+0x52>
 80007a8:	2300      	movs	r3, #0
 80007aa:	e02f      	b.n	800080c <ESP32_SendCommandWithResponse+0xb2>

    uint32_t start_tick = HAL_GetTick();
 80007ac:	f004 fb48 	bl	8004e40 <HAL_GetTick>
 80007b0:	6138      	str	r0, [r7, #16]
    while ((HAL_GetTick() - start_tick) < timeout) {
 80007b2:	e013      	b.n	80007dc <ESP32_SendCommandWithResponse+0x82>
        if (strchr(dev->rx_buffer, '\n') != NULL) {
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	3304      	adds	r3, #4
 80007b8:	210a      	movs	r1, #10
 80007ba:	4618      	mov	r0, r3
 80007bc:	f008 f852 	bl	8008864 <strchr>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d007      	beq.n	80007d6 <ESP32_SendCommandWithResponse+0x7c>
            strcpy(response, dev->rx_buffer);
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	3304      	adds	r3, #4
 80007ca:	4619      	mov	r1, r3
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f008 f8bd 	bl	800894c <strcpy>
            return true;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e01a      	b.n	800080c <ESP32_SendCommandWithResponse+0xb2>
        }
        HAL_Delay(10);
 80007d6:	200a      	movs	r0, #10
 80007d8:	f004 fb3e 	bl	8004e58 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < timeout) {
 80007dc:	f004 fb30 	bl	8004e40 <HAL_GetTick>
 80007e0:	4602      	mov	r2, r0
 80007e2:	693b      	ldr	r3, [r7, #16]
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d8e3      	bhi.n	80007b4 <ESP32_SendCommandWithResponse+0x5a>
    }

    if (dev->rx_index > 0) {
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80007f2:	889b      	ldrh	r3, [r3, #4]
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d007      	beq.n	800080a <ESP32_SendCommandWithResponse+0xb0>
        strcpy(response, dev->rx_buffer);
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	3304      	adds	r3, #4
 80007fe:	4619      	mov	r1, r3
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f008 f8a3 	bl	800894c <strcpy>
        return true;
 8000806:	2301      	movs	r3, #1
 8000808:	e000      	b.n	800080c <ESP32_SendCommandWithResponse+0xb2>
    }
    return false;
 800080a:	2300      	movs	r3, #0
}
 800080c:	4618      	mov	r0, r3
 800080e:	371c      	adds	r7, #28
 8000810:	46bd      	mov	sp, r7
 8000812:	bd90      	pop	{r4, r7, pc}

08000814 <ESP32_ClearBuffer>:

/**
 * @brief Clear ESP32 RX buffer safely (PRODUCTION READY)
 * ✅ Stops UART, clears atomically, restarts cleanly
 */
void ESP32_ClearBuffer(ESP32_Handle *dev) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
    if (!dev) return;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d021      	beq.n	8000866 <ESP32_ClearBuffer+0x52>

    // Stop UART reception completely (aborts any ongoing DMA/IT)
    HAL_UART_AbortReceive_IT(dev->huart);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4618      	mov	r0, r3
 8000828:	f006 fbde 	bl	8006fe8 <HAL_UART_AbortReceive_IT>
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800082c:	f3bf 8f5f 	dmb	sy
}
 8000830:	bf00      	nop

    // Memory barrier - ensure all pending writes complete before clearing
    __DMB();

    // Clear buffer atomically
    memset((void*)dev->rx_buffer, 0, ESP32_RX_BUFFER_SIZE);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3304      	adds	r3, #4
 8000836:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800083a:	2100      	movs	r1, #0
 800083c:	4618      	mov	r0, r3
 800083e:	f008 f809 	bl	8008854 <memset>
    dev->rx_index = 0;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000848:	2200      	movs	r2, #0
 800084a:	809a      	strh	r2, [r3, #4]
    dev->response_ready = false;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000852:	2200      	movs	r2, #0
 8000854:	719a      	strb	r2, [r3, #6]

    // Restart UART reception
    extern uint8_t uart_rx_byte;
    HAL_UART_Receive_IT(dev->huart, &uart_rx_byte, 1);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2201      	movs	r2, #1
 800085c:	4904      	ldr	r1, [pc, #16]	@ (8000870 <ESP32_ClearBuffer+0x5c>)
 800085e:	4618      	mov	r0, r3
 8000860:	f006 fb76 	bl	8006f50 <HAL_UART_Receive_IT>
 8000864:	e000      	b.n	8000868 <ESP32_ClearBuffer+0x54>
    if (!dev) return;
 8000866:	bf00      	nop
}
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000078 	.word	0x20000078

08000874 <ESP32_WaitForResponse>:


bool ESP32_WaitForResponse(ESP32_Handle *dev, const char *expected, uint32_t timeout) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
 800087a:	60f8      	str	r0, [r7, #12]
 800087c:	60b9      	str	r1, [r7, #8]
 800087e:	607a      	str	r2, [r7, #4]
    if (!dev || !expected) return false;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d002      	beq.n	800088c <ESP32_WaitForResponse+0x18>
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d101      	bne.n	8000890 <ESP32_WaitForResponse+0x1c>
 800088c:	2300      	movs	r3, #0
 800088e:	e01a      	b.n	80008c6 <ESP32_WaitForResponse+0x52>
    uint32_t start_tick = HAL_GetTick();
 8000890:	f004 fad6 	bl	8004e40 <HAL_GetTick>
 8000894:	6178      	str	r0, [r7, #20]
    while ((HAL_GetTick() - start_tick) < timeout) {
 8000896:	e00d      	b.n	80008b4 <ESP32_WaitForResponse+0x40>
        if (strstr(dev->rx_buffer, expected) != NULL) {
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	3304      	adds	r3, #4
 800089c:	68b9      	ldr	r1, [r7, #8]
 800089e:	4618      	mov	r0, r3
 80008a0:	f008 f812 	bl	80088c8 <strstr>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <ESP32_WaitForResponse+0x3a>
            return true;
 80008aa:	2301      	movs	r3, #1
 80008ac:	e00b      	b.n	80008c6 <ESP32_WaitForResponse+0x52>
        }
        HAL_Delay(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f004 fad2 	bl	8004e58 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < timeout) {
 80008b4:	f004 fac4 	bl	8004e40 <HAL_GetTick>
 80008b8:	4602      	mov	r2, r0
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d8e9      	bhi.n	8000898 <ESP32_WaitForResponse+0x24>
    }
    return false;
 80008c4:	2300      	movs	r3, #0
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
	...

080008d0 <ESP32_LED_Blink>:
        return (strstr(response, "OK") != NULL);
    }
    return false;
}

bool ESP32_LED_Blink(ESP32_Handle *dev, uint8_t times) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b092      	sub	sp, #72	@ 0x48
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	460b      	mov	r3, r1
 80008da:	70fb      	strb	r3, [r7, #3]
    char cmd[32];
    char response[32];
    snprintf(cmd, sizeof(cmd), "LED_BLINK,%d\n", times);
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80008e2:	4a11      	ldr	r2, [pc, #68]	@ (8000928 <ESP32_LED_Blink+0x58>)
 80008e4:	2120      	movs	r1, #32
 80008e6:	f007 ff21 	bl	800872c <sniprintf>
    if (ESP32_SendCommandWithResponse(dev, cmd, response, ESP32_TIMEOUT_MEDIUM)) {
 80008ea:	f107 0208 	add.w	r2, r7, #8
 80008ee:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80008f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ff2f 	bl	800075a <ESP32_SendCommandWithResponse>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d00c      	beq.n	800091c <ESP32_LED_Blink+0x4c>
        return (strstr(response, "OK") != NULL);
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	4909      	ldr	r1, [pc, #36]	@ (800092c <ESP32_LED_Blink+0x5c>)
 8000908:	4618      	mov	r0, r3
 800090a:	f007 ffdd 	bl	80088c8 <strstr>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	bf14      	ite	ne
 8000914:	2301      	movne	r3, #1
 8000916:	2300      	moveq	r3, #0
 8000918:	b2db      	uxtb	r3, r3
 800091a:	e000      	b.n	800091e <ESP32_LED_Blink+0x4e>
    }
    return false;
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	3748      	adds	r7, #72	@ 0x48
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	08009238 	.word	0x08009238
 800092c:	08009228 	.word	0x08009228

08000930 <ESP32_ConnectWiFi>:

bool ESP32_ConnectWiFi(ESP32_Handle *dev, const char *ssid, const char *password) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b0c6      	sub	sp, #280	@ 0x118
 8000934:	af02      	add	r7, sp, #8
 8000936:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800093a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800093e:	6018      	str	r0, [r3, #0]
 8000940:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000944:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000948:	6019      	str	r1, [r3, #0]
 800094a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800094e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000952:	601a      	str	r2, [r3, #0]
    if (!dev || !ssid || !password) return false;
 8000954:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000958:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d00d      	beq.n	800097e <ESP32_ConnectWiFi+0x4e>
 8000962:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000966:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d006      	beq.n	800097e <ESP32_ConnectWiFi+0x4e>
 8000970:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000974:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d101      	bne.n	8000982 <ESP32_ConnectWiFi+0x52>
 800097e:	2300      	movs	r3, #0
 8000980:	e05e      	b.n	8000a40 <ESP32_ConnectWiFi+0x110>
    char cmd[256];
    dev->wifi_state = WIFI_CONNECTING;
 8000982:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000986:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000990:	2201      	movs	r2, #1
 8000992:	71da      	strb	r2, [r3, #7]

    snprintf(cmd, sizeof(cmd), "WIFI_CONNECT,%s,%s\n", ssid, password);
 8000994:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800099c:	f107 0010 	add.w	r0, r7, #16
 80009a0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80009a4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	9200      	str	r2, [sp, #0]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a27      	ldr	r2, [pc, #156]	@ (8000a4c <ESP32_ConnectWiFi+0x11c>)
 80009b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009b4:	f007 feba 	bl	800872c <sniprintf>
    ESP32_ClearBuffer(dev);
 80009b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80009c0:	6818      	ldr	r0, [r3, #0]
 80009c2:	f7ff ff27 	bl	8000814 <ESP32_ClearBuffer>

    if (!ESP32_SendCommand(dev, cmd)) {
 80009c6:	f107 0210 	add.w	r2, r7, #16
 80009ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80009d2:	4611      	mov	r1, r2
 80009d4:	6818      	ldr	r0, [r3, #0]
 80009d6:	f7ff fe97 	bl	8000708 <ESP32_SendCommand>
 80009da:	4603      	mov	r3, r0
 80009dc:	f083 0301 	eor.w	r3, r3, #1
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d00a      	beq.n	80009fc <ESP32_ConnectWiFi+0xcc>
        dev->wifi_state = WIFI_ERROR;
 80009e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80009f4:	2203      	movs	r2, #3
 80009f6:	71da      	strb	r2, [r3, #7]
        return false;
 80009f8:	2300      	movs	r3, #0
 80009fa:	e021      	b.n	8000a40 <ESP32_ConnectWiFi+0x110>
    }

    if (ESP32_WaitForResponse(dev, "CONNECTED", 15000)) {
 80009fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000a04:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8000a08:	4911      	ldr	r1, [pc, #68]	@ (8000a50 <ESP32_ConnectWiFi+0x120>)
 8000a0a:	6818      	ldr	r0, [r3, #0]
 8000a0c:	f7ff ff32 	bl	8000874 <ESP32_WaitForResponse>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d00a      	beq.n	8000a2c <ESP32_ConnectWiFi+0xfc>
        dev->wifi_state = WIFI_CONNECTED;
 8000a16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000a24:	2202      	movs	r2, #2
 8000a26:	71da      	strb	r2, [r3, #7]
        return true;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e009      	b.n	8000a40 <ESP32_ConnectWiFi+0x110>
    }

    dev->wifi_state = WIFI_ERROR;
 8000a2c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000a30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	71da      	strb	r2, [r3, #7]
    return false;
 8000a3e:	2300      	movs	r3, #0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	08009248 	.word	0x08009248
 8000a50:	0800925c 	.word	0x0800925c

08000a54 <ESP32_CheckConnection>:
        }
    }
    return false;
}

bool ESP32_CheckConnection(ESP32_Handle *dev) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b092      	sub	sp, #72	@ 0x48
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
    char response[64];
    if (ESP32_SendCommandWithResponse(dev, "WIFI_STATUS\n", response, ESP32_TIMEOUT_SHORT)) {
 8000a5c:	f107 0208 	add.w	r2, r7, #8
 8000a60:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000a64:	4910      	ldr	r1, [pc, #64]	@ (8000aa8 <ESP32_CheckConnection+0x54>)
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff fe77 	bl	800075a <ESP32_SendCommandWithResponse>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d00f      	beq.n	8000a92 <ESP32_CheckConnection+0x3e>
        if (strstr(response, "CONNECTED") != NULL) {
 8000a72:	f107 0308 	add.w	r3, r7, #8
 8000a76:	490d      	ldr	r1, [pc, #52]	@ (8000aac <ESP32_CheckConnection+0x58>)
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f007 ff25 	bl	80088c8 <strstr>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d006      	beq.n	8000a92 <ESP32_CheckConnection+0x3e>
            dev->wifi_state = WIFI_CONNECTED;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	71da      	strb	r2, [r3, #7]
            return true;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e005      	b.n	8000a9e <ESP32_CheckConnection+0x4a>
        }
    }
    dev->wifi_state = WIFI_DISCONNECTED;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000a98:	2200      	movs	r2, #0
 8000a9a:	71da      	strb	r2, [r3, #7]
    return false;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3748      	adds	r7, #72	@ 0x48
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	0800927c 	.word	0x0800927c
 8000aac:	0800925c 	.word	0x0800925c

08000ab0 <ESP32_GetIP>:

bool ESP32_GetIP(ESP32_Handle *dev, char *ip_address) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b096      	sub	sp, #88	@ 0x58
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
    if (!dev || !ip_address) return false;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d002      	beq.n	8000ac6 <ESP32_GetIP+0x16>
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d101      	bne.n	8000aca <ESP32_GetIP+0x1a>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e040      	b.n	8000b4c <ESP32_GetIP+0x9c>
    char response[64];
    if (!ESP32_SendCommandWithResponse(dev, "WIFI_IP\n", response, ESP32_TIMEOUT_SHORT)) {
 8000aca:	f107 020c 	add.w	r2, r7, #12
 8000ace:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ad2:	4920      	ldr	r1, [pc, #128]	@ (8000b54 <ESP32_GetIP+0xa4>)
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f7ff fe40 	bl	800075a <ESP32_SendCommandWithResponse>
 8000ada:	4603      	mov	r3, r0
 8000adc:	f083 0301 	eor.w	r3, r3, #1
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <ESP32_GetIP+0x3a>
        return false;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e030      	b.n	8000b4c <ESP32_GetIP+0x9c>
    }

    char *ip_start = strstr(response, "IP:");
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	491a      	ldr	r1, [pc, #104]	@ (8000b58 <ESP32_GetIP+0xa8>)
 8000af0:	4618      	mov	r0, r3
 8000af2:	f007 fee9 	bl	80088c8 <strstr>
 8000af6:	6538      	str	r0, [r7, #80]	@ 0x50
    if (ip_start != NULL) {
 8000af8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d025      	beq.n	8000b4a <ESP32_GetIP+0x9a>
        ip_start += 3;
 8000afe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b00:	3303      	adds	r3, #3
 8000b02:	653b      	str	r3, [r7, #80]	@ 0x50
        char *ip_end = strchr(ip_start, '\r');
 8000b04:	210d      	movs	r1, #13
 8000b06:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000b08:	f007 feac 	bl	8008864 <strchr>
 8000b0c:	6578      	str	r0, [r7, #84]	@ 0x54
        if (ip_end == NULL) ip_end = strchr(ip_start, '\n');
 8000b0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d104      	bne.n	8000b1e <ESP32_GetIP+0x6e>
 8000b14:	210a      	movs	r1, #10
 8000b16:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000b18:	f007 fea4 	bl	8008864 <strchr>
 8000b1c:	6578      	str	r0, [r7, #84]	@ 0x54
        if (ip_end != NULL) {
 8000b1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d012      	beq.n	8000b4a <ESP32_GetIP+0x9a>
            size_t len = ip_end - ip_start;
 8000b24:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000b26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (len < 16) {
 8000b2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b2e:	2b0f      	cmp	r3, #15
 8000b30:	d80b      	bhi.n	8000b4a <ESP32_GetIP+0x9a>
                strncpy(ip_address, ip_start, len);
 8000b32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000b34:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000b36:	6838      	ldr	r0, [r7, #0]
 8000b38:	f007 feb3 	bl	80088a2 <strncpy>
                ip_address[len] = '\0';
 8000b3c:	683a      	ldr	r2, [r7, #0]
 8000b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b40:	4413      	add	r3, r2
 8000b42:	2200      	movs	r2, #0
 8000b44:	701a      	strb	r2, [r3, #0]
                return true;
 8000b46:	2301      	movs	r3, #1
 8000b48:	e000      	b.n	8000b4c <ESP32_GetIP+0x9c>
            }
        }
    }
    return false;
 8000b4a:	2300      	movs	r3, #0
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3758      	adds	r7, #88	@ 0x58
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	0800928c 	.word	0x0800928c
 8000b58:	08009298 	.word	0x08009298

08000b5c <ESP32_ValidateConnection>:

/* ========================================================================== */
/* HTTP FUNCTIONS */
/* ========================================================================== */

static bool ESP32_ValidateConnection(ESP32_Handle *dev) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
    if (dev->wifi_state != WIFI_CONNECTED) {
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000b6a:	79db      	ldrb	r3, [r3, #7]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d00a      	beq.n	8000b86 <ESP32_ValidateConnection+0x2a>
        if (!ESP32_CheckConnection(dev)) {
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f7ff ff6f 	bl	8000a54 <ESP32_CheckConnection>
 8000b76:	4603      	mov	r3, r0
 8000b78:	f083 0301 	eor.w	r3, r3, #1
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <ESP32_ValidateConnection+0x2a>
            return false;
 8000b82:	2300      	movs	r3, #0
 8000b84:	e000      	b.n	8000b88 <ESP32_ValidateConnection+0x2c>
        }
    }
    return true;
 8000b86:	2301      	movs	r3, #1
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3708      	adds	r7, #8
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <ESP32_HTTP_GET>:

bool ESP32_HTTP_GET(ESP32_Handle *dev, const char *host, uint16_t port,
                    const char *path, HTTP_Response *response) {
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	f2ad 4dac 	subw	sp, sp, #1196	@ 0x4ac
 8000b96:	af04      	add	r7, sp, #16
 8000b98:	f507 6493 	add.w	r4, r7, #1176	@ 0x498
 8000b9c:	f2a4 448c 	subw	r4, r4, #1164	@ 0x48c
 8000ba0:	6020      	str	r0, [r4, #0]
 8000ba2:	f507 6093 	add.w	r0, r7, #1176	@ 0x498
 8000ba6:	f5a0 6092 	sub.w	r0, r0, #1168	@ 0x490
 8000baa:	6001      	str	r1, [r0, #0]
 8000bac:	4611      	mov	r1, r2
 8000bae:	f507 6293 	add.w	r2, r7, #1176	@ 0x498
 8000bb2:	f5a2 6293 	sub.w	r2, r2, #1176	@ 0x498
 8000bb6:	6013      	str	r3, [r2, #0]
 8000bb8:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000bbc:	f2a3 4392 	subw	r3, r3, #1170	@ 0x492
 8000bc0:	460a      	mov	r2, r1
 8000bc2:	801a      	strh	r2, [r3, #0]
    if (!dev || !host || !path || !response) return false;
 8000bc4:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000bc8:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <ESP32_HTTP_GET+0x66>
 8000bd2:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000bd6:	f5a3 6392 	sub.w	r3, r3, #1168	@ 0x490
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d00a      	beq.n	8000bf6 <ESP32_HTTP_GET+0x66>
 8000be0:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000be4:	f5a3 6393 	sub.w	r3, r3, #1176	@ 0x498
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d003      	beq.n	8000bf6 <ESP32_HTTP_GET+0x66>
 8000bee:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d101      	bne.n	8000bfa <ESP32_HTTP_GET+0x6a>
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e0ba      	b.n	8000d70 <ESP32_HTTP_GET+0x1e0>
    if (!ESP32_ValidateConnection(dev)) {
 8000bfa:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000bfe:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000c02:	6818      	ldr	r0, [r3, #0]
 8000c04:	f7ff ffaa 	bl	8000b5c <ESP32_ValidateConnection>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	f083 0301 	eor.w	r3, r3, #1
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d009      	beq.n	8000c28 <ESP32_HTTP_GET+0x98>
        response->success = false;
 8000c14:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000c18:	2200      	movs	r2, #0
 8000c1a:	709a      	strb	r2, [r3, #2]
        response->status_code = 0;
 8000c1c:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000c20:	2200      	movs	r2, #0
 8000c22:	801a      	strh	r2, [r3, #0]
        return false;
 8000c24:	2300      	movs	r3, #0
 8000c26:	e0a3      	b.n	8000d70 <ESP32_HTTP_GET+0x1e0>
    }

    char cmd[1024];
    snprintf(cmd, sizeof(cmd), "HTTP_GET,%s,%d,%s,%s,%s\n", host, port, path, API_KEY, TERMINAL_ID);
 8000c28:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000c2c:	f2a3 4392 	subw	r3, r3, #1170	@ 0x492
 8000c30:	881a      	ldrh	r2, [r3, #0]
 8000c32:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000c36:	f5a3 6392 	sub.w	r3, r3, #1168	@ 0x490
 8000c3a:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 8000c3e:	494f      	ldr	r1, [pc, #316]	@ (8000d7c <ESP32_HTTP_GET+0x1ec>)
 8000c40:	9103      	str	r1, [sp, #12]
 8000c42:	494f      	ldr	r1, [pc, #316]	@ (8000d80 <ESP32_HTTP_GET+0x1f0>)
 8000c44:	9102      	str	r1, [sp, #8]
 8000c46:	f507 6193 	add.w	r1, r7, #1176	@ 0x498
 8000c4a:	f5a1 6193 	sub.w	r1, r1, #1176	@ 0x498
 8000c4e:	6809      	ldr	r1, [r1, #0]
 8000c50:	9101      	str	r1, [sp, #4]
 8000c52:	9200      	str	r2, [sp, #0]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a4b      	ldr	r2, [pc, #300]	@ (8000d84 <ESP32_HTTP_GET+0x1f4>)
 8000c58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5c:	f007 fd66 	bl	800872c <sniprintf>

    ESP32_ClearBuffer(dev);
 8000c60:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000c64:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000c68:	6818      	ldr	r0, [r3, #0]
 8000c6a:	f7ff fdd3 	bl	8000814 <ESP32_ClearBuffer>
    if (!ESP32_SendCommand(dev, cmd)) {
 8000c6e:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8000c72:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000c76:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	6818      	ldr	r0, [r3, #0]
 8000c7e:	f7ff fd43 	bl	8000708 <ESP32_SendCommand>
 8000c82:	4603      	mov	r3, r0
 8000c84:	f083 0301 	eor.w	r3, r3, #1
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d004      	beq.n	8000c98 <ESP32_HTTP_GET+0x108>
        ESP32_DebugPrint("💬 [STM32] ❌ Failed to send GET\r\n");
 8000c8e:	483e      	ldr	r0, [pc, #248]	@ (8000d88 <ESP32_HTTP_GET+0x1f8>)
 8000c90:	f7ff fc8c 	bl	80005ac <ESP32_DebugPrint>
        return false;
 8000c94:	2300      	movs	r3, #0
 8000c96:	e06b      	b.n	8000d70 <ESP32_HTTP_GET+0x1e0>
    }

    ESP32_DebugPrint("💬 [STM32] ⏳ Waiting...\r\n");
 8000c98:	483c      	ldr	r0, [pc, #240]	@ (8000d8c <ESP32_HTTP_GET+0x1fc>)
 8000c9a:	f7ff fc87 	bl	80005ac <ESP32_DebugPrint>

    uint32_t start_tick = HAL_GetTick();
 8000c9e:	f004 f8cf 	bl	8004e40 <HAL_GetTick>
 8000ca2:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490
    bool header_found = false;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497

    while ((HAL_GetTick() - start_tick) < ESP32_TIMEOUT_LONG) {
 8000cac:	e04e      	b.n	8000d4c <ESP32_HTTP_GET+0x1bc>
        if (!header_found && strstr(dev->rx_buffer, "HTTP_RESPONSE:") != NULL) {
 8000cae:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 8000cb2:	f083 0301 	eor.w	r3, r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d012      	beq.n	8000ce2 <ESP32_HTTP_GET+0x152>
 8000cbc:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000cc0:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	3304      	adds	r3, #4
 8000cc8:	4931      	ldr	r1, [pc, #196]	@ (8000d90 <ESP32_HTTP_GET+0x200>)
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f007 fdfc 	bl	80088c8 <strstr>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d005      	beq.n	8000ce2 <ESP32_HTTP_GET+0x152>
            header_found = true;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497
            ESP32_DebugPrint("💬 [STM32] ✅ Found header\r\n");
 8000cdc:	482d      	ldr	r0, [pc, #180]	@ (8000d94 <ESP32_HTTP_GET+0x204>)
 8000cde:	f7ff fc65 	bl	80005ac <ESP32_DebugPrint>
        }

        if (header_found && strstr(dev->rx_buffer, "HTTP_END") != NULL) {
 8000ce2:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d02d      	beq.n	8000d46 <ESP32_HTTP_GET+0x1b6>
 8000cea:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000cee:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	4928      	ldr	r1, [pc, #160]	@ (8000d98 <ESP32_HTTP_GET+0x208>)
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f007 fde5 	bl	80088c8 <strstr>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d020      	beq.n	8000d46 <ESP32_HTTP_GET+0x1b6>
            char debug[128];
            snprintf(debug, sizeof(debug), "💬 [STM32] 📦 Got %d bytes\r\n", dev->rx_index);
 8000d04:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000d08:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000d12:	889b      	ldrh	r3, [r3, #4]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	f107 0010 	add.w	r0, r7, #16
 8000d1a:	4a20      	ldr	r2, [pc, #128]	@ (8000d9c <ESP32_HTTP_GET+0x20c>)
 8000d1c:	2180      	movs	r1, #128	@ 0x80
 8000d1e:	f007 fd05 	bl	800872c <sniprintf>
            ESP32_DebugPrint(debug);
 8000d22:	f107 0310 	add.w	r3, r7, #16
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff fc40 	bl	80005ac <ESP32_DebugPrint>
            return ESP32_ParseHTTPResponse(dev->rx_buffer, response);
 8000d2c:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8000d30:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	3304      	adds	r3, #4
 8000d38:	f8d7 14a8 	ldr.w	r1, [r7, #1192]	@ 0x4a8
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 f92b 	bl	8000f98 <ESP32_ParseHTTPResponse>
 8000d42:	4603      	mov	r3, r0
 8000d44:	e014      	b.n	8000d70 <ESP32_HTTP_GET+0x1e0>
        }

        HAL_Delay(50); // Check every 50ms
 8000d46:	2032      	movs	r0, #50	@ 0x32
 8000d48:	f004 f886 	bl	8004e58 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < ESP32_TIMEOUT_LONG) {
 8000d4c:	f004 f878 	bl	8004e40 <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d9a6      	bls.n	8000cae <ESP32_HTTP_GET+0x11e>
    }

    ESP32_DebugPrint("💬 [STM32] ⏱️ Timeout!\r\n");
 8000d60:	480f      	ldr	r0, [pc, #60]	@ (8000da0 <ESP32_HTTP_GET+0x210>)
 8000d62:	f7ff fc23 	bl	80005ac <ESP32_DebugPrint>
    response->success = false;
 8000d66:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	709a      	strb	r2, [r3, #2]
    return false;
 8000d6e:	2300      	movs	r3, #0
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	f207 479c 	addw	r7, r7, #1180	@ 0x49c
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd90      	pop	{r4, r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	080092b8 	.word	0x080092b8
 8000d80:	080092c4 	.word	0x080092c4
 8000d84:	0800929c 	.word	0x0800929c
 8000d88:	080092dc 	.word	0x080092dc
 8000d8c:	08009304 	.word	0x08009304
 8000d90:	08009324 	.word	0x08009324
 8000d94:	08009334 	.word	0x08009334
 8000d98:	08009354 	.word	0x08009354
 8000d9c:	08009360 	.word	0x08009360
 8000da0:	08009384 	.word	0x08009384

08000da4 <ESP32_HTTP_POST>:

bool ESP32_HTTP_POST(ESP32_Handle *dev, const char *host, uint16_t port,
                     const char *path, const char *json_data, HTTP_Response *response) {
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	f6ad 0d34 	subw	sp, sp, #2100	@ 0x834
 8000daa:	af06      	add	r7, sp, #24
 8000dac:	f607 0418 	addw	r4, r7, #2072	@ 0x818
 8000db0:	f6a4 040c 	subw	r4, r4, #2060	@ 0x80c
 8000db4:	6020      	str	r0, [r4, #0]
 8000db6:	f607 0018 	addw	r0, r7, #2072	@ 0x818
 8000dba:	f5a0 6001 	sub.w	r0, r0, #2064	@ 0x810
 8000dbe:	6001      	str	r1, [r0, #0]
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	f607 0218 	addw	r2, r7, #2072	@ 0x818
 8000dc6:	f6a2 0218 	subw	r2, r2, #2072	@ 0x818
 8000dca:	6013      	str	r3, [r2, #0]
 8000dcc:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000dd0:	f6a3 0312 	subw	r3, r3, #2066	@ 0x812
 8000dd4:	460a      	mov	r2, r1
 8000dd6:	801a      	strh	r2, [r3, #0]
    if (!dev || !host || !path || !json_data || !response) return false;
 8000dd8:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000ddc:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d015      	beq.n	8000e12 <ESP32_HTTP_POST+0x6e>
 8000de6:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000dea:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00e      	beq.n	8000e12 <ESP32_HTTP_POST+0x6e>
 8000df4:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000df8:	f6a3 0318 	subw	r3, r3, #2072	@ 0x818
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d007      	beq.n	8000e12 <ESP32_HTTP_POST+0x6e>
 8000e02:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d003      	beq.n	8000e12 <ESP32_HTTP_POST+0x6e>
 8000e0a:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <ESP32_HTTP_POST+0x72>
 8000e12:	2300      	movs	r3, #0
 8000e14:	e0a9      	b.n	8000f6a <ESP32_HTTP_POST+0x1c6>
    if (!ESP32_ValidateConnection(dev)) {
 8000e16:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000e1a:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000e1e:	6818      	ldr	r0, [r3, #0]
 8000e20:	f7ff fe9c 	bl	8000b5c <ESP32_ValidateConnection>
 8000e24:	4603      	mov	r3, r0
 8000e26:	f083 0301 	eor.w	r3, r3, #1
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d009      	beq.n	8000e44 <ESP32_HTTP_POST+0xa0>
        response->success = false;
 8000e30:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8000e34:	2200      	movs	r2, #0
 8000e36:	709a      	strb	r2, [r3, #2]
        response->status_code = 0;
 8000e38:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	801a      	strh	r2, [r3, #0]
        return false;
 8000e40:	2300      	movs	r3, #0
 8000e42:	e092      	b.n	8000f6a <ESP32_HTTP_POST+0x1c6>
    }

    char cmd[2048];
    snprintf(cmd, sizeof(cmd), "HTTP_POST,%s,%d,%s,%s,%s,%s\n", host, port, path, json_data, API_KEY, TERMINAL_ID);
 8000e44:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000e48:	f6a3 0312 	subw	r3, r3, #2066	@ 0x812
 8000e4c:	881a      	ldrh	r2, [r3, #0]
 8000e4e:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000e52:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8000e56:	f107 0010 	add.w	r0, r7, #16
 8000e5a:	4946      	ldr	r1, [pc, #280]	@ (8000f74 <ESP32_HTTP_POST+0x1d0>)
 8000e5c:	9104      	str	r1, [sp, #16]
 8000e5e:	4946      	ldr	r1, [pc, #280]	@ (8000f78 <ESP32_HTTP_POST+0x1d4>)
 8000e60:	9103      	str	r1, [sp, #12]
 8000e62:	f8d7 1828 	ldr.w	r1, [r7, #2088]	@ 0x828
 8000e66:	9102      	str	r1, [sp, #8]
 8000e68:	f607 0118 	addw	r1, r7, #2072	@ 0x818
 8000e6c:	f6a1 0118 	subw	r1, r1, #2072	@ 0x818
 8000e70:	6809      	ldr	r1, [r1, #0]
 8000e72:	9101      	str	r1, [sp, #4]
 8000e74:	9200      	str	r2, [sp, #0]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a40      	ldr	r2, [pc, #256]	@ (8000f7c <ESP32_HTTP_POST+0x1d8>)
 8000e7a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e7e:	f007 fc55 	bl	800872c <sniprintf>

    ESP32_ClearBuffer(dev);
 8000e82:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000e86:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000e8a:	6818      	ldr	r0, [r3, #0]
 8000e8c:	f7ff fcc2 	bl	8000814 <ESP32_ClearBuffer>
    if (!ESP32_SendCommand(dev, cmd)) {
 8000e90:	f107 0210 	add.w	r2, r7, #16
 8000e94:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000e98:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000e9c:	4611      	mov	r1, r2
 8000e9e:	6818      	ldr	r0, [r3, #0]
 8000ea0:	f7ff fc32 	bl	8000708 <ESP32_SendCommand>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	f083 0301 	eor.w	r3, r3, #1
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d004      	beq.n	8000eba <ESP32_HTTP_POST+0x116>
        ESP32_DebugPrint("💬 [STM32] ❌ Failed to send POST\r\n");
 8000eb0:	4833      	ldr	r0, [pc, #204]	@ (8000f80 <ESP32_HTTP_POST+0x1dc>)
 8000eb2:	f7ff fb7b 	bl	80005ac <ESP32_DebugPrint>
        return false;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	e057      	b.n	8000f6a <ESP32_HTTP_POST+0x1c6>
    }

    ESP32_DebugPrint("💬 [STM32] ⏳ Waiting...\r\n");
 8000eba:	4832      	ldr	r0, [pc, #200]	@ (8000f84 <ESP32_HTTP_POST+0x1e0>)
 8000ebc:	f7ff fb76 	bl	80005ac <ESP32_DebugPrint>

    uint32_t start_tick = HAL_GetTick();
 8000ec0:	f003 ffbe 	bl	8004e40 <HAL_GetTick>
 8000ec4:	f8c7 0810 	str.w	r0, [r7, #2064]	@ 0x810
    bool header_found = false;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	f887 3817 	strb.w	r3, [r7, #2071]	@ 0x817

    while ((HAL_GetTick() - start_tick) < ESP32_TIMEOUT_LONG) {
 8000ece:	e03a      	b.n	8000f46 <ESP32_HTTP_POST+0x1a2>
        if (!header_found && strstr(dev->rx_buffer, "HTTP_RESPONSE:") != NULL) {
 8000ed0:	f897 3817 	ldrb.w	r3, [r7, #2071]	@ 0x817
 8000ed4:	f083 0301 	eor.w	r3, r3, #1
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d012      	beq.n	8000f04 <ESP32_HTTP_POST+0x160>
 8000ede:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000ee2:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	4927      	ldr	r1, [pc, #156]	@ (8000f88 <ESP32_HTTP_POST+0x1e4>)
 8000eec:	4618      	mov	r0, r3
 8000eee:	f007 fceb 	bl	80088c8 <strstr>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d005      	beq.n	8000f04 <ESP32_HTTP_POST+0x160>
            header_found = true;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	f887 3817 	strb.w	r3, [r7, #2071]	@ 0x817
            ESP32_DebugPrint("💬 [STM32] ✅ Found header\r\n");
 8000efe:	4823      	ldr	r0, [pc, #140]	@ (8000f8c <ESP32_HTTP_POST+0x1e8>)
 8000f00:	f7ff fb54 	bl	80005ac <ESP32_DebugPrint>
        }

        if (header_found && strstr(dev->rx_buffer, "HTTP_END") != NULL) {
 8000f04:	f897 3817 	ldrb.w	r3, [r7, #2071]	@ 0x817
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d019      	beq.n	8000f40 <ESP32_HTTP_POST+0x19c>
 8000f0c:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000f10:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3304      	adds	r3, #4
 8000f18:	491d      	ldr	r1, [pc, #116]	@ (8000f90 <ESP32_HTTP_POST+0x1ec>)
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f007 fcd4 	bl	80088c8 <strstr>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00c      	beq.n	8000f40 <ESP32_HTTP_POST+0x19c>
            return ESP32_ParseHTTPResponse(dev->rx_buffer, response);
 8000f26:	f607 0318 	addw	r3, r7, #2072	@ 0x818
 8000f2a:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	3304      	adds	r3, #4
 8000f32:	f8d7 182c 	ldr.w	r1, [r7, #2092]	@ 0x82c
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 f82e 	bl	8000f98 <ESP32_ParseHTTPResponse>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	e014      	b.n	8000f6a <ESP32_HTTP_POST+0x1c6>
        }

        HAL_Delay(50);
 8000f40:	2032      	movs	r0, #50	@ 0x32
 8000f42:	f003 ff89 	bl	8004e58 <HAL_Delay>
    while ((HAL_GetTick() - start_tick) < ESP32_TIMEOUT_LONG) {
 8000f46:	f003 ff7b 	bl	8004e40 <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	f247 522f 	movw	r2, #29999	@ 0x752f
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d9ba      	bls.n	8000ed0 <ESP32_HTTP_POST+0x12c>
    }

    ESP32_DebugPrint("💬 [STM32] ⏱️ Timeout!\r\n");
 8000f5a:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <ESP32_HTTP_POST+0x1f0>)
 8000f5c:	f7ff fb26 	bl	80005ac <ESP32_DebugPrint>
    response->success = false;
 8000f60:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8000f64:	2200      	movs	r2, #0
 8000f66:	709a      	strb	r2, [r3, #2]
    return false;
 8000f68:	2300      	movs	r3, #0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f607 071c 	addw	r7, r7, #2076	@ 0x81c
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd90      	pop	{r4, r7, pc}
 8000f74:	080092b8 	.word	0x080092b8
 8000f78:	080092c4 	.word	0x080092c4
 8000f7c:	080093a4 	.word	0x080093a4
 8000f80:	080093c4 	.word	0x080093c4
 8000f84:	08009304 	.word	0x08009304
 8000f88:	08009324 	.word	0x08009324
 8000f8c:	08009334 	.word	0x08009334
 8000f90:	08009354 	.word	0x08009354
 8000f94:	08009384 	.word	0x08009384

08000f98 <ESP32_ParseHTTPResponse>:

/* ========================================================================== */
/* PARSER */
/* ========================================================================== */

static bool ESP32_ParseHTTPResponse(const char *raw_response, HTTP_Response *response) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b098      	sub	sp, #96	@ 0x60
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
    if (!raw_response || !response) return false;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <ESP32_ParseHTTPResponse+0x16>
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d101      	bne.n	8000fb2 <ESP32_ParseHTTPResponse+0x1a>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e0a9      	b.n	8001106 <ESP32_ParseHTTPResponse+0x16e>

    response->success = false;
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	709a      	strb	r2, [r3, #2]
    response->status_code = 0;
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	801a      	strh	r2, [r3, #0]
    response->body_length = 0;
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	809a      	strh	r2, [r3, #4]
    memset(response->body, 0, sizeof(response->body));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	3303      	adds	r3, #3
 8000fcc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f007 fc3e 	bl	8008854 <memset>

    const char *status_start = strstr(raw_response, "HTTP_RESPONSE:");
 8000fd8:	494d      	ldr	r1, [pc, #308]	@ (8001110 <ESP32_ParseHTTPResponse+0x178>)
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	f007 fc74 	bl	80088c8 <strstr>
 8000fe0:	6578      	str	r0, [r7, #84]	@ 0x54
    if (!status_start) {
 8000fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d104      	bne.n	8000ff2 <ESP32_ParseHTTPResponse+0x5a>
        ESP32_DebugPrint("💬 [STM32] ❌ No HTTP_RESPONSE\r\n");
 8000fe8:	484a      	ldr	r0, [pc, #296]	@ (8001114 <ESP32_ParseHTTPResponse+0x17c>)
 8000fea:	f7ff fadf 	bl	80005ac <ESP32_DebugPrint>
        return false;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	e089      	b.n	8001106 <ESP32_ParseHTTPResponse+0x16e>
    }

    status_start += strlen("HTTP_RESPONSE:");
 8000ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ff4:	330e      	adds	r3, #14
 8000ff6:	657b      	str	r3, [r7, #84]	@ 0x54
    response->status_code = (uint16_t)atoi(status_start);
 8000ff8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000ffa:	f007 fb0f 	bl	800861c <atoi>
 8000ffe:	4603      	mov	r3, r0
 8001000:	b29a      	uxth	r2, r3
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	801a      	strh	r2, [r3, #0]
    response->success = (response->status_code >= 200 && response->status_code < 300);
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	881b      	ldrh	r3, [r3, #0]
 800100a:	2bc7      	cmp	r3, #199	@ 0xc7
 800100c:	d906      	bls.n	800101c <ESP32_ParseHTTPResponse+0x84>
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001016:	d201      	bcs.n	800101c <ESP32_ParseHTTPResponse+0x84>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <ESP32_ParseHTTPResponse+0x86>
 800101c:	2300      	movs	r3, #0
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	b2da      	uxtb	r2, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	709a      	strb	r2, [r3, #2]

    char debug[64];
    snprintf(debug, sizeof(debug), "💬 [STM32] Status: %d\r\n", response->status_code);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	881b      	ldrh	r3, [r3, #0]
 800102c:	f107 000c 	add.w	r0, r7, #12
 8001030:	4a39      	ldr	r2, [pc, #228]	@ (8001118 <ESP32_ParseHTTPResponse+0x180>)
 8001032:	2140      	movs	r1, #64	@ 0x40
 8001034:	f007 fb7a 	bl	800872c <sniprintf>
    ESP32_DebugPrint(debug);
 8001038:	f107 030c 	add.w	r3, r7, #12
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fab5 	bl	80005ac <ESP32_DebugPrint>

    const char *body_start = strstr(raw_response, "BODY:");
 8001042:	4936      	ldr	r1, [pc, #216]	@ (800111c <ESP32_ParseHTTPResponse+0x184>)
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f007 fc3f 	bl	80088c8 <strstr>
 800104a:	6538      	str	r0, [r7, #80]	@ 0x50
    if (!body_start) {
 800104c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800104e:	2b00      	cmp	r3, #0
 8001050:	d104      	bne.n	800105c <ESP32_ParseHTTPResponse+0xc4>
        ESP32_DebugPrint("💬 [STM32] ❌ No BODY\r\n");
 8001052:	4833      	ldr	r0, [pc, #204]	@ (8001120 <ESP32_ParseHTTPResponse+0x188>)
 8001054:	f7ff faaa 	bl	80005ac <ESP32_DebugPrint>
        return false;
 8001058:	2300      	movs	r3, #0
 800105a:	e054      	b.n	8001106 <ESP32_ParseHTTPResponse+0x16e>
    }

    body_start += strlen("BODY:");
 800105c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800105e:	3305      	adds	r3, #5
 8001060:	653b      	str	r3, [r7, #80]	@ 0x50
    const char *end_marker = strstr(body_start, "HTTP_END");
 8001062:	4930      	ldr	r1, [pc, #192]	@ (8001124 <ESP32_ParseHTTPResponse+0x18c>)
 8001064:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001066:	f007 fc2f 	bl	80088c8 <strstr>
 800106a:	64f8      	str	r0, [r7, #76]	@ 0x4c
    if (!end_marker) {
 800106c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800106e:	2b00      	cmp	r3, #0
 8001070:	d104      	bne.n	800107c <ESP32_ParseHTTPResponse+0xe4>
        ESP32_DebugPrint("💬 [STM32] ❌ No HTTP_END\r\n");
 8001072:	482d      	ldr	r0, [pc, #180]	@ (8001128 <ESP32_ParseHTTPResponse+0x190>)
 8001074:	f7ff fa9a 	bl	80005ac <ESP32_DebugPrint>
        return false;
 8001078:	2300      	movs	r3, #0
 800107a:	e044      	b.n	8001106 <ESP32_ParseHTTPResponse+0x16e>
    }

    const char *body_end = end_marker;
 800107c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800107e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    while (body_end > body_start && (*(body_end - 1) == '\r' || *(body_end - 1) == '\n')) {
 8001080:	e002      	b.n	8001088 <ESP32_ParseHTTPResponse+0xf0>
        body_end--;
 8001082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001084:	3b01      	subs	r3, #1
 8001086:	65fb      	str	r3, [r7, #92]	@ 0x5c
    while (body_end > body_start && (*(body_end - 1) == '\r' || *(body_end - 1) == '\n')) {
 8001088:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800108a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800108c:	429a      	cmp	r2, r3
 800108e:	d909      	bls.n	80010a4 <ESP32_ParseHTTPResponse+0x10c>
 8001090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001092:	3b01      	subs	r3, #1
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b0d      	cmp	r3, #13
 8001098:	d0f3      	beq.n	8001082 <ESP32_ParseHTTPResponse+0xea>
 800109a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800109c:	3b01      	subs	r3, #1
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b0a      	cmp	r3, #10
 80010a2:	d0ee      	beq.n	8001082 <ESP32_ParseHTTPResponse+0xea>
    }

    size_t body_len = (size_t)(body_end - body_start);
 80010a4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80010a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (body_len >= sizeof(response->body)) {
 80010ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80010b2:	d302      	bcc.n	80010ba <ESP32_ParseHTTPResponse+0x122>
        body_len = sizeof(response->body) - 1;
 80010b4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80010b8:	65bb      	str	r3, [r7, #88]	@ 0x58
    }

    memcpy(response->body, body_start, body_len);
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	3303      	adds	r3, #3
 80010be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80010c0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80010c2:	4618      	mov	r0, r3
 80010c4:	f007 fc4a 	bl	800895c <memcpy>
    response->body[body_len] = '\0';
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010cc:	4413      	add	r3, r2
 80010ce:	3303      	adds	r3, #3
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
    response->body_length = (uint16_t)body_len;
 80010d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010de:	809a      	strh	r2, [r3, #4]

    snprintf(debug, sizeof(debug), "💬 [STM32] Body: %d bytes\r\n", response->body_length);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	f107 000c 	add.w	r0, r7, #12
 80010ec:	4a0f      	ldr	r2, [pc, #60]	@ (800112c <ESP32_ParseHTTPResponse+0x194>)
 80010ee:	2140      	movs	r1, #64	@ 0x40
 80010f0:	f007 fb1c 	bl	800872c <sniprintf>
    ESP32_DebugPrint(debug);
 80010f4:	f107 030c 	add.w	r3, r7, #12
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fa57 	bl	80005ac <ESP32_DebugPrint>

    ESP32_DebugPrint("💬 [STM32] ✅ Parse OK!\r\n");
 80010fe:	480c      	ldr	r0, [pc, #48]	@ (8001130 <ESP32_ParseHTTPResponse+0x198>)
 8001100:	f7ff fa54 	bl	80005ac <ESP32_DebugPrint>
    return true;
 8001104:	2301      	movs	r3, #1
}
 8001106:	4618      	mov	r0, r3
 8001108:	3760      	adds	r7, #96	@ 0x60
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	08009324 	.word	0x08009324
 8001114:	080093ec 	.word	0x080093ec
 8001118:	08009410 	.word	0x08009410
 800111c:	0800942c 	.word	0x0800942c
 8001120:	08009434 	.word	0x08009434
 8001124:	08009354 	.word	0x08009354
 8001128:	08009450 	.word	0x08009450
 800112c:	08009470 	.word	0x08009470
 8001130:	08009490 	.word	0x08009490

08001134 <JSON_GetString>:

/* ========================================================================== */
/* JSON FUNCTIONS - ALL UNCHANGED */
/* ========================================================================== */

bool JSON_GetString(const char *json, const char *key, char *value, uint16_t max_len) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b098      	sub	sp, #96	@ 0x60
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
 8001140:	807b      	strh	r3, [r7, #2]
    if (!json || !key || !value) return false;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <JSON_GetString+0x20>
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <JSON_GetString+0x20>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d101      	bne.n	8001158 <JSON_GetString+0x24>
 8001154:	2300      	movs	r3, #0
 8001156:	e047      	b.n	80011e8 <JSON_GetString+0xb4>
    char search_key[64];
    snprintf(search_key, sizeof(search_key), "\"%s\":", key);
 8001158:	f107 0010 	add.w	r0, r7, #16
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	4a24      	ldr	r2, [pc, #144]	@ (80011f0 <JSON_GetString+0xbc>)
 8001160:	2140      	movs	r1, #64	@ 0x40
 8001162:	f007 fae3 	bl	800872c <sniprintf>
    char *key_pos = strstr(json, search_key);
 8001166:	f107 0310 	add.w	r3, r7, #16
 800116a:	4619      	mov	r1, r3
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f007 fbab 	bl	80088c8 <strstr>
 8001172:	65b8      	str	r0, [r7, #88]	@ 0x58
    if (key_pos == NULL) return false;
 8001174:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001176:	2b00      	cmp	r3, #0
 8001178:	d101      	bne.n	800117e <JSON_GetString+0x4a>
 800117a:	2300      	movs	r3, #0
 800117c:	e034      	b.n	80011e8 <JSON_GetString+0xb4>

    char *value_start = strchr(key_pos + strlen(search_key), '"');
 800117e:	f107 0310 	add.w	r3, r7, #16
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f824 	bl	80001d0 <strlen>
 8001188:	4602      	mov	r2, r0
 800118a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800118c:	4413      	add	r3, r2
 800118e:	2122      	movs	r1, #34	@ 0x22
 8001190:	4618      	mov	r0, r3
 8001192:	f007 fb67 	bl	8008864 <strchr>
 8001196:	6578      	str	r0, [r7, #84]	@ 0x54
    if (value_start == NULL) return false;
 8001198:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800119a:	2b00      	cmp	r3, #0
 800119c:	d101      	bne.n	80011a2 <JSON_GetString+0x6e>
 800119e:	2300      	movs	r3, #0
 80011a0:	e022      	b.n	80011e8 <JSON_GetString+0xb4>
    value_start++;
 80011a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011a4:	3301      	adds	r3, #1
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54

    char *value_end = strchr(value_start, '"');
 80011a8:	2122      	movs	r1, #34	@ 0x22
 80011aa:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80011ac:	f007 fb5a 	bl	8008864 <strchr>
 80011b0:	6538      	str	r0, [r7, #80]	@ 0x50
    if (value_end == NULL) return false;
 80011b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <JSON_GetString+0x88>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e015      	b.n	80011e8 <JSON_GetString+0xb4>

    size_t len = value_end - value_start;
 80011bc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80011be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (len >= max_len) len = max_len - 1;
 80011c4:	887b      	ldrh	r3, [r7, #2]
 80011c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d302      	bcc.n	80011d2 <JSON_GetString+0x9e>
 80011cc:	887b      	ldrh	r3, [r7, #2]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	65fb      	str	r3, [r7, #92]	@ 0x5c

    strncpy(value, value_start, len);
 80011d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80011d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f007 fb63 	bl	80088a2 <strncpy>
    value[len] = '\0';
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011e0:	4413      	add	r3, r2
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
    return true;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3760      	adds	r7, #96	@ 0x60
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	080094b0 	.word	0x080094b0

080011f4 <Keypad_Init>:

/*******************************************************************************
 * @brief  Initialize keypad (CORRECTED for reversed pinout)
 ******************************************************************************/
void Keypad_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fa:	f107 0308 	add.w	r3, r7, #8
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800120a:	4b31      	ldr	r3, [pc, #196]	@ (80012d0 <Keypad_Init+0xdc>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120e:	4a30      	ldr	r2, [pc, #192]	@ (80012d0 <Keypad_Init+0xdc>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001216:	4b2e      	ldr	r3, [pc, #184]	@ (80012d0 <Keypad_Init+0xdc>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	607b      	str	r3, [r7, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001222:	4b2b      	ldr	r3, [pc, #172]	@ (80012d0 <Keypad_Init+0xdc>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001226:	4a2a      	ldr	r2, [pc, #168]	@ (80012d0 <Keypad_Init+0xdc>)
 8001228:	f043 0302 	orr.w	r3, r3, #2
 800122c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800122e:	4b28      	ldr	r3, [pc, #160]	@ (80012d0 <Keypad_Init+0xdc>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	603b      	str	r3, [r7, #0]
 8001238:	683b      	ldr	r3, [r7, #0]

    /* Columns as INPUT with PULLUP (physical pins 1-3) */
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123e:	2301      	movs	r3, #1
 8001240:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001242:	2300      	movs	r3, #0
 8001244:	617b      	str	r3, [r7, #20]

    for (uint8_t i = 0; i < 3; i++) {
 8001246:	2300      	movs	r3, #0
 8001248:	77fb      	strb	r3, [r7, #31]
 800124a:	e011      	b.n	8001270 <Keypad_Init+0x7c>
        GPIO_InitStruct.Pin = COL_PINS[i];
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	4a21      	ldr	r2, [pc, #132]	@ (80012d4 <Keypad_Init+0xe0>)
 8001250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001254:	60bb      	str	r3, [r7, #8]
        HAL_GPIO_Init(COL_PORTS[i], &GPIO_InitStruct);
 8001256:	7ffb      	ldrb	r3, [r7, #31]
 8001258:	4a1f      	ldr	r2, [pc, #124]	@ (80012d8 <Keypad_Init+0xe4>)
 800125a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800125e:	f107 0208 	add.w	r2, r7, #8
 8001262:	4611      	mov	r1, r2
 8001264:	4618      	mov	r0, r3
 8001266:	f004 f92d 	bl	80054c4 <HAL_GPIO_Init>
    for (uint8_t i = 0; i < 3; i++) {
 800126a:	7ffb      	ldrb	r3, [r7, #31]
 800126c:	3301      	adds	r3, #1
 800126e:	77fb      	strb	r3, [r7, #31]
 8001270:	7ffb      	ldrb	r3, [r7, #31]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d9ea      	bls.n	800124c <Keypad_Init+0x58>
    }

    /* Rows as OUTPUT (physical pins 4-7, idle HIGH) */
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001276:	2301      	movs	r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]

    for (uint8_t i = 0; i < 4; i++) {
 800127e:	2300      	movs	r3, #0
 8001280:	77bb      	strb	r3, [r7, #30]
 8001282:	e01d      	b.n	80012c0 <Keypad_Init+0xcc>
        GPIO_InitStruct.Pin = ROW_PINS[i];
 8001284:	7fbb      	ldrb	r3, [r7, #30]
 8001286:	4a15      	ldr	r2, [pc, #84]	@ (80012dc <Keypad_Init+0xe8>)
 8001288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800128c:	60bb      	str	r3, [r7, #8]
        HAL_GPIO_Init(ROW_PORTS[i], &GPIO_InitStruct);
 800128e:	7fbb      	ldrb	r3, [r7, #30]
 8001290:	4a13      	ldr	r2, [pc, #76]	@ (80012e0 <Keypad_Init+0xec>)
 8001292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001296:	f107 0208 	add.w	r2, r7, #8
 800129a:	4611      	mov	r1, r2
 800129c:	4618      	mov	r0, r3
 800129e:	f004 f911 	bl	80054c4 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(ROW_PORTS[i], ROW_PINS[i], GPIO_PIN_SET);
 80012a2:	7fbb      	ldrb	r3, [r7, #30]
 80012a4:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <Keypad_Init+0xec>)
 80012a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012aa:	7fbb      	ldrb	r3, [r7, #30]
 80012ac:	4a0b      	ldr	r2, [pc, #44]	@ (80012dc <Keypad_Init+0xe8>)
 80012ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b2:	2201      	movs	r2, #1
 80012b4:	4619      	mov	r1, r3
 80012b6:	f004 fa87 	bl	80057c8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 4; i++) {
 80012ba:	7fbb      	ldrb	r3, [r7, #30]
 80012bc:	3301      	adds	r3, #1
 80012be:	77bb      	strb	r3, [r7, #30]
 80012c0:	7fbb      	ldrb	r3, [r7, #30]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	d9de      	bls.n	8001284 <Keypad_Init+0x90>
    }
}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3720      	adds	r7, #32
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40021000 	.word	0x40021000
 80012d4:	0800ab9c 	.word	0x0800ab9c
 80012d8:	0800ab90 	.word	0x0800ab90
 80012dc:	0800abb4 	.word	0x0800abb4
 80012e0:	0800aba4 	.word	0x0800aba4

080012e4 <Keypad_GetKey>:

/*******************************************************************************
 * @brief  Get key (scan rows, read columns)
 ******************************************************************************/
char Keypad_GetKey(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
    for (uint8_t row = 0; row < 4; row++) {
 80012ea:	2300      	movs	r3, #0
 80012ec:	71fb      	strb	r3, [r7, #7]
 80012ee:	e061      	b.n	80013b4 <Keypad_GetKey+0xd0>
        /* Drive this row LOW */
        HAL_GPIO_WritePin(ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_RESET);
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	4a34      	ldr	r2, [pc, #208]	@ (80013c4 <Keypad_GetKey+0xe0>)
 80012f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	4a33      	ldr	r2, [pc, #204]	@ (80013c8 <Keypad_GetKey+0xe4>)
 80012fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001300:	2200      	movs	r2, #0
 8001302:	4619      	mov	r1, r3
 8001304:	f004 fa60 	bl	80057c8 <HAL_GPIO_WritePin>
        HAL_Delay(2);
 8001308:	2002      	movs	r0, #2
 800130a:	f003 fda5 	bl	8004e58 <HAL_Delay>

        /* Check all columns */
        for (uint8_t col = 0; col < 3; col++) {
 800130e:	2300      	movs	r3, #0
 8001310:	71bb      	strb	r3, [r7, #6]
 8001312:	e03d      	b.n	8001390 <Keypad_GetKey+0xac>
            if (HAL_GPIO_ReadPin(COL_PORTS[col], COL_PINS[col]) == GPIO_PIN_RESET) {
 8001314:	79bb      	ldrb	r3, [r7, #6]
 8001316:	4a2d      	ldr	r2, [pc, #180]	@ (80013cc <Keypad_GetKey+0xe8>)
 8001318:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	492c      	ldr	r1, [pc, #176]	@ (80013d0 <Keypad_GetKey+0xec>)
 8001320:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001324:	4619      	mov	r1, r3
 8001326:	4610      	mov	r0, r2
 8001328:	f004 fa36 	bl	8005798 <HAL_GPIO_ReadPin>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d12b      	bne.n	800138a <Keypad_GetKey+0xa6>
                /* Key pressed! Wait for release */
                while (HAL_GPIO_ReadPin(COL_PORTS[col], COL_PINS[col]) == GPIO_PIN_RESET) {
 8001332:	e002      	b.n	800133a <Keypad_GetKey+0x56>
                    HAL_Delay(10);
 8001334:	200a      	movs	r0, #10
 8001336:	f003 fd8f 	bl	8004e58 <HAL_Delay>
                while (HAL_GPIO_ReadPin(COL_PORTS[col], COL_PINS[col]) == GPIO_PIN_RESET) {
 800133a:	79bb      	ldrb	r3, [r7, #6]
 800133c:	4a23      	ldr	r2, [pc, #140]	@ (80013cc <Keypad_GetKey+0xe8>)
 800133e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	4922      	ldr	r1, [pc, #136]	@ (80013d0 <Keypad_GetKey+0xec>)
 8001346:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800134a:	4619      	mov	r1, r3
 800134c:	4610      	mov	r0, r2
 800134e:	f004 fa23 	bl	8005798 <HAL_GPIO_ReadPin>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0ed      	beq.n	8001334 <Keypad_GetKey+0x50>
                }
                HAL_Delay(KEYPAD_DEBOUNCE);
 8001358:	2032      	movs	r0, #50	@ 0x32
 800135a:	f003 fd7d 	bl	8004e58 <HAL_Delay>

                /* Restore row HIGH */
                HAL_GPIO_WritePin(ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_SET);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	4a18      	ldr	r2, [pc, #96]	@ (80013c4 <Keypad_GetKey+0xe0>)
 8001362:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	4a17      	ldr	r2, [pc, #92]	@ (80013c8 <Keypad_GetKey+0xe4>)
 800136a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136e:	2201      	movs	r2, #1
 8001370:	4619      	mov	r1, r3
 8001372:	f004 fa29 	bl	80057c8 <HAL_GPIO_WritePin>

                return KEYPAD_MAP[row][col];
 8001376:	79fa      	ldrb	r2, [r7, #7]
 8001378:	79b9      	ldrb	r1, [r7, #6]
 800137a:	4816      	ldr	r0, [pc, #88]	@ (80013d4 <Keypad_GetKey+0xf0>)
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	4403      	add	r3, r0
 8001384:	440b      	add	r3, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	e018      	b.n	80013bc <Keypad_GetKey+0xd8>
        for (uint8_t col = 0; col < 3; col++) {
 800138a:	79bb      	ldrb	r3, [r7, #6]
 800138c:	3301      	adds	r3, #1
 800138e:	71bb      	strb	r3, [r7, #6]
 8001390:	79bb      	ldrb	r3, [r7, #6]
 8001392:	2b02      	cmp	r3, #2
 8001394:	d9be      	bls.n	8001314 <Keypad_GetKey+0x30>
            }
        }

        /* Restore row HIGH */
        HAL_GPIO_WritePin(ROW_PORTS[row], ROW_PINS[row], GPIO_PIN_SET);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <Keypad_GetKey+0xe0>)
 800139a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	4a09      	ldr	r2, [pc, #36]	@ (80013c8 <Keypad_GetKey+0xe4>)
 80013a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	f004 fa0d 	bl	80057c8 <HAL_GPIO_WritePin>
    for (uint8_t row = 0; row < 4; row++) {
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	3301      	adds	r3, #1
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b03      	cmp	r3, #3
 80013b8:	d99a      	bls.n	80012f0 <Keypad_GetKey+0xc>
    }

    return '\0';
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	0800aba4 	.word	0x0800aba4
 80013c8:	0800abb4 	.word	0x0800abb4
 80013cc:	0800ab90 	.word	0x0800ab90
 80013d0:	0800ab9c 	.word	0x0800ab9c
 80013d4:	0800ab84 	.word	0x0800ab84

080013d8 <Debug_Printf>:
/* USER CODE BEGIN 0 */
/**
  * @brief  Debug printf via UART2
  */
void Debug_Printf(const char *format, ...)
{
 80013d8:	b40f      	push	{r0, r1, r2, r3}
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	607b      	str	r3, [r7, #4]
    vsnprintf(debug_buffer, sizeof(debug_buffer), format, args);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ee:	480a      	ldr	r0, [pc, #40]	@ (8001418 <Debug_Printf+0x40>)
 80013f0:	f007 fa22 	bl	8008838 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t*)debug_buffer, strlen(debug_buffer), 100);
 80013f4:	4808      	ldr	r0, [pc, #32]	@ (8001418 <Debug_Printf+0x40>)
 80013f6:	f7fe feeb 	bl	80001d0 <strlen>
 80013fa:	4603      	mov	r3, r0
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	2364      	movs	r3, #100	@ 0x64
 8001400:	4905      	ldr	r1, [pc, #20]	@ (8001418 <Debug_Printf+0x40>)
 8001402:	4806      	ldr	r0, [pc, #24]	@ (800141c <Debug_Printf+0x44>)
 8001404:	f005 fc41 	bl	8006c8a <HAL_UART_Transmit>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001412:	b004      	add	sp, #16
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	20002428 	.word	0x20002428
 800141c:	20000114 	.word	0x20000114

08001420 <LCD_Print>:

/**
  * @brief  Send LCD Print command
  */
void LCD_Print(const char *format, ...)
{
 8001420:	b40f      	push	{r0, r1, r2, r3}
 8001422:	b580      	push	{r7, lr}
 8001424:	b0c8      	sub	sp, #288	@ 0x120
 8001426:	af00      	add	r7, sp, #0
    char buffer[128];
    va_list args;
    va_start(args, format);
 8001428:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800142c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    vsnprintf(buffer, sizeof(buffer), format, args);
 8001430:	f107 00a0 	add.w	r0, r7, #160	@ 0xa0
 8001434:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001438:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800143c:	2180      	movs	r1, #128	@ 0x80
 800143e:	f007 f9fb 	bl	8008838 <vsniprintf>
    va_end(args);

    char cmd[150];
    snprintf(cmd, sizeof(cmd), "LCD_PRINT,%s\n", buffer);
 8001442:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001446:	1d38      	adds	r0, r7, #4
 8001448:	4a0c      	ldr	r2, [pc, #48]	@ (800147c <LCD_Print+0x5c>)
 800144a:	2196      	movs	r1, #150	@ 0x96
 800144c:	f007 f96e 	bl	800872c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 100);
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	4618      	mov	r0, r3
 8001454:	f7fe febc 	bl	80001d0 <strlen>
 8001458:	4603      	mov	r3, r0
 800145a:	b29a      	uxth	r2, r3
 800145c:	1d39      	adds	r1, r7, #4
 800145e:	2364      	movs	r3, #100	@ 0x64
 8001460:	4807      	ldr	r0, [pc, #28]	@ (8001480 <LCD_Print+0x60>)
 8001462:	f005 fc12 	bl	8006c8a <HAL_UART_Transmit>
    HAL_Delay(50);
 8001466:	2032      	movs	r0, #50	@ 0x32
 8001468:	f003 fcf6 	bl	8004e58 <HAL_Delay>
}
 800146c:	bf00      	nop
 800146e:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001472:	46bd      	mov	sp, r7
 8001474:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001478:	b004      	add	sp, #16
 800147a:	4770      	bx	lr
 800147c:	0800951c 	.word	0x0800951c
 8001480:	20000114 	.word	0x20000114

08001484 <LCD_Clear>:

/**
  * @brief  Clear LCD
  */
void LCD_Clear(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
    HAL_UART_Transmit(&huart2, (uint8_t*)"LCD_CLEAR\n", 10, 100);
 8001488:	2364      	movs	r3, #100	@ 0x64
 800148a:	220a      	movs	r2, #10
 800148c:	4904      	ldr	r1, [pc, #16]	@ (80014a0 <LCD_Clear+0x1c>)
 800148e:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <LCD_Clear+0x20>)
 8001490:	f005 fbfb 	bl	8006c8a <HAL_UART_Transmit>
    HAL_Delay(50);
 8001494:	2032      	movs	r0, #50	@ 0x32
 8001496:	f003 fcdf 	bl	8004e58 <HAL_Delay>
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	0800952c 	.word	0x0800952c
 80014a4:	20000114 	.word	0x20000114

080014a8 <LCD_SetCursor>:

/**
  * @brief  Set LCD cursor position
  */
void LCD_SetCursor(uint8_t row, uint8_t col)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	@ 0x30
 80014ac:	af02      	add	r7, sp, #8
 80014ae:	4603      	mov	r3, r0
 80014b0:	460a      	mov	r2, r1
 80014b2:	71fb      	strb	r3, [r7, #7]
 80014b4:	4613      	mov	r3, r2
 80014b6:	71bb      	strb	r3, [r7, #6]
    char cmd[32];
    snprintf(cmd, sizeof(cmd), "LCD_CURSOR,%d,%d\n", row, col);
 80014b8:	79fa      	ldrb	r2, [r7, #7]
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	f107 0008 	add.w	r0, r7, #8
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	4613      	mov	r3, r2
 80014c4:	4a0b      	ldr	r2, [pc, #44]	@ (80014f4 <LCD_SetCursor+0x4c>)
 80014c6:	2120      	movs	r1, #32
 80014c8:	f007 f930 	bl	800872c <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), 100);
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7fe fe7d 	bl	80001d0 <strlen>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b29a      	uxth	r2, r3
 80014da:	f107 0108 	add.w	r1, r7, #8
 80014de:	2364      	movs	r3, #100	@ 0x64
 80014e0:	4805      	ldr	r0, [pc, #20]	@ (80014f8 <LCD_SetCursor+0x50>)
 80014e2:	f005 fbd2 	bl	8006c8a <HAL_UART_Transmit>
    HAL_Delay(30);
 80014e6:	201e      	movs	r0, #30
 80014e8:	f003 fcb6 	bl	8004e58 <HAL_Delay>
}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	@ 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	08009538 	.word	0x08009538
 80014f8:	20000114 	.word	0x20000114

080014fc <SHA256_Hash_Hex>:

/**
  * @brief  SHA256 hash to hex string
  */
void SHA256_Hash_Hex(const char *input, char *output_hex)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08c      	sub	sp, #48	@ 0x30
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
    BYTE hash[SHA256_BLOCK_SIZE];
    sha256_hash((const BYTE*)input, strlen(input), hash);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7fe fe62 	bl	80001d0 <strlen>
 800150c:	4601      	mov	r1, r0
 800150e:	f107 030c 	add.w	r3, r7, #12
 8001512:	461a      	mov	r2, r3
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f003 f98d 	bl	8004834 <sha256_hash>

    // Convert to hex string
    for (int i = 0; i < SHA256_BLOCK_SIZE; i++) {
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800151e:	e010      	b.n	8001542 <SHA256_Hash_Hex+0x46>
        sprintf(&output_hex[i * 2], "%02x", hash[i]);
 8001520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001522:	005b      	lsls	r3, r3, #1
 8001524:	461a      	mov	r2, r3
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	1898      	adds	r0, r3, r2
 800152a:	f107 020c 	add.w	r2, r7, #12
 800152e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	461a      	mov	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	@ (8001558 <SHA256_Hash_Hex+0x5c>)
 8001538:	f007 f92e 	bl	8008798 <siprintf>
    for (int i = 0; i < SHA256_BLOCK_SIZE; i++) {
 800153c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800153e:	3301      	adds	r3, #1
 8001540:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001544:	2b1f      	cmp	r3, #31
 8001546:	ddeb      	ble.n	8001520 <SHA256_Hash_Hex+0x24>
    }
    output_hex[64] = '\0';
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	3340      	adds	r3, #64	@ 0x40
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	3730      	adds	r7, #48	@ 0x30
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	0800954c 	.word	0x0800954c

0800155c <Reset_Session>:

/**
  * @brief  Reset voting session
  */
void Reset_Session(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
    memset(&session, 0, sizeof(VotingSession));
 8001560:	f640 7292 	movw	r2, #3986	@ 0xf92
 8001564:	2100      	movs	r1, #0
 8001566:	4807      	ldr	r0, [pc, #28]	@ (8001584 <Reset_Session+0x28>)
 8001568:	f007 f974 	bl	8008854 <memset>
    session.state = STATE_SELECT_ELECTION;
 800156c:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <Reset_Session+0x28>)
 800156e:	2200      	movs	r2, #0
 8001570:	701a      	strb	r2, [r3, #0]
    session.retry_count = 0;
 8001572:	4b04      	ldr	r3, [pc, #16]	@ (8001584 <Reset_Session+0x28>)
 8001574:	2200      	movs	r2, #0
 8001576:	f883 2f90 	strb.w	r2, [r3, #3984]	@ 0xf90

    Debug_Printf("\r\n🔄 Session Reset\r\n\r\n");
 800157a:	4803      	ldr	r0, [pc, #12]	@ (8001588 <Reset_Session+0x2c>)
 800157c:	f7ff ff2c 	bl	80013d8 <Debug_Printf>
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20001294 	.word	0x20001294
 8001588:	08009554 	.word	0x08009554

0800158c <Get_Number_Input>:

/**
  * @brief  Get number input from keypad
  */
bool Get_Number_Input(char *buffer, uint8_t max_len, const char *prompt)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	@ 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	460b      	mov	r3, r1
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	72fb      	strb	r3, [r7, #11]
    LCD_Clear();
 800159a:	f7ff ff73 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 800159e:	2100      	movs	r1, #0
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff ff81 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(prompt);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ff3a 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 80015ac:	2100      	movs	r1, #0
 80015ae:	2001      	movs	r0, #1
 80015b0:	f7ff ff7a 	bl	80014a8 <LCD_SetCursor>

    uint8_t pos = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    char display[17] = {0};
 80015ba:	f107 0314 	add.w	r3, r7, #20
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
 80015c8:	741a      	strb	r2, [r3, #16]

    while (1) {
        char key = Keypad_GetKey();
 80015ca:	f7ff fe8b 	bl	80012e4 <Keypad_GetKey>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        if (key != '\0') {
 80015d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d069      	beq.n	80016b0 <Get_Number_Input+0x124>
            Debug_Printf("Key: %c\r\n", key);
 80015dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80015e0:	4619      	mov	r1, r3
 80015e2:	4837      	ldr	r0, [pc, #220]	@ (80016c0 <Get_Number_Input+0x134>)
 80015e4:	f7ff fef8 	bl	80013d8 <Debug_Printf>

            if (key == '#') {
 80015e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80015ec:	2b23      	cmp	r3, #35	@ 0x23
 80015ee:	d111      	bne.n	8001614 <Get_Number_Input+0x88>
                // Confirm
                if (pos == max_len) {
 80015f0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80015f4:	7afb      	ldrb	r3, [r7, #11]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	d107      	bne.n	800160a <Get_Number_Input+0x7e>
                    buffer[pos] = '\0';
 80015fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	4413      	add	r3, r2
 8001602:	2200      	movs	r2, #0
 8001604:	701a      	strb	r2, [r3, #0]
                    return true;
 8001606:	2301      	movs	r3, #1
 8001608:	e056      	b.n	80016b8 <Get_Number_Input+0x12c>
                } else {
                    Show_Error("Invalid length!");
 800160a:	482e      	ldr	r0, [pc, #184]	@ (80016c4 <Get_Number_Input+0x138>)
 800160c:	f000 f98a 	bl	8001924 <Show_Error>
                    return false;
 8001610:	2300      	movs	r3, #0
 8001612:	e051      	b.n	80016b8 <Get_Number_Input+0x12c>
                }
            } else if (key == '*') {
 8001614:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001618:	2b2a      	cmp	r3, #42	@ 0x2a
 800161a:	d11f      	bne.n	800165c <Get_Number_Input+0xd0>
                // Backspace
                if (pos > 0) {
 800161c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001620:	2b00      	cmp	r3, #0
 8001622:	d045      	beq.n	80016b0 <Get_Number_Input+0x124>
                    pos--;
 8001624:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001628:	3b01      	subs	r3, #1
 800162a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    display[pos] = '_';
 800162e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001632:	3328      	adds	r3, #40	@ 0x28
 8001634:	443b      	add	r3, r7
 8001636:	225f      	movs	r2, #95	@ 0x5f
 8001638:	f803 2c14 	strb.w	r2, [r3, #-20]
                    buffer[pos] = '\0';
 800163c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	4413      	add	r3, r2
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
                    LCD_SetCursor(1, 0);
 8001648:	2100      	movs	r1, #0
 800164a:	2001      	movs	r0, #1
 800164c:	f7ff ff2c 	bl	80014a8 <LCD_SetCursor>
                    LCD_Print(display);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fee3 	bl	8001420 <LCD_Print>
 800165a:	e029      	b.n	80016b0 <Get_Number_Input+0x124>
                }
            } else if (key >= '0' && key <= '9') {
 800165c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001660:	2b2f      	cmp	r3, #47	@ 0x2f
 8001662:	d925      	bls.n	80016b0 <Get_Number_Input+0x124>
 8001664:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001668:	2b39      	cmp	r3, #57	@ 0x39
 800166a:	d821      	bhi.n	80016b0 <Get_Number_Input+0x124>
                // Add digit
                if (pos < max_len) {
 800166c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001670:	7afb      	ldrb	r3, [r7, #11]
 8001672:	429a      	cmp	r2, r3
 8001674:	d21c      	bcs.n	80016b0 <Get_Number_Input+0x124>
                    buffer[pos] = key;
 8001676:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	4413      	add	r3, r2
 800167e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001682:	701a      	strb	r2, [r3, #0]
                    display[pos] = key;
 8001684:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001688:	3328      	adds	r3, #40	@ 0x28
 800168a:	443b      	add	r3, r7
 800168c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001690:	f803 2c14 	strb.w	r2, [r3, #-20]
                    pos++;
 8001694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001698:	3301      	adds	r3, #1
 800169a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    LCD_SetCursor(1, 0);
 800169e:	2100      	movs	r1, #0
 80016a0:	2001      	movs	r0, #1
 80016a2:	f7ff ff01 	bl	80014a8 <LCD_SetCursor>
                    LCD_Print(display);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff feb8 	bl	8001420 <LCD_Print>
                }
            }
        }
        HAL_Delay(100);
 80016b0:	2064      	movs	r0, #100	@ 0x64
 80016b2:	f003 fbd1 	bl	8004e58 <HAL_Delay>
    while (1) {
 80016b6:	e788      	b.n	80015ca <Get_Number_Input+0x3e>
    }
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3728      	adds	r7, #40	@ 0x28
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	08009570 	.word	0x08009570
 80016c4:	0800957c 	.word	0x0800957c

080016c8 <Get_String_Input>:

/**
  * @brief  Get alphanumeric string input
  */
bool Get_String_Input(char *buffer, uint8_t max_len, const char *prompt)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b086      	sub	sp, #24
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	460b      	mov	r3, r1
 80016d2:	607a      	str	r2, [r7, #4]
 80016d4:	72fb      	strb	r3, [r7, #11]
    LCD_Clear();
 80016d6:	f7ff fed5 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 80016da:	2100      	movs	r1, #0
 80016dc:	2000      	movs	r0, #0
 80016de:	f7ff fee3 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(prompt);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff fe9c 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 80016e8:	2100      	movs	r1, #0
 80016ea:	2001      	movs	r0, #1
 80016ec:	f7ff fedc 	bl	80014a8 <LCD_SetCursor>

    uint8_t pos = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	75fb      	strb	r3, [r7, #23]

    while (1) {
        char key = Keypad_GetKey();
 80016f4:	f7ff fdf6 	bl	80012e4 <Keypad_GetKey>
 80016f8:	4603      	mov	r3, r0
 80016fa:	75bb      	strb	r3, [r7, #22]
        if (key != '\0') {
 80016fc:	7dbb      	ldrb	r3, [r7, #22]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d03e      	beq.n	8001780 <Get_String_Input+0xb8>
            if (key == '#') {
 8001702:	7dbb      	ldrb	r3, [r7, #22]
 8001704:	2b23      	cmp	r3, #35	@ 0x23
 8001706:	d10b      	bne.n	8001720 <Get_String_Input+0x58>
                // Confirm
                buffer[pos] = '\0';
 8001708:	7dfb      	ldrb	r3, [r7, #23]
 800170a:	68fa      	ldr	r2, [r7, #12]
 800170c:	4413      	add	r3, r2
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
                return (pos > 0);
 8001712:	7dfb      	ldrb	r3, [r7, #23]
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf14      	ite	ne
 8001718:	2301      	movne	r3, #1
 800171a:	2300      	moveq	r3, #0
 800171c:	b2db      	uxtb	r3, r3
 800171e:	e033      	b.n	8001788 <Get_String_Input+0xc0>
            } else if (key == '*') {
 8001720:	7dbb      	ldrb	r3, [r7, #22]
 8001722:	2b2a      	cmp	r3, #42	@ 0x2a
 8001724:	d119      	bne.n	800175a <Get_String_Input+0x92>
                // Backspace
                if (pos > 0) {
 8001726:	7dfb      	ldrb	r3, [r7, #23]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d029      	beq.n	8001780 <Get_String_Input+0xb8>
                    pos--;
 800172c:	7dfb      	ldrb	r3, [r7, #23]
 800172e:	3b01      	subs	r3, #1
 8001730:	75fb      	strb	r3, [r7, #23]
                    buffer[pos] = '\0';
 8001732:	7dfb      	ldrb	r3, [r7, #23]
 8001734:	68fa      	ldr	r2, [r7, #12]
 8001736:	4413      	add	r3, r2
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
                    LCD_SetCursor(1, 0);
 800173c:	2100      	movs	r1, #0
 800173e:	2001      	movs	r0, #1
 8001740:	f7ff feb2 	bl	80014a8 <LCD_SetCursor>
                    LCD_Print("                ");
 8001744:	4812      	ldr	r0, [pc, #72]	@ (8001790 <Get_String_Input+0xc8>)
 8001746:	f7ff fe6b 	bl	8001420 <LCD_Print>
                    LCD_SetCursor(1, 0);
 800174a:	2100      	movs	r1, #0
 800174c:	2001      	movs	r0, #1
 800174e:	f7ff feab 	bl	80014a8 <LCD_SetCursor>
                    LCD_Print(buffer);
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f7ff fe64 	bl	8001420 <LCD_Print>
 8001758:	e012      	b.n	8001780 <Get_String_Input+0xb8>
                }
            } else if (pos < max_len) {
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	7afb      	ldrb	r3, [r7, #11]
 800175e:	429a      	cmp	r2, r3
 8001760:	d20e      	bcs.n	8001780 <Get_String_Input+0xb8>
                // Add character
                buffer[pos++] = key;
 8001762:	7dfb      	ldrb	r3, [r7, #23]
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	75fa      	strb	r2, [r7, #23]
 8001768:	461a      	mov	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4413      	add	r3, r2
 800176e:	7dba      	ldrb	r2, [r7, #22]
 8001770:	701a      	strb	r2, [r3, #0]
                LCD_SetCursor(1, 0);
 8001772:	2100      	movs	r1, #0
 8001774:	2001      	movs	r0, #1
 8001776:	f7ff fe97 	bl	80014a8 <LCD_SetCursor>
                LCD_Print(buffer);
 800177a:	68f8      	ldr	r0, [r7, #12]
 800177c:	f7ff fe50 	bl	8001420 <LCD_Print>
            }
        }
        HAL_Delay(100);
 8001780:	2064      	movs	r0, #100	@ 0x64
 8001782:	f003 fb69 	bl	8004e58 <HAL_Delay>
    while (1) {
 8001786:	e7b5      	b.n	80016f4 <Get_String_Input+0x2c>
    }
}
 8001788:	4618      	mov	r0, r3
 800178a:	3718      	adds	r7, #24
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	0800958c 	.word	0x0800958c

08001794 <Show_Scrolling_List>:

/**
  * @brief  Show scrolling list (2=DOWN, 8=UP, #=SELECT, *=BACK)
  */
uint8_t Show_Scrolling_List(const char items[][64], uint8_t count, const char *title)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08c      	sub	sp, #48	@ 0x30
 8001798:	af02      	add	r7, sp, #8
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	460b      	mov	r3, r1
 800179e:	607a      	str	r2, [r7, #4]
 80017a0:	72fb      	strb	r3, [r7, #11]
    uint8_t selected = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    while (1) {
        LCD_Clear();
 80017a8:	f7ff fe6c 	bl	8001484 <LCD_Clear>
        LCD_SetCursor(0, 0);
 80017ac:	2100      	movs	r1, #0
 80017ae:	2000      	movs	r0, #0
 80017b0:	f7ff fe7a 	bl	80014a8 <LCD_SetCursor>
        LCD_Print(title);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7ff fe33 	bl	8001420 <LCD_Print>

        // Show current item (truncate to 16 chars)
        char display[17];
        snprintf(display, 17, "%d.%s", selected + 1, items[selected]);
 80017ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017be:	1c59      	adds	r1, r3, #1
 80017c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017c4:	019b      	lsls	r3, r3, #6
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	4413      	add	r3, r2
 80017ca:	f107 0014 	add.w	r0, r7, #20
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	460b      	mov	r3, r1
 80017d2:	4a31      	ldr	r2, [pc, #196]	@ (8001898 <Show_Scrolling_List+0x104>)
 80017d4:	2111      	movs	r1, #17
 80017d6:	f006 ffa9 	bl	800872c <sniprintf>
        LCD_SetCursor(1, 0);
 80017da:	2100      	movs	r1, #0
 80017dc:	2001      	movs	r0, #1
 80017de:	f7ff fe63 	bl	80014a8 <LCD_SetCursor>
        LCD_Print(display);
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fe1a 	bl	8001420 <LCD_Print>

        Debug_Printf("Showing: [%d/%d] %s\r\n", selected + 1, count, items[selected]);
 80017ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017f0:	1c59      	adds	r1, r3, #1
 80017f2:	7af8      	ldrb	r0, [r7, #11]
 80017f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80017f8:	019b      	lsls	r3, r3, #6
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	4413      	add	r3, r2
 80017fe:	4602      	mov	r2, r0
 8001800:	4826      	ldr	r0, [pc, #152]	@ (800189c <Show_Scrolling_List+0x108>)
 8001802:	f7ff fde9 	bl	80013d8 <Debug_Printf>

        char key = '\0';
 8001806:	2300      	movs	r3, #0
 8001808:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while (key == '\0') {
 800180c:	e007      	b.n	800181e <Show_Scrolling_List+0x8a>
            key = Keypad_GetKey();
 800180e:	f7ff fd69 	bl	80012e4 <Keypad_GetKey>
 8001812:	4603      	mov	r3, r0
 8001814:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            HAL_Delay(50);
 8001818:	2032      	movs	r0, #50	@ 0x32
 800181a:	f003 fb1d 	bl	8004e58 <HAL_Delay>
        while (key == '\0') {
 800181e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0f3      	beq.n	800180e <Show_Scrolling_List+0x7a>
        }

        Debug_Printf("Key: %c\r\n", key);
 8001826:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800182a:	4619      	mov	r1, r3
 800182c:	481c      	ldr	r0, [pc, #112]	@ (80018a0 <Show_Scrolling_List+0x10c>)
 800182e:	f7ff fdd3 	bl	80013d8 <Debug_Printf>

        if (key == '2') {
 8001832:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001836:	2b32      	cmp	r3, #50	@ 0x32
 8001838:	d10b      	bne.n	8001852 <Show_Scrolling_List+0xbe>
            // DOWN
            selected = (selected + 1) % count;
 800183a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800183e:	3301      	adds	r3, #1
 8001840:	7afa      	ldrb	r2, [r7, #11]
 8001842:	fb93 f1f2 	sdiv	r1, r3, r2
 8001846:	fb01 f202 	mul.w	r2, r1, r2
 800184a:	1a9b      	subs	r3, r3, r2
 800184c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001850:	e7aa      	b.n	80017a8 <Show_Scrolling_List+0x14>
        } else if (key == '8') {
 8001852:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001856:	2b38      	cmp	r3, #56	@ 0x38
 8001858:	d10e      	bne.n	8001878 <Show_Scrolling_List+0xe4>
            // UP
            selected = (selected == 0) ? count - 1 : selected - 1;
 800185a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800185e:	2b00      	cmp	r3, #0
 8001860:	d103      	bne.n	800186a <Show_Scrolling_List+0xd6>
 8001862:	7afb      	ldrb	r3, [r7, #11]
 8001864:	3b01      	subs	r3, #1
 8001866:	b2db      	uxtb	r3, r3
 8001868:	e003      	b.n	8001872 <Show_Scrolling_List+0xde>
 800186a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800186e:	3b01      	subs	r3, #1
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001876:	e797      	b.n	80017a8 <Show_Scrolling_List+0x14>
        } else if (key == '#') {
 8001878:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800187c:	2b23      	cmp	r3, #35	@ 0x23
 800187e:	d102      	bne.n	8001886 <Show_Scrolling_List+0xf2>
            // SELECT
            return selected;
 8001880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001884:	e004      	b.n	8001890 <Show_Scrolling_List+0xfc>
        } else if (key == '*') {
 8001886:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800188a:	2b2a      	cmp	r3, #42	@ 0x2a
 800188c:	d18c      	bne.n	80017a8 <Show_Scrolling_List+0x14>
            // BACK
            return 255;  // Signal to go back
 800188e:	23ff      	movs	r3, #255	@ 0xff
        }
    }
}
 8001890:	4618      	mov	r0, r3
 8001892:	3728      	adds	r7, #40	@ 0x28
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	080095a0 	.word	0x080095a0
 800189c:	080095a8 	.word	0x080095a8
 80018a0:	08009570 	.word	0x08009570

080018a4 <HAL_UART_RxCpltCallback>:

/**
 * @brief HAL UART RX Complete Callback - Routes ESP32 data
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a08      	ldr	r2, [pc, #32]	@ (80018d4 <HAL_UART_RxCpltCallback+0x30>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d10a      	bne.n	80018cc <HAL_UART_RxCpltCallback+0x28>
        // ✅ Pass received byte to ESP32 handler
        extern uint8_t uart_rx_byte;
        extern ESP32_Handle esp32;

        ESP32_UART_RxCallback(&esp32, uart_rx_byte);
 80018b6:	4b08      	ldr	r3, [pc, #32]	@ (80018d8 <HAL_UART_RxCpltCallback+0x34>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4619      	mov	r1, r3
 80018bc:	4807      	ldr	r0, [pc, #28]	@ (80018dc <HAL_UART_RxCpltCallback+0x38>)
 80018be:	f7fe fe89 	bl	80005d4 <ESP32_UART_RxCallback>

        // ✅ Restart reception for next byte
        HAL_UART_Receive_IT(&huart2, &uart_rx_byte, 1);
 80018c2:	2201      	movs	r2, #1
 80018c4:	4904      	ldr	r1, [pc, #16]	@ (80018d8 <HAL_UART_RxCpltCallback+0x34>)
 80018c6:	4806      	ldr	r0, [pc, #24]	@ (80018e0 <HAL_UART_RxCpltCallback+0x3c>)
 80018c8:	f005 fb42 	bl	8006f50 <HAL_UART_Receive_IT>
    }
    else if (huart->Instance == USART1) {
        // R307 handling (if you have any)
    }
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40004400 	.word	0x40004400
 80018d8:	20000078 	.word	0x20000078
 80018dc:	2000028c 	.word	0x2000028c
 80018e0:	20000114 	.word	0x20000114

080018e4 <Show_Loading>:

/**
  * @brief  Show loading screen
  */
void Show_Loading(const char *message)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
    LCD_Clear();
 80018ec:	f7ff fdca 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 80018f0:	2100      	movs	r1, #0
 80018f2:	2000      	movs	r0, #0
 80018f4:	f7ff fdd8 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Loading...");
 80018f8:	4808      	ldr	r0, [pc, #32]	@ (800191c <Show_Loading+0x38>)
 80018fa:	f7ff fd91 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 80018fe:	2100      	movs	r1, #0
 8001900:	2001      	movs	r0, #1
 8001902:	f7ff fdd1 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(message);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7ff fd8a 	bl	8001420 <LCD_Print>
    Debug_Printf("⏳ %s\r\n", message);
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	4804      	ldr	r0, [pc, #16]	@ (8001920 <Show_Loading+0x3c>)
 8001910:	f7ff fd62 	bl	80013d8 <Debug_Printf>
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	080095c0 	.word	0x080095c0
 8001920:	080095cc 	.word	0x080095cc

08001924 <Show_Error>:

/**
  * @brief  Show error message
  */
void Show_Error(const char *message)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    LCD_Clear();
 800192c:	f7ff fdaa 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8001930:	2100      	movs	r1, #0
 8001932:	2000      	movs	r0, #0
 8001934:	f7ff fdb8 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("ERROR!");
 8001938:	480a      	ldr	r0, [pc, #40]	@ (8001964 <Show_Error+0x40>)
 800193a:	f7ff fd71 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 800193e:	2100      	movs	r1, #0
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff fdb1 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(message);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff fd6a 	bl	8001420 <LCD_Print>
    Debug_Printf("❌ ERROR: %s\r\n", message);
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	4806      	ldr	r0, [pc, #24]	@ (8001968 <Show_Error+0x44>)
 8001950:	f7ff fd42 	bl	80013d8 <Debug_Printf>
    HAL_Delay(3000);
 8001954:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001958:	f003 fa7e 	bl	8004e58 <HAL_Delay>
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	080095d8 	.word	0x080095d8
 8001968:	080095e0 	.word	0x080095e0

0800196c <Show_Success>:

/**
  * @brief  Show success message
  */
void Show_Success(const char *message)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    LCD_Clear();
 8001974:	f7ff fd86 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8001978:	2100      	movs	r1, #0
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff fd94 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("SUCCESS!");
 8001980:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <Show_Success+0x48>)
 8001982:	f7ff fd4d 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 8001986:	2100      	movs	r1, #0
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff fd8d 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(message);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff fd46 	bl	8001420 <LCD_Print>
    Debug_Printf("✅ SUCCESS: %s\r\n", message);
 8001994:	6879      	ldr	r1, [r7, #4]
 8001996:	4808      	ldr	r0, [pc, #32]	@ (80019b8 <Show_Success+0x4c>)
 8001998:	f7ff fd1e 	bl	80013d8 <Debug_Printf>
    ESP32_LED_Blink(&esp32, 3);
 800199c:	2103      	movs	r1, #3
 800199e:	4807      	ldr	r0, [pc, #28]	@ (80019bc <Show_Success+0x50>)
 80019a0:	f7fe ff96 	bl	80008d0 <ESP32_LED_Blink>
    HAL_Delay(2000);
 80019a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019a8:	f003 fa56 	bl	8004e58 <HAL_Delay>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	080095f0 	.word	0x080095f0
 80019b8:	080095fc 	.word	0x080095fc
 80019bc:	2000028c 	.word	0x2000028c

080019c0 <State_SelectElection>:

/**
  * @brief  STATE 1: Select Election
  */
void State_SelectElection(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 80019c6:	4836      	ldr	r0, [pc, #216]	@ (8001aa0 <State_SelectElection+0xe0>)
 80019c8:	f7ff fd06 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 1: SELECT ELECTION        \r\n");
 80019cc:	4835      	ldr	r0, [pc, #212]	@ (8001aa4 <State_SelectElection+0xe4>)
 80019ce:	f7ff fd03 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 80019d2:	4835      	ldr	r0, [pc, #212]	@ (8001aa8 <State_SelectElection+0xe8>)
 80019d4:	f7ff fd00 	bl	80013d8 <Debug_Printf>

    Show_Loading("Fetching...");
 80019d8:	4834      	ldr	r0, [pc, #208]	@ (8001aac <State_SelectElection+0xec>)
 80019da:	f7ff ff83 	bl	80018e4 <Show_Loading>

    if (!Backend_GetElections()) {
 80019de:	f001 f8dd 	bl	8002b9c <Backend_GetElections>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f083 0301 	eor.w	r3, r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d007      	beq.n	80019fe <State_SelectElection+0x3e>
        Show_Error("Backend Failed!");
 80019ee:	4830      	ldr	r0, [pc, #192]	@ (8001ab0 <State_SelectElection+0xf0>)
 80019f0:	f7ff ff98 	bl	8001924 <Show_Error>
        HAL_Delay(2000);
 80019f4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019f8:	f003 fa2e 	bl	8004e58 <HAL_Delay>
        return;
 80019fc:	e04d      	b.n	8001a9a <State_SelectElection+0xda>
    }

    if (session.election_count == 0) {
 80019fe:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a00:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d107      	bne.n	8001a18 <State_SelectElection+0x58>
        Show_Error("No Elections!");
 8001a08:	482b      	ldr	r0, [pc, #172]	@ (8001ab8 <State_SelectElection+0xf8>)
 8001a0a:	f7ff ff8b 	bl	8001924 <Show_Error>
        HAL_Delay(2000);
 8001a0e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a12:	f003 fa21 	bl	8004e58 <HAL_Delay>
        return;
 8001a16:	e040      	b.n	8001a9a <State_SelectElection+0xda>
    }

    // Prepare election list for scrolling
    static char election_names[10][64];
    for (uint8_t i = 0; i < session.election_count; i++) {
 8001a18:	2300      	movs	r3, #0
 8001a1a:	71fb      	strb	r3, [r7, #7]
 8001a1c:	e013      	b.n	8001a46 <State_SelectElection+0x86>
        strncpy(election_names[i], session.elections[i].name, 63);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	019b      	lsls	r3, r3, #6
 8001a22:	4a26      	ldr	r2, [pc, #152]	@ (8001abc <State_SelectElection+0xfc>)
 8001a24:	1898      	adds	r0, r3, r2
 8001a26:	79fa      	ldrb	r2, [r7, #7]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	015b      	lsls	r3, r3, #5
 8001a30:	3320      	adds	r3, #32
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a34:	4413      	add	r3, r2
 8001a36:	3301      	adds	r3, #1
 8001a38:	223f      	movs	r2, #63	@ 0x3f
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f006 ff31 	bl	80088a2 <strncpy>
    for (uint8_t i = 0; i < session.election_count; i++) {
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	3301      	adds	r3, #1
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a48:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8001a4c:	79fa      	ldrb	r2, [r7, #7]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d3e5      	bcc.n	8001a1e <State_SelectElection+0x5e>
    }

    uint8_t result = Show_Scrolling_List(election_names, session.election_count, "Select Election:");
 8001a52:	4b18      	ldr	r3, [pc, #96]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a54:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8001a58:	4a19      	ldr	r2, [pc, #100]	@ (8001ac0 <State_SelectElection+0x100>)
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4817      	ldr	r0, [pc, #92]	@ (8001abc <State_SelectElection+0xfc>)
 8001a5e:	f7ff fe99 	bl	8001794 <Show_Scrolling_List>
 8001a62:	4603      	mov	r3, r0
 8001a64:	71bb      	strb	r3, [r7, #6]

    if (result == 255) {
 8001a66:	79bb      	ldrb	r3, [r7, #6]
 8001a68:	2bff      	cmp	r3, #255	@ 0xff
 8001a6a:	d102      	bne.n	8001a72 <State_SelectElection+0xb2>
        // User pressed * to go back - reset
        Reset_Session();
 8001a6c:	f7ff fd76 	bl	800155c <Reset_Session>
        return;
 8001a70:	e013      	b.n	8001a9a <State_SelectElection+0xda>
    }

    session.selected_election_idx = result;
 8001a72:	4a10      	ldr	r2, [pc, #64]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a74:	79bb      	ldrb	r3, [r7, #6]
 8001a76:	f882 38c2 	strb.w	r3, [r2, #2242]	@ 0x8c2
    Debug_Printf("✅ Selected: %s\r\n", session.elections[result].name);
 8001a7a:	79ba      	ldrb	r2, [r7, #6]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	00db      	lsls	r3, r3, #3
 8001a80:	1a9b      	subs	r3, r3, r2
 8001a82:	015b      	lsls	r3, r3, #5
 8001a84:	3320      	adds	r3, #32
 8001a86:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a88:	4413      	add	r3, r2
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	480d      	ldr	r0, [pc, #52]	@ (8001ac4 <State_SelectElection+0x104>)
 8001a90:	f7ff fca2 	bl	80013d8 <Debug_Printf>
    /* Move to next state */
    session.state = STATE_ENTER_AADHAAR;
 8001a94:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <State_SelectElection+0xf4>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	701a      	strb	r2, [r3, #0]
}
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	08009610 	.word	0x08009610
 8001aa4:	08009688 	.word	0x08009688
 8001aa8:	080096b4 	.word	0x080096b4
 8001aac:	0800972c 	.word	0x0800972c
 8001ab0:	08009738 	.word	0x08009738
 8001ab4:	20001294 	.word	0x20001294
 8001ab8:	08009748 	.word	0x08009748
 8001abc:	20002528 	.word	0x20002528
 8001ac0:	08009758 	.word	0x08009758
 8001ac4:	0800976c 	.word	0x0800976c

08001ac8 <State_EnterAadhaar>:

/**
  * @brief  STATE 2: Enter Aadhaar Number (12 digits)
  */
void State_EnterAadhaar(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
	Debug_Printf("═══════════════════════════\r\n");
 8001acc:	4811      	ldr	r0, [pc, #68]	@ (8001b14 <State_EnterAadhaar+0x4c>)
 8001ace:	f7ff fc83 	bl	80013d8 <Debug_Printf>
	Debug_Printf("STEP 2: ENTER AADHAAR\r\n");
 8001ad2:	4811      	ldr	r0, [pc, #68]	@ (8001b18 <State_EnterAadhaar+0x50>)
 8001ad4:	f7ff fc80 	bl	80013d8 <Debug_Printf>
	Debug_Printf("═══════════════════════════\r\n");
 8001ad8:	480e      	ldr	r0, [pc, #56]	@ (8001b14 <State_EnterAadhaar+0x4c>)
 8001ada:	f7ff fc7d 	bl	80013d8 <Debug_Printf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"💬 [STM32] 🔹 Calling GetNumberInput...\r\n", 50, 100);
 8001ade:	2364      	movs	r3, #100	@ 0x64
 8001ae0:	2232      	movs	r2, #50	@ 0x32
 8001ae2:	490e      	ldr	r1, [pc, #56]	@ (8001b1c <State_EnterAadhaar+0x54>)
 8001ae4:	480e      	ldr	r0, [pc, #56]	@ (8001b20 <State_EnterAadhaar+0x58>)
 8001ae6:	f005 f8d0 	bl	8006c8a <HAL_UART_Transmit>
    if (Get_Number_Input(session.aadhaar, 12, "Enter Aadhaar:")) {
 8001aea:	4a0e      	ldr	r2, [pc, #56]	@ (8001b24 <State_EnterAadhaar+0x5c>)
 8001aec:	210c      	movs	r1, #12
 8001aee:	480e      	ldr	r0, [pc, #56]	@ (8001b28 <State_EnterAadhaar+0x60>)
 8001af0:	f7ff fd4c 	bl	800158c <Get_Number_Input>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d007      	beq.n	8001b0a <State_EnterAadhaar+0x42>
        Debug_Printf("✅ Aadhaar: %s\r\n", session.aadhaar);
 8001afa:	490b      	ldr	r1, [pc, #44]	@ (8001b28 <State_EnterAadhaar+0x60>)
 8001afc:	480b      	ldr	r0, [pc, #44]	@ (8001b2c <State_EnterAadhaar+0x64>)
 8001afe:	f7ff fc6b 	bl	80013d8 <Debug_Printf>
        session.state = STATE_ENTER_VOTER_ID;
 8001b02:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <State_EnterAadhaar+0x68>)
 8001b04:	2202      	movs	r2, #2
 8001b06:	701a      	strb	r2, [r3, #0]
    } else {
        Show_Error("Invalid Aadhaar!");
    }
}
 8001b08:	e002      	b.n	8001b10 <State_EnterAadhaar+0x48>
        Show_Error("Invalid Aadhaar!");
 8001b0a:	480a      	ldr	r0, [pc, #40]	@ (8001b34 <State_EnterAadhaar+0x6c>)
 8001b0c:	f7ff ff0a 	bl	8001924 <Show_Error>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	08009780 	.word	0x08009780
 8001b18:	080097d4 	.word	0x080097d4
 8001b1c:	080097ec 	.word	0x080097ec
 8001b20:	20000114 	.word	0x20000114
 8001b24:	0800981c 	.word	0x0800981c
 8001b28:	20001b57 	.word	0x20001b57
 8001b2c:	0800982c 	.word	0x0800982c
 8001b30:	20001294 	.word	0x20001294
 8001b34:	08009840 	.word	0x08009840

08001b38 <State_EnterVoterID>:

/**
  * @brief  STATE 3: Enter Voter ID
  */
void State_EnterVoterID(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001b3c:	480e      	ldr	r0, [pc, #56]	@ (8001b78 <State_EnterVoterID+0x40>)
 8001b3e:	f7ff fc4b 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 3: ENTER VOTER ID         \r\n");
 8001b42:	480e      	ldr	r0, [pc, #56]	@ (8001b7c <State_EnterVoterID+0x44>)
 8001b44:	f7ff fc48 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001b48:	480d      	ldr	r0, [pc, #52]	@ (8001b80 <State_EnterVoterID+0x48>)
 8001b4a:	f7ff fc45 	bl	80013d8 <Debug_Printf>

    if (Get_String_Input(session.voter_id, 15, "Enter Voter ID:")) {
 8001b4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b84 <State_EnterVoterID+0x4c>)
 8001b50:	210f      	movs	r1, #15
 8001b52:	480d      	ldr	r0, [pc, #52]	@ (8001b88 <State_EnterVoterID+0x50>)
 8001b54:	f7ff fdb8 	bl	80016c8 <Get_String_Input>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d007      	beq.n	8001b6e <State_EnterVoterID+0x36>
        Debug_Printf("✅ Voter ID: %s\r\n", session.voter_id);
 8001b5e:	490a      	ldr	r1, [pc, #40]	@ (8001b88 <State_EnterVoterID+0x50>)
 8001b60:	480a      	ldr	r0, [pc, #40]	@ (8001b8c <State_EnterVoterID+0x54>)
 8001b62:	f7ff fc39 	bl	80013d8 <Debug_Printf>
        session.state = STATE_SCAN_FINGERPRINT;
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <State_EnterVoterID+0x58>)
 8001b68:	2203      	movs	r2, #3
 8001b6a:	701a      	strb	r2, [r3, #0]
    } else {
        Show_Error("Invalid ID!");
    }
}
 8001b6c:	e002      	b.n	8001b74 <State_EnterVoterID+0x3c>
        Show_Error("Invalid ID!");
 8001b6e:	4809      	ldr	r0, [pc, #36]	@ (8001b94 <State_EnterVoterID+0x5c>)
 8001b70:	f7ff fed8 	bl	8001924 <Show_Error>
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	08009610 	.word	0x08009610
 8001b7c:	08009854 	.word	0x08009854
 8001b80:	080096b4 	.word	0x080096b4
 8001b84:	08009880 	.word	0x08009880
 8001b88:	20001b64 	.word	0x20001b64
 8001b8c:	08009890 	.word	0x08009890
 8001b90:	20001294 	.word	0x20001294
 8001b94:	080098a4 	.word	0x080098a4

08001b98 <State_ScanFingerprint>:

/**
  * @brief  STATE 4: Scan Fingerprint
  */
void State_ScanFingerprint(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001b9c:	4837      	ldr	r0, [pc, #220]	@ (8001c7c <State_ScanFingerprint+0xe4>)
 8001b9e:	f7ff fc1b 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 4: SCAN FINGERPRINT       \r\n");
 8001ba2:	4837      	ldr	r0, [pc, #220]	@ (8001c80 <State_ScanFingerprint+0xe8>)
 8001ba4:	f7ff fc18 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001ba8:	4836      	ldr	r0, [pc, #216]	@ (8001c84 <State_ScanFingerprint+0xec>)
 8001baa:	f7ff fc15 	bl	80013d8 <Debug_Printf>

    LCD_Clear();
 8001bae:	f7ff fc69 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	f7ff fc77 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Place Finger");
 8001bba:	4833      	ldr	r0, [pc, #204]	@ (8001c88 <State_ScanFingerprint+0xf0>)
 8001bbc:	f7ff fc30 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f7ff fc70 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("On Scanner...");
 8001bc8:	4830      	ldr	r0, [pc, #192]	@ (8001c8c <State_ScanFingerprint+0xf4>)
 8001bca:	f7ff fc29 	bl	8001420 <LCD_Print>

    HAL_Delay(2000);
 8001bce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001bd2:	f003 f941 	bl	8004e58 <HAL_Delay>

    // Capture fingerprint
    if (!R307_GetImage(&fingerprint)) {
 8001bd6:	482e      	ldr	r0, [pc, #184]	@ (8001c90 <State_ScanFingerprint+0xf8>)
 8001bd8:	f001 ff02 	bl	80039e0 <R307_GetImage>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f083 0301 	eor.w	r3, r3, #1
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d012      	beq.n	8001c0e <State_ScanFingerprint+0x76>
        Show_Error("No Finger!");
 8001be8:	482a      	ldr	r0, [pc, #168]	@ (8001c94 <State_ScanFingerprint+0xfc>)
 8001bea:	f7ff fe9b 	bl	8001924 <Show_Error>
        session.retry_count++;
 8001bee:	4b2a      	ldr	r3, [pc, #168]	@ (8001c98 <State_ScanFingerprint+0x100>)
 8001bf0:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	4b27      	ldr	r3, [pc, #156]	@ (8001c98 <State_ScanFingerprint+0x100>)
 8001bfa:	f883 2f90 	strb.w	r2, [r3, #3984]	@ 0xf90
        if (session.retry_count > 3) {
 8001bfe:	4b26      	ldr	r3, [pc, #152]	@ (8001c98 <State_ScanFingerprint+0x100>)
 8001c00:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001c04:	2b03      	cmp	r3, #3
 8001c06:	d936      	bls.n	8001c76 <State_ScanFingerprint+0xde>
            Reset_Session();
 8001c08:	f7ff fca8 	bl	800155c <Reset_Session>
        }
        return;
 8001c0c:	e033      	b.n	8001c76 <State_ScanFingerprint+0xde>
    }

    Debug_Printf("✅ Image Captured\r\n");
 8001c0e:	4823      	ldr	r0, [pc, #140]	@ (8001c9c <State_ScanFingerprint+0x104>)
 8001c10:	f7ff fbe2 	bl	80013d8 <Debug_Printf>

    // Convert to template
    if (!R307_Image2Tz(&fingerprint, R307_BUFFER_1)) {
 8001c14:	2101      	movs	r1, #1
 8001c16:	481e      	ldr	r0, [pc, #120]	@ (8001c90 <State_ScanFingerprint+0xf8>)
 8001c18:	f001 ff1c 	bl	8003a54 <R307_Image2Tz>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f083 0301 	eor.w	r3, r3, #1
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <State_ScanFingerprint+0x98>
        Show_Error("Template Fail!");
 8001c28:	481d      	ldr	r0, [pc, #116]	@ (8001ca0 <State_ScanFingerprint+0x108>)
 8001c2a:	f7ff fe7b 	bl	8001924 <Show_Error>
        return;
 8001c2e:	e023      	b.n	8001c78 <State_ScanFingerprint+0xe0>
    }

    Debug_Printf("✅ Template Generated\r\n");
 8001c30:	481c      	ldr	r0, [pc, #112]	@ (8001ca4 <State_ScanFingerprint+0x10c>)
 8001c32:	f7ff fbd1 	bl	80013d8 <Debug_Printf>

    // Upload template to MCU
    LCD_SetCursor(1, 0);
 8001c36:	2100      	movs	r1, #0
 8001c38:	2001      	movs	r0, #1
 8001c3a:	f7ff fc35 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Processing...  ");
 8001c3e:	481a      	ldr	r0, [pc, #104]	@ (8001ca8 <State_ScanFingerprint+0x110>)
 8001c40:	f7ff fbee 	bl	8001420 <LCD_Print>

    if (!R307_UploadTemplate(&fingerprint, R307_BUFFER_1, session.fingerprint_template)) {
 8001c44:	4a19      	ldr	r2, [pc, #100]	@ (8001cac <State_ScanFingerprint+0x114>)
 8001c46:	2101      	movs	r1, #1
 8001c48:	4811      	ldr	r0, [pc, #68]	@ (8001c90 <State_ScanFingerprint+0xf8>)
 8001c4a:	f002 f953 	bl	8003ef4 <R307_UploadTemplate>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	f083 0301 	eor.w	r3, r3, #1
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <State_ScanFingerprint+0xca>
        Show_Error("Upload Failed!");
 8001c5a:	4815      	ldr	r0, [pc, #84]	@ (8001cb0 <State_ScanFingerprint+0x118>)
 8001c5c:	f7ff fe62 	bl	8001924 <Show_Error>
        return;
 8001c60:	e00a      	b.n	8001c78 <State_ScanFingerprint+0xe0>
    }

    Debug_Printf("✅ Template Uploaded (512 bytes)\r\n");
 8001c62:	4814      	ldr	r0, [pc, #80]	@ (8001cb4 <State_ScanFingerprint+0x11c>)
 8001c64:	f7ff fbb8 	bl	80013d8 <Debug_Printf>
    Show_Success("Scanned!");
 8001c68:	4813      	ldr	r0, [pc, #76]	@ (8001cb8 <State_ScanFingerprint+0x120>)
 8001c6a:	f7ff fe7f 	bl	800196c <Show_Success>

    session.state = STATE_VERIFY_IDENTITY;
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c98 <State_ScanFingerprint+0x100>)
 8001c70:	2204      	movs	r2, #4
 8001c72:	701a      	strb	r2, [r3, #0]
 8001c74:	e000      	b.n	8001c78 <State_ScanFingerprint+0xe0>
        return;
 8001c76:	bf00      	nop
}
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	08009610 	.word	0x08009610
 8001c80:	080098b0 	.word	0x080098b0
 8001c84:	080096b4 	.word	0x080096b4
 8001c88:	080098dc 	.word	0x080098dc
 8001c8c:	080098ec 	.word	0x080098ec
 8001c90:	20000274 	.word	0x20000274
 8001c94:	080098fc 	.word	0x080098fc
 8001c98:	20001294 	.word	0x20001294
 8001c9c:	08009908 	.word	0x08009908
 8001ca0:	08009920 	.word	0x08009920
 8001ca4:	08009930 	.word	0x08009930
 8001ca8:	0800994c 	.word	0x0800994c
 8001cac:	20001b74 	.word	0x20001b74
 8001cb0:	0800995c 	.word	0x0800995c
 8001cb4:	0800996c 	.word	0x0800996c
 8001cb8:	08009990 	.word	0x08009990

08001cbc <State_VerifyIdentity>:

void State_VerifyIdentity(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001cc0:	481e      	ldr	r0, [pc, #120]	@ (8001d3c <State_VerifyIdentity+0x80>)
 8001cc2:	f7ff fb89 	bl	80013d8 <Debug_Printf>
    Debug_Printf("  STEP 5: VERIFY IDENTITY  \r\n");
 8001cc6:	481e      	ldr	r0, [pc, #120]	@ (8001d40 <State_VerifyIdentity+0x84>)
 8001cc8:	f7ff fb86 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001ccc:	481d      	ldr	r0, [pc, #116]	@ (8001d44 <State_VerifyIdentity+0x88>)
 8001cce:	f7ff fb83 	bl	80013d8 <Debug_Printf>

    Show_Loading("Verifying...");
 8001cd2:	481d      	ldr	r0, [pc, #116]	@ (8001d48 <State_VerifyIdentity+0x8c>)
 8001cd4:	f7ff fe06 	bl	80018e4 <Show_Loading>

    // Use backend upload method instead of DownChar
    if (Backend_VerifyIdentity()) {
 8001cd8:	f000 f9f6 	bl	80020c8 <Backend_VerifyIdentity>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d014      	beq.n	8001d0c <State_VerifyIdentity+0x50>
        Debug_Printf("✅ Identity Verified!\r\n");
 8001ce2:	481a      	ldr	r0, [pc, #104]	@ (8001d4c <State_VerifyIdentity+0x90>)
 8001ce4:	f7ff fb78 	bl	80013d8 <Debug_Printf>
        Debug_Printf("   Name: %s\r\n", session.voter_name);
 8001ce8:	4919      	ldr	r1, [pc, #100]	@ (8001d50 <State_VerifyIdentity+0x94>)
 8001cea:	481a      	ldr	r0, [pc, #104]	@ (8001d54 <State_VerifyIdentity+0x98>)
 8001cec:	f7ff fb74 	bl	80013d8 <Debug_Printf>
        Debug_Printf("   Match Score: %d%%\r\n", session.match_score);
 8001cf0:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001cf2:	f8b3 3ba2 	ldrh.w	r3, [r3, #2978]	@ 0xba2
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4818      	ldr	r0, [pc, #96]	@ (8001d5c <State_VerifyIdentity+0xa0>)
 8001cfa:	f7ff fb6d 	bl	80013d8 <Debug_Printf>

        Show_Success("Identity OK!");
 8001cfe:	4818      	ldr	r0, [pc, #96]	@ (8001d60 <State_VerifyIdentity+0xa4>)
 8001d00:	f7ff fe34 	bl	800196c <Show_Success>
        session.state = STATE_SEND_OTP;
 8001d04:	4b14      	ldr	r3, [pc, #80]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001d06:	2205      	movs	r2, #5
 8001d08:	701a      	strb	r2, [r3, #0]
            Reset_Session();
        } else {
            session.state = STATE_SCAN_FINGERPRINT;
        }
    }
}
 8001d0a:	e015      	b.n	8001d38 <State_VerifyIdentity+0x7c>
        Show_Error("Verify Failed!");
 8001d0c:	4815      	ldr	r0, [pc, #84]	@ (8001d64 <State_VerifyIdentity+0xa8>)
 8001d0e:	f7ff fe09 	bl	8001924 <Show_Error>
        session.retry_count++;
 8001d12:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001d14:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001d18:	3301      	adds	r3, #1
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001d1e:	f883 2f90 	strb.w	r2, [r3, #3984]	@ 0xf90
        if (session.retry_count > 3) {
 8001d22:	4b0d      	ldr	r3, [pc, #52]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001d24:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d902      	bls.n	8001d32 <State_VerifyIdentity+0x76>
            Reset_Session();
 8001d2c:	f7ff fc16 	bl	800155c <Reset_Session>
}
 8001d30:	e002      	b.n	8001d38 <State_VerifyIdentity+0x7c>
            session.state = STATE_SCAN_FINGERPRINT;
 8001d32:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <State_VerifyIdentity+0x9c>)
 8001d34:	2203      	movs	r2, #3
 8001d36:	701a      	strb	r2, [r3, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	08009610 	.word	0x08009610
 8001d40:	0800999c 	.word	0x0800999c
 8001d44:	080096b4 	.word	0x080096b4
 8001d48:	080099bc 	.word	0x080099bc
 8001d4c:	080099cc 	.word	0x080099cc
 8001d50:	20001d74 	.word	0x20001d74
 8001d54:	080099e8 	.word	0x080099e8
 8001d58:	20001294 	.word	0x20001294
 8001d5c:	080099f8 	.word	0x080099f8
 8001d60:	08009a10 	.word	0x08009a10
 8001d64:	08009a20 	.word	0x08009a20

08001d68 <State_SendOTP>:

/**
  * @brief  STATE 6: Send OTP
  */
void State_SendOTP(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001d6c:	4818      	ldr	r0, [pc, #96]	@ (8001dd0 <State_SendOTP+0x68>)
 8001d6e:	f7ff fb33 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 6: SEND OTP               \r\n");
 8001d72:	4818      	ldr	r0, [pc, #96]	@ (8001dd4 <State_SendOTP+0x6c>)
 8001d74:	f7ff fb30 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001d78:	4817      	ldr	r0, [pc, #92]	@ (8001dd8 <State_SendOTP+0x70>)
 8001d7a:	f7ff fb2d 	bl	80013d8 <Debug_Printf>

    Show_Loading("Sending OTP...");
 8001d7e:	4817      	ldr	r0, [pc, #92]	@ (8001ddc <State_SendOTP+0x74>)
 8001d80:	f7ff fdb0 	bl	80018e4 <Show_Loading>

    if (Backend_SendOTP()) {
 8001d84:	f001 f83c 	bl	8002e00 <Backend_SendOTP>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d01b      	beq.n	8001dc6 <State_SendOTP+0x5e>
        LCD_Clear();
 8001d8e:	f7ff fb79 	bl	8001484 <LCD_Clear>
        LCD_SetCursor(0, 0);
 8001d92:	2100      	movs	r1, #0
 8001d94:	2000      	movs	r0, #0
 8001d96:	f7ff fb87 	bl	80014a8 <LCD_SetCursor>
        LCD_Print("OTP Sent!");
 8001d9a:	4811      	ldr	r0, [pc, #68]	@ (8001de0 <State_SendOTP+0x78>)
 8001d9c:	f7ff fb40 	bl	8001420 <LCD_Print>
        LCD_SetCursor(1, 0);
 8001da0:	2100      	movs	r1, #0
 8001da2:	2001      	movs	r0, #1
 8001da4:	f7ff fb80 	bl	80014a8 <LCD_SetCursor>
        LCD_Print(session.masked_email);
 8001da8:	480e      	ldr	r0, [pc, #56]	@ (8001de4 <State_SendOTP+0x7c>)
 8001daa:	f7ff fb39 	bl	8001420 <LCD_Print>

        Debug_Printf("✅ OTP sent to: %s\r\n", session.masked_email);
 8001dae:	490d      	ldr	r1, [pc, #52]	@ (8001de4 <State_SendOTP+0x7c>)
 8001db0:	480d      	ldr	r0, [pc, #52]	@ (8001de8 <State_SendOTP+0x80>)
 8001db2:	f7ff fb11 	bl	80013d8 <Debug_Printf>
        HAL_Delay(2000);
 8001db6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001dba:	f003 f84d 	bl	8004e58 <HAL_Delay>

        session.state = STATE_ENTER_OTP;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <State_SendOTP+0x84>)
 8001dc0:	2206      	movs	r2, #6
 8001dc2:	701a      	strb	r2, [r3, #0]
    } else {
        Show_Error("OTP Send Failed!");
    }
}
 8001dc4:	e002      	b.n	8001dcc <State_SendOTP+0x64>
        Show_Error("OTP Send Failed!");
 8001dc6:	480a      	ldr	r0, [pc, #40]	@ (8001df0 <State_SendOTP+0x88>)
 8001dc8:	f7ff fdac 	bl	8001924 <Show_Error>
}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	08009610 	.word	0x08009610
 8001dd4:	08009a30 	.word	0x08009a30
 8001dd8:	080096b4 	.word	0x080096b4
 8001ddc:	08009a5c 	.word	0x08009a5c
 8001de0:	08009a6c 	.word	0x08009a6c
 8001de4:	20001db4 	.word	0x20001db4
 8001de8:	08009a78 	.word	0x08009a78
 8001dec:	20001294 	.word	0x20001294
 8001df0:	08009a90 	.word	0x08009a90

08001df4 <State_EnterOTP>:

/**
  * @brief  STATE 7: Enter OTP
  */
void State_EnterOTP(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001df8:	480e      	ldr	r0, [pc, #56]	@ (8001e34 <State_EnterOTP+0x40>)
 8001dfa:	f7ff faed 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 7: ENTER OTP              \r\n");
 8001dfe:	480e      	ldr	r0, [pc, #56]	@ (8001e38 <State_EnterOTP+0x44>)
 8001e00:	f7ff faea 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001e04:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <State_EnterOTP+0x48>)
 8001e06:	f7ff fae7 	bl	80013d8 <Debug_Printf>

    if (Get_Number_Input(session.otp, 6, "Enter 6-Dig OTP:")) {
 8001e0a:	4a0d      	ldr	r2, [pc, #52]	@ (8001e40 <State_EnterOTP+0x4c>)
 8001e0c:	2106      	movs	r1, #6
 8001e0e:	480d      	ldr	r0, [pc, #52]	@ (8001e44 <State_EnterOTP+0x50>)
 8001e10:	f7ff fbbc 	bl	800158c <Get_Number_Input>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <State_EnterOTP+0x36>
        Debug_Printf("OTP Entered: %s\r\n", session.otp);
 8001e1a:	490a      	ldr	r1, [pc, #40]	@ (8001e44 <State_EnterOTP+0x50>)
 8001e1c:	480a      	ldr	r0, [pc, #40]	@ (8001e48 <State_EnterOTP+0x54>)
 8001e1e:	f7ff fadb 	bl	80013d8 <Debug_Printf>
        session.state = STATE_VERIFY_OTP;
 8001e22:	4b0a      	ldr	r3, [pc, #40]	@ (8001e4c <State_EnterOTP+0x58>)
 8001e24:	2207      	movs	r2, #7
 8001e26:	701a      	strb	r2, [r3, #0]
    } else {
        Show_Error("Invalid OTP!");
    }
}
 8001e28:	e002      	b.n	8001e30 <State_EnterOTP+0x3c>
        Show_Error("Invalid OTP!");
 8001e2a:	4809      	ldr	r0, [pc, #36]	@ (8001e50 <State_EnterOTP+0x5c>)
 8001e2c:	f7ff fd7a 	bl	8001924 <Show_Error>
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	08009610 	.word	0x08009610
 8001e38:	08009aa4 	.word	0x08009aa4
 8001e3c:	080096b4 	.word	0x080096b4
 8001e40:	08009ad0 	.word	0x08009ad0
 8001e44:	2000215a 	.word	0x2000215a
 8001e48:	08009ae4 	.word	0x08009ae4
 8001e4c:	20001294 	.word	0x20001294
 8001e50:	08009af8 	.word	0x08009af8

08001e54 <State_VerifyOTP>:

/**
 * @brief STATE 8: Verify OTP
 */
void State_VerifyOTP(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001e5a:	483f      	ldr	r0, [pc, #252]	@ (8001f58 <State_VerifyOTP+0x104>)
 8001e5c:	f7ff fabc 	bl	80013d8 <Debug_Printf>
    Debug_Printf("  STEP 8: VERIFY OTP  \r\n");
 8001e60:	483e      	ldr	r0, [pc, #248]	@ (8001f5c <State_VerifyOTP+0x108>)
 8001e62:	f7ff fab9 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001e66:	483e      	ldr	r0, [pc, #248]	@ (8001f60 <State_VerifyOTP+0x10c>)
 8001e68:	f7ff fab6 	bl	80013d8 <Debug_Printf>

    Show_Loading("Verifying...");
 8001e6c:	483d      	ldr	r0, [pc, #244]	@ (8001f64 <State_VerifyOTP+0x110>)
 8001e6e:	f7ff fd39 	bl	80018e4 <Show_Loading>

    if (Backend_VerifyOTP()) {
 8001e72:	f001 f807 	bl	8002e84 <Backend_VerifyOTP>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d052      	beq.n	8001f22 <State_VerifyOTP+0xce>
        Debug_Printf("✅ OTP Verified!\r\n");
 8001e7c:	483a      	ldr	r0, [pc, #232]	@ (8001f68 <State_VerifyOTP+0x114>)
 8001e7e:	f7ff faab 	bl	80013d8 <Debug_Printf>
        Debug_Printf("   Auth Token: %.16s...\r\n", session.auth_token);
 8001e82:	493a      	ldr	r1, [pc, #232]	@ (8001f6c <State_VerifyOTP+0x118>)
 8001e84:	483a      	ldr	r0, [pc, #232]	@ (8001f70 <State_VerifyOTP+0x11c>)
 8001e86:	f7ff faa7 	bl	80013d8 <Debug_Printf>

        Show_Success("OTP Correct!");
 8001e8a:	483a      	ldr	r0, [pc, #232]	@ (8001f74 <State_VerifyOTP+0x120>)
 8001e8c:	f7ff fd6e 	bl	800196c <Show_Success>

        // ✅ IMPROVED: Fetch candidates from backend
        Debug_Printf("📋 Fetching candidates...\r\n");
 8001e90:	4839      	ldr	r0, [pc, #228]	@ (8001f78 <State_VerifyOTP+0x124>)
 8001e92:	f7ff faa1 	bl	80013d8 <Debug_Printf>
        Show_Loading("Loading...");
 8001e96:	4839      	ldr	r0, [pc, #228]	@ (8001f7c <State_VerifyOTP+0x128>)
 8001e98:	f7ff fd24 	bl	80018e4 <Show_Loading>

        if (Backend_GetCandidates()) {
 8001e9c:	f000 fabc 	bl	8002418 <Backend_GetCandidates>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d030      	beq.n	8001f08 <State_VerifyOTP+0xb4>
            Debug_Printf("✅ Got %d candidates:\r\n", session.candidate_count);
 8001ea6:	4b36      	ldr	r3, [pc, #216]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001ea8:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4835      	ldr	r0, [pc, #212]	@ (8001f84 <State_VerifyOTP+0x130>)
 8001eb0:	f7ff fa92 	bl	80013d8 <Debug_Printf>

            // ✅ NEW: Display parsed candidates for verification
            for (uint8_t i = 0; i < session.candidate_count; i++) {
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	71fb      	strb	r3, [r7, #7]
 8001eb8:	e01c      	b.n	8001ef4 <State_VerifyOTP+0xa0>
                Debug_Printf("   [%d] %s (%s)\r\n",
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	1c59      	adds	r1, r3, #1
                            i + 1,
                            session.candidates[i].name,
 8001ebe:	79fa      	ldrb	r2, [r7, #7]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4413      	add	r3, r2
 8001ec6:	015b      	lsls	r3, r3, #5
 8001ec8:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 8001ecc:	4a2c      	ldr	r2, [pc, #176]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001ece:	4413      	add	r3, r2
 8001ed0:	1d18      	adds	r0, r3, #4
                            session.candidates[i].party);
 8001ed2:	79fa      	ldrb	r2, [r7, #7]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	015b      	lsls	r3, r3, #5
 8001edc:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8001ee0:	4a27      	ldr	r2, [pc, #156]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001ee2:	4413      	add	r3, r2
 8001ee4:	3304      	adds	r3, #4
                Debug_Printf("   [%d] %s (%s)\r\n",
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	4827      	ldr	r0, [pc, #156]	@ (8001f88 <State_VerifyOTP+0x134>)
 8001eea:	f7ff fa75 	bl	80013d8 <Debug_Printf>
            for (uint8_t i = 0; i < session.candidate_count; i++) {
 8001eee:	79fb      	ldrb	r3, [r7, #7]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	71fb      	strb	r3, [r7, #7]
 8001ef4:	4b22      	ldr	r3, [pc, #136]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001ef6:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8001efa:	79fa      	ldrb	r2, [r7, #7]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d3dc      	bcc.n	8001eba <State_VerifyOTP+0x66>
            }

            session.state = STATE_SELECT_CANDIDATE;
 8001f00:	4b1f      	ldr	r3, [pc, #124]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001f02:	2208      	movs	r2, #8
 8001f04:	701a      	strb	r2, [r3, #0]
            Reset_Session();
        } else {
            session.state = STATE_ENTER_OTP;
        }
    }
}
 8001f06:	e022      	b.n	8001f4e <State_VerifyOTP+0xfa>
            Show_Error("No Candidates!");
 8001f08:	4820      	ldr	r0, [pc, #128]	@ (8001f8c <State_VerifyOTP+0x138>)
 8001f0a:	f7ff fd0b 	bl	8001924 <Show_Error>
            Debug_Printf("❌ Failed to fetch candidates\r\n");
 8001f0e:	4820      	ldr	r0, [pc, #128]	@ (8001f90 <State_VerifyOTP+0x13c>)
 8001f10:	f7ff fa62 	bl	80013d8 <Debug_Printf>
            HAL_Delay(2000);
 8001f14:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001f18:	f002 ff9e 	bl	8004e58 <HAL_Delay>
            Reset_Session();
 8001f1c:	f7ff fb1e 	bl	800155c <Reset_Session>
}
 8001f20:	e015      	b.n	8001f4e <State_VerifyOTP+0xfa>
        Show_Error("Wrong OTP!");
 8001f22:	481c      	ldr	r0, [pc, #112]	@ (8001f94 <State_VerifyOTP+0x140>)
 8001f24:	f7ff fcfe 	bl	8001924 <Show_Error>
        session.retry_count++;
 8001f28:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001f2a:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001f2e:	3301      	adds	r3, #1
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	4b13      	ldr	r3, [pc, #76]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001f34:	f883 2f90 	strb.w	r2, [r3, #3984]	@ 0xf90
        if (session.retry_count > 3) {
 8001f38:	4b11      	ldr	r3, [pc, #68]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001f3a:	f893 3f90 	ldrb.w	r3, [r3, #3984]	@ 0xf90
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d902      	bls.n	8001f48 <State_VerifyOTP+0xf4>
            Reset_Session();
 8001f42:	f7ff fb0b 	bl	800155c <Reset_Session>
}
 8001f46:	e002      	b.n	8001f4e <State_VerifyOTP+0xfa>
            session.state = STATE_ENTER_OTP;
 8001f48:	4b0d      	ldr	r3, [pc, #52]	@ (8001f80 <State_VerifyOTP+0x12c>)
 8001f4a:	2206      	movs	r2, #6
 8001f4c:	701a      	strb	r2, [r3, #0]
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	08009610 	.word	0x08009610
 8001f5c:	08009b08 	.word	0x08009b08
 8001f60:	080096b4 	.word	0x080096b4
 8001f64:	080099bc 	.word	0x080099bc
 8001f68:	08009b24 	.word	0x08009b24
 8001f6c:	20001df4 	.word	0x20001df4
 8001f70:	08009b38 	.word	0x08009b38
 8001f74:	08009b54 	.word	0x08009b54
 8001f78:	08009b64 	.word	0x08009b64
 8001f7c:	080095c0 	.word	0x080095c0
 8001f80:	20001294 	.word	0x20001294
 8001f84:	08009b84 	.word	0x08009b84
 8001f88:	08009ba0 	.word	0x08009ba0
 8001f8c:	08009bb4 	.word	0x08009bb4
 8001f90:	08009bc4 	.word	0x08009bc4
 8001f94:	08009be8 	.word	0x08009be8

08001f98 <State_SelectCandidate>:

/**
 * @brief STATE 9: Select Candidate
 */
void State_SelectCandidate(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8001f9e:	af02      	add	r7, sp, #8
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8001fa0:	4840      	ldr	r0, [pc, #256]	@ (80020a4 <State_SelectCandidate+0x10c>)
 8001fa2:	f7ff fa19 	bl	80013d8 <Debug_Printf>
    Debug_Printf("  STEP 9: SELECT CANDIDATE  \r\n");
 8001fa6:	4840      	ldr	r0, [pc, #256]	@ (80020a8 <State_SelectCandidate+0x110>)
 8001fa8:	f7ff fa16 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8001fac:	483f      	ldr	r0, [pc, #252]	@ (80020ac <State_SelectCandidate+0x114>)
 8001fae:	f7ff fa13 	bl	80013d8 <Debug_Printf>

    // ✅ FIX: Declare as non-static and initialize with zeros
    char candidate_names[10][64];
    memset(candidate_names, 0, sizeof(candidate_names));
 8001fb2:	1d3b      	adds	r3, r7, #4
 8001fb4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8001fb8:	2100      	movs	r1, #0
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f006 fc4a 	bl	8008854 <memset>

    // Build display strings (Name - Party)
    for (uint8_t i = 0; i < session.candidate_count && i < 10; i++) {
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f887 3287 	strb.w	r3, [r7, #647]	@ 0x287
 8001fc6:	e030      	b.n	800202a <State_SelectCandidate+0x92>
        snprintf(candidate_names[i], 64, "%s - %s",
 8001fc8:	f897 3287 	ldrb.w	r3, [r7, #647]	@ 0x287
 8001fcc:	1d3a      	adds	r2, r7, #4
 8001fce:	019b      	lsls	r3, r3, #6
 8001fd0:	18d0      	adds	r0, r2, r3
                 session.candidates[i].name,
 8001fd2:	f897 2287 	ldrb.w	r2, [r7, #647]	@ 0x287
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	4413      	add	r3, r2
 8001fdc:	015b      	lsls	r3, r3, #5
 8001fde:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 8001fe2:	4a33      	ldr	r2, [pc, #204]	@ (80020b0 <State_SelectCandidate+0x118>)
 8001fe4:	4413      	add	r3, r2
 8001fe6:	1d19      	adds	r1, r3, #4
                 session.candidates[i].party);
 8001fe8:	f897 2287 	ldrb.w	r2, [r7, #647]	@ 0x287
 8001fec:	4613      	mov	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	015b      	lsls	r3, r3, #5
 8001ff4:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8001ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80020b0 <State_SelectCandidate+0x118>)
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3304      	adds	r3, #4
        snprintf(candidate_names[i], 64, "%s - %s",
 8001ffe:	9300      	str	r3, [sp, #0]
 8002000:	460b      	mov	r3, r1
 8002002:	4a2c      	ldr	r2, [pc, #176]	@ (80020b4 <State_SelectCandidate+0x11c>)
 8002004:	2140      	movs	r1, #64	@ 0x40
 8002006:	f006 fb91 	bl	800872c <sniprintf>

        Debug_Printf("  Display[%d]: %s\r\n", i, candidate_names[i]);
 800200a:	f897 1287 	ldrb.w	r1, [r7, #647]	@ 0x287
 800200e:	f897 3287 	ldrb.w	r3, [r7, #647]	@ 0x287
 8002012:	1d3a      	adds	r2, r7, #4
 8002014:	019b      	lsls	r3, r3, #6
 8002016:	4413      	add	r3, r2
 8002018:	461a      	mov	r2, r3
 800201a:	4827      	ldr	r0, [pc, #156]	@ (80020b8 <State_SelectCandidate+0x120>)
 800201c:	f7ff f9dc 	bl	80013d8 <Debug_Printf>
    for (uint8_t i = 0; i < session.candidate_count && i < 10; i++) {
 8002020:	f897 3287 	ldrb.w	r3, [r7, #647]	@ 0x287
 8002024:	3301      	adds	r3, #1
 8002026:	f887 3287 	strb.w	r3, [r7, #647]	@ 0x287
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <State_SelectCandidate+0x118>)
 800202c:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002030:	f897 2287 	ldrb.w	r2, [r7, #647]	@ 0x287
 8002034:	429a      	cmp	r2, r3
 8002036:	d203      	bcs.n	8002040 <State_SelectCandidate+0xa8>
 8002038:	f897 3287 	ldrb.w	r3, [r7, #647]	@ 0x287
 800203c:	2b09      	cmp	r3, #9
 800203e:	d9c3      	bls.n	8001fc8 <State_SelectCandidate+0x30>
    }

    uint8_t result = Show_Scrolling_List(candidate_names, session.candidate_count, "Vote For:");
 8002040:	4b1b      	ldr	r3, [pc, #108]	@ (80020b0 <State_SelectCandidate+0x118>)
 8002042:	f893 1ec4 	ldrb.w	r1, [r3, #3780]	@ 0xec4
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	4a1c      	ldr	r2, [pc, #112]	@ (80020bc <State_SelectCandidate+0x124>)
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fba2 	bl	8001794 <Show_Scrolling_List>
 8002050:	4603      	mov	r3, r0
 8002052:	f887 3286 	strb.w	r3, [r7, #646]	@ 0x286

    if (result == 255) {
 8002056:	f897 3286 	ldrb.w	r3, [r7, #646]	@ 0x286
 800205a:	2bff      	cmp	r3, #255	@ 0xff
 800205c:	d106      	bne.n	800206c <State_SelectCandidate+0xd4>
        // Back pressed
        Debug_Printf("❌ User went back\r\n");
 800205e:	4818      	ldr	r0, [pc, #96]	@ (80020c0 <State_SelectCandidate+0x128>)
 8002060:	f7ff f9ba 	bl	80013d8 <Debug_Printf>
        session.state = STATE_ENTER_OTP;
 8002064:	4b12      	ldr	r3, [pc, #72]	@ (80020b0 <State_SelectCandidate+0x118>)
 8002066:	2206      	movs	r2, #6
 8002068:	701a      	strb	r2, [r3, #0]
 800206a:	e016      	b.n	800209a <State_SelectCandidate+0x102>
        return;
    }

    session.selected_candidate_idx = result;
 800206c:	4a10      	ldr	r2, [pc, #64]	@ (80020b0 <State_SelectCandidate+0x118>)
 800206e:	f897 3286 	ldrb.w	r3, [r7, #646]	@ 0x286
 8002072:	f882 3ec5 	strb.w	r3, [r2, #3781]	@ 0xec5
    Debug_Printf("✅ Selected: %s\r\n", session.candidates[result].name);
 8002076:	f897 2286 	ldrb.w	r2, [r7, #646]	@ 0x286
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	015b      	lsls	r3, r3, #5
 8002082:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 8002086:	4a0a      	ldr	r2, [pc, #40]	@ (80020b0 <State_SelectCandidate+0x118>)
 8002088:	4413      	add	r3, r2
 800208a:	3304      	adds	r3, #4
 800208c:	4619      	mov	r1, r3
 800208e:	480d      	ldr	r0, [pc, #52]	@ (80020c4 <State_SelectCandidate+0x12c>)
 8002090:	f7ff f9a2 	bl	80013d8 <Debug_Printf>

    session.state = STATE_CONFIRM_VOTE;
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <State_SelectCandidate+0x118>)
 8002096:	2209      	movs	r2, #9
 8002098:	701a      	strb	r2, [r3, #0]
}
 800209a:	f507 7722 	add.w	r7, r7, #648	@ 0x288
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	08009610 	.word	0x08009610
 80020a8:	08009bf4 	.word	0x08009bf4
 80020ac:	080096b4 	.word	0x080096b4
 80020b0:	20001294 	.word	0x20001294
 80020b4:	08009c14 	.word	0x08009c14
 80020b8:	08009c1c 	.word	0x08009c1c
 80020bc:	08009c30 	.word	0x08009c30
 80020c0:	08009c3c 	.word	0x08009c3c
 80020c4:	0800976c 	.word	0x0800976c

080020c8 <Backend_VerifyIdentity>:
/**
 * @brief Upload scanned fingerprint template to backend for matching (CHUNKED)
 * @retval true if match found
 */
bool Backend_VerifyIdentity(void)
{
 80020c8:	b590      	push	{r4, r7, lr}
 80020ca:	f2ad 4d7c 	subw	sp, sp, #1148	@ 0x47c
 80020ce:	af04      	add	r7, sp, #16
    static HTTP_Response response;

    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 80020d0:	48ad      	ldr	r0, [pc, #692]	@ (8002388 <Backend_VerifyIdentity+0x2c0>)
 80020d2:	f7ff f981 	bl	80013d8 <Debug_Printf>
    Debug_Printf("  BACKEND TEMPLATE MATCHING  \r\n");
 80020d6:	48ad      	ldr	r0, [pc, #692]	@ (800238c <Backend_VerifyIdentity+0x2c4>)
 80020d8:	f7ff f97e 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 80020dc:	48ac      	ldr	r0, [pc, #688]	@ (8002390 <Backend_VerifyIdentity+0x2c8>)
 80020de:	f7ff f97b 	bl	80013d8 <Debug_Printf>

    // Convert scanned template to hex string
    char template_hex[1025];
    for (int i = 0; i < 512; i++) {
 80020e2:	2300      	movs	r3, #0
 80020e4:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
 80020e8:	e015      	b.n	8002116 <Backend_VerifyIdentity+0x4e>
        sprintf(&template_hex[i * 2], "%02X", session.fingerprint_template[i]);
 80020ea:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80020f4:	18d0      	adds	r0, r2, r3
 80020f6:	4aa7      	ldr	r2, [pc, #668]	@ (8002394 <Backend_VerifyIdentity+0x2cc>)
 80020f8:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80020fc:	4413      	add	r3, r2
 80020fe:	f503 630e 	add.w	r3, r3, #2272	@ 0x8e0
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	49a4      	ldr	r1, [pc, #656]	@ (8002398 <Backend_VerifyIdentity+0x2d0>)
 8002108:	f006 fb46 	bl	8008798 <siprintf>
    for (int i = 0; i < 512; i++) {
 800210c:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 8002110:	3301      	adds	r3, #1
 8002112:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
 8002116:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 800211a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800211e:	dbe4      	blt.n	80020ea <Backend_VerifyIdentity+0x22>
    }
    template_hex[1024] = '\0';
 8002120:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 8002124:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 8002128:	2200      	movs	r2, #0
 800212a:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400

    Debug_Printf("✅ Template converted to hex\r\n");
 800212e:	489b      	ldr	r0, [pc, #620]	@ (800239c <Backend_VerifyIdentity+0x2d4>)
 8002130:	f7ff f952 	bl	80013d8 <Debug_Printf>

    // Generate unique chunk ID
    char chunk_id[64];
    sprintf(chunk_id, "%s_%s_%lu", session.aadhaar, session.voter_id, HAL_GetTick());
 8002134:	f002 fe84 	bl	8004e40 <HAL_GetTick>
 8002138:	4603      	mov	r3, r0
 800213a:	1d38      	adds	r0, r7, #4
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	4b98      	ldr	r3, [pc, #608]	@ (80023a0 <Backend_VerifyIdentity+0x2d8>)
 8002140:	4a98      	ldr	r2, [pc, #608]	@ (80023a4 <Backend_VerifyIdentity+0x2dc>)
 8002142:	4999      	ldr	r1, [pc, #612]	@ (80023a8 <Backend_VerifyIdentity+0x2e0>)
 8002144:	f006 fb28 	bl	8008798 <siprintf>

    // Upload in 4 chunks (256 chars each = 128 bytes)
    Debug_Printf("📤 Uploading template in 4 chunks...\r\n");
 8002148:	4898      	ldr	r0, [pc, #608]	@ (80023ac <Backend_VerifyIdentity+0x2e4>)
 800214a:	f7ff f945 	bl	80013d8 <Debug_Printf>

    for (int chunk = 0; chunk < 4; chunk++) {
 800214e:	2300      	movs	r3, #0
 8002150:	f8c7 3460 	str.w	r3, [r7, #1120]	@ 0x460
 8002154:	e052      	b.n	80021fc <Backend_VerifyIdentity+0x134>
                 "{\"aadhaar\":\"%s\",\"voterId\":\"%s\",\"chunkId\":\"%s\",\"chunkNum\":%d,\"chunkData\":\"%.256s\"}",
                 session.aadhaar,
                 session.voter_id,
                 chunk_id,
                 chunk,
                 &template_hex[chunk * 256]);
 8002156:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 800215a:	021b      	lsls	r3, r3, #8
        snprintf(json_buffer, sizeof(json_buffer),
 800215c:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8002160:	4413      	add	r3, r2
 8002162:	9303      	str	r3, [sp, #12]
 8002164:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 8002168:	9302      	str	r3, [sp, #8]
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	9301      	str	r3, [sp, #4]
 800216e:	4b8c      	ldr	r3, [pc, #560]	@ (80023a0 <Backend_VerifyIdentity+0x2d8>)
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	4b8c      	ldr	r3, [pc, #560]	@ (80023a4 <Backend_VerifyIdentity+0x2dc>)
 8002174:	4a8e      	ldr	r2, [pc, #568]	@ (80023b0 <Backend_VerifyIdentity+0x2e8>)
 8002176:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800217a:	488e      	ldr	r0, [pc, #568]	@ (80023b4 <Backend_VerifyIdentity+0x2ec>)
 800217c:	f006 fad6 	bl	800872c <sniprintf>

        Debug_Printf("  Chunk %d/4... (%d bytes)\r\n", chunk + 1, strlen(json_buffer));
 8002180:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 8002184:	1c5c      	adds	r4, r3, #1
 8002186:	488b      	ldr	r0, [pc, #556]	@ (80023b4 <Backend_VerifyIdentity+0x2ec>)
 8002188:	f7fe f822 	bl	80001d0 <strlen>
 800218c:	4603      	mov	r3, r0
 800218e:	461a      	mov	r2, r3
 8002190:	4621      	mov	r1, r4
 8002192:	4889      	ldr	r0, [pc, #548]	@ (80023b8 <Backend_VerifyIdentity+0x2f0>)
 8002194:	f7ff f920 	bl	80013d8 <Debug_Printf>

        if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT,
 8002198:	4b88      	ldr	r3, [pc, #544]	@ (80023bc <Backend_VerifyIdentity+0x2f4>)
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	4b85      	ldr	r3, [pc, #532]	@ (80023b4 <Backend_VerifyIdentity+0x2ec>)
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	4b87      	ldr	r3, [pc, #540]	@ (80023c0 <Backend_VerifyIdentity+0x2f8>)
 80021a2:	f240 12bb 	movw	r2, #443	@ 0x1bb
 80021a6:	4987      	ldr	r1, [pc, #540]	@ (80023c4 <Backend_VerifyIdentity+0x2fc>)
 80021a8:	4887      	ldr	r0, [pc, #540]	@ (80023c8 <Backend_VerifyIdentity+0x300>)
 80021aa:	f7fe fdfb 	bl	8000da4 <ESP32_HTTP_POST>
 80021ae:	4603      	mov	r3, r0
 80021b0:	f083 0301 	eor.w	r3, r3, #1
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d008      	beq.n	80021cc <Backend_VerifyIdentity+0x104>
                             "/api/v1/terminal/upload-template-chunk",
                             json_buffer, &response)) {
            Debug_Printf("❌ Chunk %d upload failed!\r\n", chunk + 1);
 80021ba:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 80021be:	3301      	adds	r3, #1
 80021c0:	4619      	mov	r1, r3
 80021c2:	4882      	ldr	r0, [pc, #520]	@ (80023cc <Backend_VerifyIdentity+0x304>)
 80021c4:	f7ff f908 	bl	80013d8 <Debug_Printf>
            return false;
 80021c8:	2300      	movs	r3, #0
 80021ca:	e0d7      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
        }

        if (!response.success) {
 80021cc:	4b7b      	ldr	r3, [pc, #492]	@ (80023bc <Backend_VerifyIdentity+0x2f4>)
 80021ce:	789b      	ldrb	r3, [r3, #2]
 80021d0:	f083 0301 	eor.w	r3, r3, #1
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d008      	beq.n	80021ec <Backend_VerifyIdentity+0x124>
            Debug_Printf("❌ Chunk %d rejected!\r\n", chunk + 1);
 80021da:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 80021de:	3301      	adds	r3, #1
 80021e0:	4619      	mov	r1, r3
 80021e2:	487b      	ldr	r0, [pc, #492]	@ (80023d0 <Backend_VerifyIdentity+0x308>)
 80021e4:	f7ff f8f8 	bl	80013d8 <Debug_Printf>
            return false;
 80021e8:	2300      	movs	r3, #0
 80021ea:	e0c7      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
        }

        HAL_Delay(100);
 80021ec:	2064      	movs	r0, #100	@ 0x64
 80021ee:	f002 fe33 	bl	8004e58 <HAL_Delay>
    for (int chunk = 0; chunk < 4; chunk++) {
 80021f2:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 80021f6:	3301      	adds	r3, #1
 80021f8:	f8c7 3460 	str.w	r3, [r7, #1120]	@ 0x460
 80021fc:	f8d7 3460 	ldr.w	r3, [r7, #1120]	@ 0x460
 8002200:	2b03      	cmp	r3, #3
 8002202:	dda8      	ble.n	8002156 <Backend_VerifyIdentity+0x8e>
    }

    Debug_Printf("✅ All chunks uploaded!\r\n");
 8002204:	4873      	ldr	r0, [pc, #460]	@ (80023d4 <Backend_VerifyIdentity+0x30c>)
 8002206:	f7ff f8e7 	bl	80013d8 <Debug_Printf>

    // Request backend to match
    snprintf(json_buffer, sizeof(json_buffer),
 800220a:	1d3b      	adds	r3, r7, #4
 800220c:	9301      	str	r3, [sp, #4]
 800220e:	4b64      	ldr	r3, [pc, #400]	@ (80023a0 <Backend_VerifyIdentity+0x2d8>)
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	4b64      	ldr	r3, [pc, #400]	@ (80023a4 <Backend_VerifyIdentity+0x2dc>)
 8002214:	4a70      	ldr	r2, [pc, #448]	@ (80023d8 <Backend_VerifyIdentity+0x310>)
 8002216:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800221a:	4866      	ldr	r0, [pc, #408]	@ (80023b4 <Backend_VerifyIdentity+0x2ec>)
 800221c:	f006 fa86 	bl	800872c <sniprintf>
             "{\"aadhaar\":\"%s\",\"voterId\":\"%s\",\"chunkId\":\"%s\"}",
             session.aadhaar, session.voter_id, chunk_id);

    Debug_Printf("🔍 Requesting backend matching...\r\n");
 8002220:	486e      	ldr	r0, [pc, #440]	@ (80023dc <Backend_VerifyIdentity+0x314>)
 8002222:	f7ff f8d9 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT,
 8002226:	4b65      	ldr	r3, [pc, #404]	@ (80023bc <Backend_VerifyIdentity+0x2f4>)
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	4b62      	ldr	r3, [pc, #392]	@ (80023b4 <Backend_VerifyIdentity+0x2ec>)
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	4b6c      	ldr	r3, [pc, #432]	@ (80023e0 <Backend_VerifyIdentity+0x318>)
 8002230:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8002234:	4963      	ldr	r1, [pc, #396]	@ (80023c4 <Backend_VerifyIdentity+0x2fc>)
 8002236:	4864      	ldr	r0, [pc, #400]	@ (80023c8 <Backend_VerifyIdentity+0x300>)
 8002238:	f7fe fdb4 	bl	8000da4 <ESP32_HTTP_POST>
 800223c:	4603      	mov	r3, r0
 800223e:	f083 0301 	eor.w	r3, r3, #1
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d004      	beq.n	8002252 <Backend_VerifyIdentity+0x18a>
                         "/api/v1/terminal/match-fingerprint",
                         json_buffer, &response)) {
        Debug_Printf("❌ Match request failed!\r\n");
 8002248:	4866      	ldr	r0, [pc, #408]	@ (80023e4 <Backend_VerifyIdentity+0x31c>)
 800224a:	f7ff f8c5 	bl	80013d8 <Debug_Printf>
        return false;
 800224e:	2300      	movs	r3, #0
 8002250:	e094      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
    }

    if (!response.success) {
 8002252:	4b5a      	ldr	r3, [pc, #360]	@ (80023bc <Backend_VerifyIdentity+0x2f4>)
 8002254:	789b      	ldrb	r3, [r3, #2]
 8002256:	f083 0301 	eor.w	r3, r3, #1
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	d007      	beq.n	8002270 <Backend_VerifyIdentity+0x1a8>
        Debug_Printf("❌ HTTP %d\r\n", response.status_code);
 8002260:	4b56      	ldr	r3, [pc, #344]	@ (80023bc <Backend_VerifyIdentity+0x2f4>)
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	4619      	mov	r1, r3
 8002266:	4860      	ldr	r0, [pc, #384]	@ (80023e8 <Backend_VerifyIdentity+0x320>)
 8002268:	f7ff f8b6 	bl	80013d8 <Debug_Printf>
        return false;
 800226c:	2300      	movs	r3, #0
 800226e:	e085      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
    }

    // Parse match result
    char *matched_marker = strstr(response.body, "\"matched\":");
 8002270:	495e      	ldr	r1, [pc, #376]	@ (80023ec <Backend_VerifyIdentity+0x324>)
 8002272:	485f      	ldr	r0, [pc, #380]	@ (80023f0 <Backend_VerifyIdentity+0x328>)
 8002274:	f006 fb28 	bl	80088c8 <strstr>
 8002278:	f8c7 045c 	str.w	r0, [r7, #1116]	@ 0x45c
    if (!matched_marker) {
 800227c:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8002280:	2b00      	cmp	r3, #0
 8002282:	d104      	bne.n	800228e <Backend_VerifyIdentity+0x1c6>
        Debug_Printf("❌ Invalid response\r\n");
 8002284:	485b      	ldr	r0, [pc, #364]	@ (80023f4 <Backend_VerifyIdentity+0x32c>)
 8002286:	f7ff f8a7 	bl	80013d8 <Debug_Printf>
        return false;
 800228a:	2300      	movs	r3, #0
 800228c:	e076      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
    }

    bool matched = (strstr(matched_marker, "true") != NULL);
 800228e:	495a      	ldr	r1, [pc, #360]	@ (80023f8 <Backend_VerifyIdentity+0x330>)
 8002290:	f8d7 045c 	ldr.w	r0, [r7, #1116]	@ 0x45c
 8002294:	f006 fb18 	bl	80088c8 <strstr>
 8002298:	4603      	mov	r3, r0
 800229a:	2b00      	cmp	r3, #0
 800229c:	bf14      	ite	ne
 800229e:	2301      	movne	r3, #1
 80022a0:	2300      	moveq	r3, #0
 80022a2:	f887 345b 	strb.w	r3, [r7, #1115]	@ 0x45b

    if (!matched) {
 80022a6:	f897 345b 	ldrb.w	r3, [r7, #1115]	@ 0x45b
 80022aa:	f083 0301 	eor.w	r3, r3, #1
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d004      	beq.n	80022be <Backend_VerifyIdentity+0x1f6>
        Debug_Printf("❌ No match found\r\n");
 80022b4:	4851      	ldr	r0, [pc, #324]	@ (80023fc <Backend_VerifyIdentity+0x334>)
 80022b6:	f7ff f88f 	bl	80013d8 <Debug_Printf>
        return false;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e05e      	b.n	800237c <Backend_VerifyIdentity+0x2b4>
    }

    // Extract match score
    char *score_marker = strstr(response.body, "\"score\":");
 80022be:	4950      	ldr	r1, [pc, #320]	@ (8002400 <Backend_VerifyIdentity+0x338>)
 80022c0:	484b      	ldr	r0, [pc, #300]	@ (80023f0 <Backend_VerifyIdentity+0x328>)
 80022c2:	f006 fb01 	bl	80088c8 <strstr>
 80022c6:	f8c7 0454 	str.w	r0, [r7, #1108]	@ 0x454
    if (score_marker) {
 80022ca:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d014      	beq.n	80022fc <Backend_VerifyIdentity+0x234>
        score_marker += 8;
 80022d2:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 80022d6:	3308      	adds	r3, #8
 80022d8:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
        session.match_score = (uint16_t)atoi(score_marker);
 80022dc:	f8d7 0454 	ldr.w	r0, [r7, #1108]	@ 0x454
 80022e0:	f006 f99c 	bl	800861c <atoi>
 80022e4:	4603      	mov	r3, r0
 80022e6:	b29a      	uxth	r2, r3
 80022e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002394 <Backend_VerifyIdentity+0x2cc>)
 80022ea:	f8a3 2ba2 	strh.w	r2, [r3, #2978]	@ 0xba2
        Debug_Printf("📊 Match Score: %d%%\r\n", session.match_score);
 80022ee:	4b29      	ldr	r3, [pc, #164]	@ (8002394 <Backend_VerifyIdentity+0x2cc>)
 80022f0:	f8b3 3ba2 	ldrh.w	r3, [r3, #2978]	@ 0xba2
 80022f4:	4619      	mov	r1, r3
 80022f6:	4843      	ldr	r0, [pc, #268]	@ (8002404 <Backend_VerifyIdentity+0x33c>)
 80022f8:	f7ff f86e 	bl	80013d8 <Debug_Printf>
    }

    // Extract voter info
    char *name_marker = strstr(response.body, "\"name\":\"");
 80022fc:	4942      	ldr	r1, [pc, #264]	@ (8002408 <Backend_VerifyIdentity+0x340>)
 80022fe:	483c      	ldr	r0, [pc, #240]	@ (80023f0 <Backend_VerifyIdentity+0x328>)
 8002300:	f006 fae2 	bl	80088c8 <strstr>
 8002304:	f8c7 0450 	str.w	r0, [r7, #1104]	@ 0x450
    if (name_marker) {
 8002308:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 800230c:	2b00      	cmp	r3, #0
 800230e:	d029      	beq.n	8002364 <Backend_VerifyIdentity+0x29c>
        name_marker += 8;
 8002310:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8002314:	3308      	adds	r3, #8
 8002316:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
        char *name_end = strchr(name_marker, '\"');
 800231a:	2122      	movs	r1, #34	@ 0x22
 800231c:	f8d7 0450 	ldr.w	r0, [r7, #1104]	@ 0x450
 8002320:	f006 faa0 	bl	8008864 <strchr>
 8002324:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
        if (name_end) {
 8002328:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 800232c:	2b00      	cmp	r3, #0
 800232e:	d019      	beq.n	8002364 <Backend_VerifyIdentity+0x29c>
            size_t name_len = name_end - name_marker;
 8002330:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8002334:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8002338:	1ad3      	subs	r3, r2, r3
 800233a:	f8c7 3448 	str.w	r3, [r7, #1096]	@ 0x448
            if (name_len < sizeof(session.voter_name)) {
 800233e:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 8002342:	2b3f      	cmp	r3, #63	@ 0x3f
 8002344:	d80e      	bhi.n	8002364 <Backend_VerifyIdentity+0x29c>
                strncpy(session.voter_name, name_marker, name_len);
 8002346:	f8d7 2448 	ldr.w	r2, [r7, #1096]	@ 0x448
 800234a:	f8d7 1450 	ldr.w	r1, [r7, #1104]	@ 0x450
 800234e:	482f      	ldr	r0, [pc, #188]	@ (800240c <Backend_VerifyIdentity+0x344>)
 8002350:	f006 faa7 	bl	80088a2 <strncpy>
                session.voter_name[name_len] = '\0';
 8002354:	4a0f      	ldr	r2, [pc, #60]	@ (8002394 <Backend_VerifyIdentity+0x2cc>)
 8002356:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800235a:	4413      	add	r3, r2
 800235c:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    Debug_Printf("✅ MATCH FOUND!\r\n");
 8002364:	482a      	ldr	r0, [pc, #168]	@ (8002410 <Backend_VerifyIdentity+0x348>)
 8002366:	f7ff f837 	bl	80013d8 <Debug_Printf>
    Debug_Printf("   Name: %s\r\n", session.voter_name);
 800236a:	4928      	ldr	r1, [pc, #160]	@ (800240c <Backend_VerifyIdentity+0x344>)
 800236c:	4829      	ldr	r0, [pc, #164]	@ (8002414 <Backend_VerifyIdentity+0x34c>)
 800236e:	f7ff f833 	bl	80013d8 <Debug_Printf>

    session.fingerprint_matched = true;
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <Backend_VerifyIdentity+0x2cc>)
 8002374:	2201      	movs	r2, #1
 8002376:	f883 2f8e 	strb.w	r2, [r3, #3982]	@ 0xf8e
    return true;
 800237a:	2301      	movs	r3, #1
}
 800237c:	4618      	mov	r0, r3
 800237e:	f207 476c 	addw	r7, r7, #1132	@ 0x46c
 8002382:	46bd      	mov	sp, r7
 8002384:	bd90      	pop	{r4, r7, pc}
 8002386:	bf00      	nop
 8002388:	08009610 	.word	0x08009610
 800238c:	08009c54 	.word	0x08009c54
 8002390:	080096b4 	.word	0x080096b4
 8002394:	20001294 	.word	0x20001294
 8002398:	08009c74 	.word	0x08009c74
 800239c:	08009c7c 	.word	0x08009c7c
 80023a0:	20001b64 	.word	0x20001b64
 80023a4:	20001b57 	.word	0x20001b57
 80023a8:	08009c9c 	.word	0x08009c9c
 80023ac:	08009ca8 	.word	0x08009ca8
 80023b0:	08009cd4 	.word	0x08009cd4
 80023b4:	20002228 	.word	0x20002228
 80023b8:	08009d28 	.word	0x08009d28
 80023bc:	200027a8 	.word	0x200027a8
 80023c0:	08009d48 	.word	0x08009d48
 80023c4:	08009d70 	.word	0x08009d70
 80023c8:	2000028c 	.word	0x2000028c
 80023cc:	08009db0 	.word	0x08009db0
 80023d0:	08009dd0 	.word	0x08009dd0
 80023d4:	08009dec 	.word	0x08009dec
 80023d8:	08009e08 	.word	0x08009e08
 80023dc:	08009e38 	.word	0x08009e38
 80023e0:	08009e60 	.word	0x08009e60
 80023e4:	08009e84 	.word	0x08009e84
 80023e8:	08009ea0 	.word	0x08009ea0
 80023ec:	08009eb0 	.word	0x08009eb0
 80023f0:	200027ab 	.word	0x200027ab
 80023f4:	08009ebc 	.word	0x08009ebc
 80023f8:	08009ed4 	.word	0x08009ed4
 80023fc:	08009edc 	.word	0x08009edc
 8002400:	08009ef4 	.word	0x08009ef4
 8002404:	08009f00 	.word	0x08009f00
 8002408:	08009f1c 	.word	0x08009f1c
 800240c:	20001d74 	.word	0x20001d74
 8002410:	08009f28 	.word	0x08009f28
 8002414:	080099e8 	.word	0x080099e8

08002418 <Backend_GetCandidates>:
/**
 * @brief Fetch candidates for selected election
 * Handles BOTH string arrays and object arrays
 */
bool Backend_GetCandidates(void)
{
 8002418:	b590      	push	{r4, r7, lr}
 800241a:	b091      	sub	sp, #68	@ 0x44
 800241c:	af02      	add	r7, sp, #8
    static HTTP_Response response;

    snprintf(json_buffer, sizeof(json_buffer),
             "{\"electionId\":\"%s\",\"authToken\":\"%s\"}",
             session.elections[session.selected_election_idx].id,
 800241e:	4b99      	ldr	r3, [pc, #612]	@ (8002684 <Backend_GetCandidates+0x26c>)
 8002420:	f893 38c2 	ldrb.w	r3, [r3, #2242]	@ 0x8c2
 8002424:	461a      	mov	r2, r3
 8002426:	4613      	mov	r3, r2
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	1a9b      	subs	r3, r3, r2
 800242c:	015b      	lsls	r3, r3, #5
 800242e:	4a95      	ldr	r2, [pc, #596]	@ (8002684 <Backend_GetCandidates+0x26c>)
 8002430:	4413      	add	r3, r2
 8002432:	3301      	adds	r3, #1
    snprintf(json_buffer, sizeof(json_buffer),
 8002434:	4a94      	ldr	r2, [pc, #592]	@ (8002688 <Backend_GetCandidates+0x270>)
 8002436:	9200      	str	r2, [sp, #0]
 8002438:	4a94      	ldr	r2, [pc, #592]	@ (800268c <Backend_GetCandidates+0x274>)
 800243a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800243e:	4894      	ldr	r0, [pc, #592]	@ (8002690 <Backend_GetCandidates+0x278>)
 8002440:	f006 f974 	bl	800872c <sniprintf>
             session.auth_token);

    Debug_Printf("📡 POST /api/v1/terminal/get-candidates\r\n");
 8002444:	4893      	ldr	r0, [pc, #588]	@ (8002694 <Backend_GetCandidates+0x27c>)
 8002446:	f7fe ffc7 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT,
 800244a:	4b93      	ldr	r3, [pc, #588]	@ (8002698 <Backend_GetCandidates+0x280>)
 800244c:	9301      	str	r3, [sp, #4]
 800244e:	4b90      	ldr	r3, [pc, #576]	@ (8002690 <Backend_GetCandidates+0x278>)
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	4b92      	ldr	r3, [pc, #584]	@ (800269c <Backend_GetCandidates+0x284>)
 8002454:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8002458:	4991      	ldr	r1, [pc, #580]	@ (80026a0 <Backend_GetCandidates+0x288>)
 800245a:	4892      	ldr	r0, [pc, #584]	@ (80026a4 <Backend_GetCandidates+0x28c>)
 800245c:	f7fe fca2 	bl	8000da4 <ESP32_HTTP_POST>
 8002460:	4603      	mov	r3, r0
 8002462:	f083 0301 	eor.w	r3, r3, #1
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d004      	beq.n	8002476 <Backend_GetCandidates+0x5e>
                         "/api/v1/terminal/get-candidates",
                         json_buffer, &response)) {
        Debug_Printf("❌ HTTP POST failed!\r\n");
 800246c:	488e      	ldr	r0, [pc, #568]	@ (80026a8 <Backend_GetCandidates+0x290>)
 800246e:	f7fe ffb3 	bl	80013d8 <Debug_Printf>
        return false;
 8002472:	2300      	movs	r3, #0
 8002474:	e21b      	b.n	80028ae <Backend_GetCandidates+0x496>
    }

    if (!response.success) {
 8002476:	4b88      	ldr	r3, [pc, #544]	@ (8002698 <Backend_GetCandidates+0x280>)
 8002478:	789b      	ldrb	r3, [r3, #2]
 800247a:	f083 0301 	eor.w	r3, r3, #1
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <Backend_GetCandidates+0x7c>
        Debug_Printf("❌ HTTP %d\r\n", response.status_code);
 8002484:	4b84      	ldr	r3, [pc, #528]	@ (8002698 <Backend_GetCandidates+0x280>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	4888      	ldr	r0, [pc, #544]	@ (80026ac <Backend_GetCandidates+0x294>)
 800248c:	f7fe ffa4 	bl	80013d8 <Debug_Printf>
        return false;
 8002490:	2300      	movs	r3, #0
 8002492:	e20c      	b.n	80028ae <Backend_GetCandidates+0x496>
    }

    Debug_Printf("📥 Response (%d bytes): %s\r\n", strlen(response.body), response.body);
 8002494:	4886      	ldr	r0, [pc, #536]	@ (80026b0 <Backend_GetCandidates+0x298>)
 8002496:	f7fd fe9b 	bl	80001d0 <strlen>
 800249a:	4603      	mov	r3, r0
 800249c:	4a84      	ldr	r2, [pc, #528]	@ (80026b0 <Backend_GetCandidates+0x298>)
 800249e:	4619      	mov	r1, r3
 80024a0:	4884      	ldr	r0, [pc, #528]	@ (80026b4 <Backend_GetCandidates+0x29c>)
 80024a2:	f7fe ff99 	bl	80013d8 <Debug_Printf>

    // ✅ RESET: Clear candidate array first
    memset(session.candidates, 0, sizeof(session.candidates));
 80024a6:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80024aa:	2100      	movs	r1, #0
 80024ac:	4882      	ldr	r0, [pc, #520]	@ (80026b8 <Backend_GetCandidates+0x2a0>)
 80024ae:	f006 f9d1 	bl	8008854 <memset>
    session.candidate_count = 0;
 80024b2:	4b74      	ldr	r3, [pc, #464]	@ (8002684 <Backend_GetCandidates+0x26c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2ec4 	strb.w	r2, [r3, #3780]	@ 0xec4

    // Find the "data" array
    char *data_array = strstr(response.body, "\"data\":[");
 80024ba:	4980      	ldr	r1, [pc, #512]	@ (80026bc <Backend_GetCandidates+0x2a4>)
 80024bc:	487c      	ldr	r0, [pc, #496]	@ (80026b0 <Backend_GetCandidates+0x298>)
 80024be:	f006 fa03 	bl	80088c8 <strstr>
 80024c2:	6338      	str	r0, [r7, #48]	@ 0x30
    if (!data_array) {
 80024c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d104      	bne.n	80024d4 <Backend_GetCandidates+0xbc>
        Debug_Printf("❌ No 'data' array found\r\n");
 80024ca:	487d      	ldr	r0, [pc, #500]	@ (80026c0 <Backend_GetCandidates+0x2a8>)
 80024cc:	f7fe ff84 	bl	80013d8 <Debug_Printf>
        return false;
 80024d0:	2300      	movs	r3, #0
 80024d2:	e1ec      	b.n	80028ae <Backend_GetCandidates+0x496>
    }

    char *search_pos = data_array + 8; // Skip past '"data":['
 80024d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024d6:	3308      	adds	r3, #8
 80024d8:	637b      	str	r3, [r7, #52]	@ 0x34
    Debug_Printf("🔍 Starting parse...\r\n");
 80024da:	487a      	ldr	r0, [pc, #488]	@ (80026c4 <Backend_GetCandidates+0x2ac>)
 80024dc:	f7fe ff7c 	bl	80013d8 <Debug_Printf>

    // Parse each candidate object (max 10)
    while (session.candidate_count < 10 && *search_pos != '\0') {
 80024e0:	e1c7      	b.n	8002872 <Backend_GetCandidates+0x45a>

        // Look for opening brace of next object
        char *obj_start = strchr(search_pos, '{');
 80024e2:	217b      	movs	r1, #123	@ 0x7b
 80024e4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80024e6:	f006 f9bd 	bl	8008864 <strchr>
 80024ea:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (!obj_start || (obj_start - search_pos) > 50) {
 80024ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d004      	beq.n	80024fc <Backend_GetCandidates+0xe4>
 80024f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b32      	cmp	r3, #50	@ 0x32
 80024fa:	dd07      	ble.n	800250c <Backend_GetCandidates+0xf4>
            Debug_Printf("⏹ No more candidates (count: %d)\r\n", session.candidate_count);
 80024fc:	4b61      	ldr	r3, [pc, #388]	@ (8002684 <Backend_GetCandidates+0x26c>)
 80024fe:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002502:	4619      	mov	r1, r3
 8002504:	4870      	ldr	r0, [pc, #448]	@ (80026c8 <Backend_GetCandidates+0x2b0>)
 8002506:	f7fe ff67 	bl	80013d8 <Debug_Printf>
            break;
 800250a:	e1be      	b.n	800288a <Backend_GetCandidates+0x472>
        }

        search_pos = obj_start + 1; // Move past '{'
 800250c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800250e:	3301      	adds	r3, #1
 8002510:	637b      	str	r3, [r7, #52]	@ 0x34

        // ✅ NEW: Look for "id" field (REQUIRED)
        char *id_marker = strstr(search_pos, "\"id\":\"");
 8002512:	496e      	ldr	r1, [pc, #440]	@ (80026cc <Backend_GetCandidates+0x2b4>)
 8002514:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002516:	f006 f9d7 	bl	80088c8 <strstr>
 800251a:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (!id_marker || (id_marker - search_pos) > 200) {
 800251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800251e:	2b00      	cmp	r3, #0
 8002520:	d004      	beq.n	800252c <Backend_GetCandidates+0x114>
 8002522:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2bc8      	cmp	r3, #200	@ 0xc8
 800252a:	dd0c      	ble.n	8002546 <Backend_GetCandidates+0x12e>
            // Skip this object if no id found
            char *closing = strchr(search_pos, '}');
 800252c:	217d      	movs	r1, #125	@ 0x7d
 800252e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002530:	f006 f998 	bl	8008864 <strchr>
 8002534:	6038      	str	r0, [r7, #0]
            if (closing) {
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	f000 8197 	beq.w	800286c <Backend_GetCandidates+0x454>
                search_pos = closing + 1;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	3301      	adds	r3, #1
 8002542:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            continue;
 8002544:	e192      	b.n	800286c <Backend_GetCandidates+0x454>
        }

        // Extract ID
        char *id_start = id_marker + 6;
 8002546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002548:	3306      	adds	r3, #6
 800254a:	627b      	str	r3, [r7, #36]	@ 0x24
        char *id_end = strchr(id_start, '\"');
 800254c:	2122      	movs	r1, #34	@ 0x22
 800254e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002550:	f006 f988 	bl	8008864 <strchr>
 8002554:	6238      	str	r0, [r7, #32]
        if (id_end && (id_end - id_start) > 0 && (id_end - id_start) < 32) {
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d038      	beq.n	80025ce <Backend_GetCandidates+0x1b6>
 800255c:	6a3a      	ldr	r2, [r7, #32]
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	dd33      	ble.n	80025ce <Backend_GetCandidates+0x1b6>
 8002566:	6a3a      	ldr	r2, [r7, #32]
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b1f      	cmp	r3, #31
 800256e:	dc2e      	bgt.n	80025ce <Backend_GetCandidates+0x1b6>
            strncpy(session.candidates[session.candidate_count].id, id_start, id_end - id_start);
 8002570:	4b44      	ldr	r3, [pc, #272]	@ (8002684 <Backend_GetCandidates+0x26c>)
 8002572:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002576:	461a      	mov	r2, r3
 8002578:	4613      	mov	r3, r2
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	015b      	lsls	r3, r3, #5
 8002580:	f503 633a 	add.w	r3, r3, #2976	@ 0xba0
 8002584:	4a3f      	ldr	r2, [pc, #252]	@ (8002684 <Backend_GetCandidates+0x26c>)
 8002586:	4413      	add	r3, r2
 8002588:	1d18      	adds	r0, r3, #4
 800258a:	6a3a      	ldr	r2, [r7, #32]
 800258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	461a      	mov	r2, r3
 8002592:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002594:	f006 f985 	bl	80088a2 <strncpy>
            session.candidates[session.candidate_count].id[id_end - id_start] = '\0';
 8002598:	4b3a      	ldr	r3, [pc, #232]	@ (8002684 <Backend_GetCandidates+0x26c>)
 800259a:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 800259e:	4618      	mov	r0, r3
 80025a0:	6a3a      	ldr	r2, [r7, #32]
 80025a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a4:	1ad2      	subs	r2, r2, r3
 80025a6:	4937      	ldr	r1, [pc, #220]	@ (8002684 <Backend_GetCandidates+0x26c>)
 80025a8:	4603      	mov	r3, r0
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4403      	add	r3, r0
 80025ae:	015b      	lsls	r3, r3, #5
 80025b0:	440b      	add	r3, r1
 80025b2:	4413      	add	r3, r2
 80025b4:	f603 33a4 	addw	r3, r3, #2980	@ 0xba4
 80025b8:	2200      	movs	r2, #0
 80025ba:	701a      	strb	r2, [r3, #0]
            search_pos = id_end ? id_end : search_pos + 50;
            continue;
        }

        // ✅ NEW: Look for "name" field (REQUIRED)
        char *name_marker = strstr(id_end, "\"name\":\"");
 80025bc:	4944      	ldr	r1, [pc, #272]	@ (80026d0 <Backend_GetCandidates+0x2b8>)
 80025be:	6a38      	ldr	r0, [r7, #32]
 80025c0:	f006 f982 	bl	80088c8 <strstr>
 80025c4:	61f8      	str	r0, [r7, #28]
        if (!name_marker || (name_marker - id_end) > 100) {
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00e      	beq.n	80025ea <Backend_GetCandidates+0x1d2>
 80025cc:	e008      	b.n	80025e0 <Backend_GetCandidates+0x1c8>
            search_pos = id_end ? id_end : search_pos + 50;
 80025ce:	6a3b      	ldr	r3, [r7, #32]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d102      	bne.n	80025da <Backend_GetCandidates+0x1c2>
 80025d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d6:	3332      	adds	r3, #50	@ 0x32
 80025d8:	e000      	b.n	80025dc <Backend_GetCandidates+0x1c4>
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	637b      	str	r3, [r7, #52]	@ 0x34
            continue;
 80025de:	e148      	b.n	8002872 <Backend_GetCandidates+0x45a>
        if (!name_marker || (name_marker - id_end) > 100) {
 80025e0:	69fa      	ldr	r2, [r7, #28]
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b64      	cmp	r3, #100	@ 0x64
 80025e8:	dd0f      	ble.n	800260a <Backend_GetCandidates+0x1f2>
            Debug_Printf("⚠️ No 'name' in object, skipping\r\n");
 80025ea:	483a      	ldr	r0, [pc, #232]	@ (80026d4 <Backend_GetCandidates+0x2bc>)
 80025ec:	f7fe fef4 	bl	80013d8 <Debug_Printf>
            search_pos = strchr(id_end, '}');
 80025f0:	217d      	movs	r1, #125	@ 0x7d
 80025f2:	6a38      	ldr	r0, [r7, #32]
 80025f4:	f006 f936 	bl	8008864 <strchr>
 80025f8:	6378      	str	r0, [r7, #52]	@ 0x34
            if (search_pos) search_pos++;
 80025fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8137 	beq.w	8002870 <Backend_GetCandidates+0x458>
 8002602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002604:	3301      	adds	r3, #1
 8002606:	637b      	str	r3, [r7, #52]	@ 0x34
            continue;
 8002608:	e132      	b.n	8002870 <Backend_GetCandidates+0x458>
        }

        // Extract Name
        char *name_start = name_marker + 8;
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3308      	adds	r3, #8
 800260e:	61bb      	str	r3, [r7, #24]
        char *name_end = strchr(name_start, '\"');
 8002610:	2122      	movs	r1, #34	@ 0x22
 8002612:	69b8      	ldr	r0, [r7, #24]
 8002614:	f006 f926 	bl	8008864 <strchr>
 8002618:	6178      	str	r0, [r7, #20]
        if (name_end && (name_end - name_start) > 0 && (name_end - name_start) < 64) {
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d05b      	beq.n	80026d8 <Backend_GetCandidates+0x2c0>
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b00      	cmp	r3, #0
 8002628:	dd56      	ble.n	80026d8 <Backend_GetCandidates+0x2c0>
 800262a:	697a      	ldr	r2, [r7, #20]
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b3f      	cmp	r3, #63	@ 0x3f
 8002632:	dc51      	bgt.n	80026d8 <Backend_GetCandidates+0x2c0>
            strncpy(session.candidates[session.candidate_count].name, name_start, name_end - name_start);
 8002634:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <Backend_GetCandidates+0x26c>)
 8002636:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 800263a:	461a      	mov	r2, r3
 800263c:	4613      	mov	r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4413      	add	r3, r2
 8002642:	015b      	lsls	r3, r3, #5
 8002644:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 8002648:	4a0e      	ldr	r2, [pc, #56]	@ (8002684 <Backend_GetCandidates+0x26c>)
 800264a:	4413      	add	r3, r2
 800264c:	1d18      	adds	r0, r3, #4
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	461a      	mov	r2, r3
 8002656:	69b9      	ldr	r1, [r7, #24]
 8002658:	f006 f923 	bl	80088a2 <strncpy>
            session.candidates[session.candidate_count].name[name_end - name_start] = '\0';
 800265c:	4b09      	ldr	r3, [pc, #36]	@ (8002684 <Backend_GetCandidates+0x26c>)
 800265e:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002662:	4618      	mov	r0, r3
 8002664:	697a      	ldr	r2, [r7, #20]
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	1ad2      	subs	r2, r2, r3
 800266a:	4906      	ldr	r1, [pc, #24]	@ (8002684 <Backend_GetCandidates+0x26c>)
 800266c:	4603      	mov	r3, r0
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4403      	add	r3, r0
 8002672:	015b      	lsls	r3, r3, #5
 8002674:	440b      	add	r3, r1
 8002676:	4413      	add	r3, r2
 8002678:	f603 33c4 	addw	r3, r3, #3012	@ 0xbc4
 800267c:	2200      	movs	r2, #0
 800267e:	701a      	strb	r2, [r3, #0]
 8002680:	e03d      	b.n	80026fe <Backend_GetCandidates+0x2e6>
 8002682:	bf00      	nop
 8002684:	20001294 	.word	0x20001294
 8002688:	20001df4 	.word	0x20001df4
 800268c:	08009f3c 	.word	0x08009f3c
 8002690:	20002228 	.word	0x20002228
 8002694:	08009f64 	.word	0x08009f64
 8002698:	200037b0 	.word	0x200037b0
 800269c:	08009f90 	.word	0x08009f90
 80026a0:	08009d70 	.word	0x08009d70
 80026a4:	2000028c 	.word	0x2000028c
 80026a8:	08009fb0 	.word	0x08009fb0
 80026ac:	08009ea0 	.word	0x08009ea0
 80026b0:	200037b3 	.word	0x200037b3
 80026b4:	08009fc8 	.word	0x08009fc8
 80026b8:	20001e38 	.word	0x20001e38
 80026bc:	08009fe8 	.word	0x08009fe8
 80026c0:	08009ff4 	.word	0x08009ff4
 80026c4:	0800a010 	.word	0x0800a010
 80026c8:	0800a02c 	.word	0x0800a02c
 80026cc:	0800a054 	.word	0x0800a054
 80026d0:	08009f1c 	.word	0x08009f1c
 80026d4:	0800a05c 	.word	0x0800a05c
        } else {
            strcpy(session.candidates[session.candidate_count].name, "Unknown");
 80026d8:	4b77      	ldr	r3, [pc, #476]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80026da:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 80026de:	461a      	mov	r2, r3
 80026e0:	4613      	mov	r3, r2
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	015b      	lsls	r3, r3, #5
 80026e8:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 80026ec:	4a72      	ldr	r2, [pc, #456]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80026ee:	4413      	add	r3, r2
 80026f0:	3304      	adds	r3, #4
 80026f2:	4972      	ldr	r1, [pc, #456]	@ (80028bc <Backend_GetCandidates+0x4a4>)
 80026f4:	461a      	mov	r2, r3
 80026f6:	460b      	mov	r3, r1
 80026f8:	cb03      	ldmia	r3!, {r0, r1}
 80026fa:	6010      	str	r0, [r2, #0]
 80026fc:	6051      	str	r1, [r2, #4]
        }

        // Extract Party (OPTIONAL)
        char *party_marker = strstr(name_end, "\"party\":\"");
 80026fe:	4970      	ldr	r1, [pc, #448]	@ (80028c0 <Backend_GetCandidates+0x4a8>)
 8002700:	6978      	ldr	r0, [r7, #20]
 8002702:	f006 f8e1 	bl	80088c8 <strstr>
 8002706:	6138      	str	r0, [r7, #16]
        if (party_marker && (party_marker - name_end) < 100) {
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d054      	beq.n	80027b8 <Backend_GetCandidates+0x3a0>
 800270e:	693a      	ldr	r2, [r7, #16]
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b63      	cmp	r3, #99	@ 0x63
 8002716:	dc4f      	bgt.n	80027b8 <Backend_GetCandidates+0x3a0>
            char *party_start = party_marker + 9;
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	3309      	adds	r3, #9
 800271c:	60fb      	str	r3, [r7, #12]
            char *party_end = strchr(party_start, '\"');
 800271e:	2122      	movs	r1, #34	@ 0x22
 8002720:	68f8      	ldr	r0, [r7, #12]
 8002722:	f006 f89f 	bl	8008864 <strchr>
 8002726:	60b8      	str	r0, [r7, #8]
            if (party_end && (party_end - party_start) < 64) {
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d02d      	beq.n	800278a <Backend_GetCandidates+0x372>
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b3f      	cmp	r3, #63	@ 0x3f
 8002736:	dc28      	bgt.n	800278a <Backend_GetCandidates+0x372>
                strncpy(session.candidates[session.candidate_count].party, party_start, party_end - party_start);
 8002738:	4b5f      	ldr	r3, [pc, #380]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 800273a:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 800273e:	461a      	mov	r2, r3
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	015b      	lsls	r3, r3, #5
 8002748:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800274c:	4a5a      	ldr	r2, [pc, #360]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 800274e:	4413      	add	r3, r2
 8002750:	1d18      	adds	r0, r3, #4
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	461a      	mov	r2, r3
 800275a:	68f9      	ldr	r1, [r7, #12]
 800275c:	f006 f8a1 	bl	80088a2 <strncpy>
                session.candidates[session.candidate_count].party[party_end - party_start] = '\0';
 8002760:	4b55      	ldr	r3, [pc, #340]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002762:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002766:	4618      	mov	r0, r3
 8002768:	68ba      	ldr	r2, [r7, #8]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1ad2      	subs	r2, r2, r3
 800276e:	4952      	ldr	r1, [pc, #328]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002770:	4603      	mov	r3, r0
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4403      	add	r3, r0
 8002776:	015b      	lsls	r3, r3, #5
 8002778:	440b      	add	r3, r1
 800277a:	4413      	add	r3, r2
 800277c:	f603 4304 	addw	r3, r3, #3076	@ 0xc04
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
                search_pos = party_end;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	637b      	str	r3, [r7, #52]	@ 0x34
        if (party_marker && (party_marker - name_end) < 100) {
 8002788:	e02c      	b.n	80027e4 <Backend_GetCandidates+0x3cc>
            } else {
                strcpy(session.candidates[session.candidate_count].party, "Independent");
 800278a:	4b4b      	ldr	r3, [pc, #300]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 800278c:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002790:	461a      	mov	r2, r3
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	015b      	lsls	r3, r3, #5
 800279a:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800279e:	4a46      	ldr	r2, [pc, #280]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80027a0:	4413      	add	r3, r2
 80027a2:	3304      	adds	r3, #4
 80027a4:	4a47      	ldr	r2, [pc, #284]	@ (80028c4 <Backend_GetCandidates+0x4ac>)
 80027a6:	461c      	mov	r4, r3
 80027a8:	4613      	mov	r3, r2
 80027aa:	cb07      	ldmia	r3!, {r0, r1, r2}
 80027ac:	6020      	str	r0, [r4, #0]
 80027ae:	6061      	str	r1, [r4, #4]
 80027b0:	60a2      	str	r2, [r4, #8]
                search_pos = name_end;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	637b      	str	r3, [r7, #52]	@ 0x34
        if (party_marker && (party_marker - name_end) < 100) {
 80027b6:	e015      	b.n	80027e4 <Backend_GetCandidates+0x3cc>
            }
        } else {
            strcpy(session.candidates[session.candidate_count].party, "Independent");
 80027b8:	4b3f      	ldr	r3, [pc, #252]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80027ba:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 80027be:	461a      	mov	r2, r3
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	015b      	lsls	r3, r3, #5
 80027c8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80027cc:	4a3a      	ldr	r2, [pc, #232]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80027ce:	4413      	add	r3, r2
 80027d0:	3304      	adds	r3, #4
 80027d2:	4a3c      	ldr	r2, [pc, #240]	@ (80028c4 <Backend_GetCandidates+0x4ac>)
 80027d4:	461c      	mov	r4, r3
 80027d6:	4613      	mov	r3, r2
 80027d8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80027da:	6020      	str	r0, [r4, #0]
 80027dc:	6061      	str	r1, [r4, #4]
 80027de:	60a2      	str	r2, [r4, #8]
            search_pos = name_end;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        Debug_Printf("  ✅ [%d] ID: %s | Name: %s | Party: %s\r\n",
                     session.candidate_count + 1,
 80027e4:	4b34      	ldr	r3, [pc, #208]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80027e6:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
        Debug_Printf("  ✅ [%d] ID: %s | Name: %s | Party: %s\r\n",
 80027ea:	1c59      	adds	r1, r3, #1
                     session.candidates[session.candidate_count].id,
 80027ec:	4b32      	ldr	r3, [pc, #200]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80027ee:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 80027f2:	461a      	mov	r2, r3
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	015b      	lsls	r3, r3, #5
 80027fc:	f503 633a 	add.w	r3, r3, #2976	@ 0xba0
 8002800:	4a2d      	ldr	r2, [pc, #180]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002802:	4413      	add	r3, r2
 8002804:	1d1a      	adds	r2, r3, #4
                     session.candidates[session.candidate_count].name,
 8002806:	4b2c      	ldr	r3, [pc, #176]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002808:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 800280c:	4618      	mov	r0, r3
 800280e:	4603      	mov	r3, r0
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4403      	add	r3, r0
 8002814:	015b      	lsls	r3, r3, #5
 8002816:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 800281a:	4827      	ldr	r0, [pc, #156]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 800281c:	4403      	add	r3, r0
 800281e:	1d18      	adds	r0, r3, #4
                     session.candidates[session.candidate_count].party);
 8002820:	4b25      	ldr	r3, [pc, #148]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002822:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002826:	461c      	mov	r4, r3
 8002828:	4623      	mov	r3, r4
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4423      	add	r3, r4
 800282e:	015b      	lsls	r3, r3, #5
 8002830:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8002834:	4c20      	ldr	r4, [pc, #128]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002836:	4423      	add	r3, r4
 8002838:	3304      	adds	r3, #4
        Debug_Printf("  ✅ [%d] ID: %s | Name: %s | Party: %s\r\n",
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	4603      	mov	r3, r0
 800283e:	4822      	ldr	r0, [pc, #136]	@ (80028c8 <Backend_GetCandidates+0x4b0>)
 8002840:	f7fe fdca 	bl	80013d8 <Debug_Printf>

        session.candidate_count++;
 8002844:	4b1c      	ldr	r3, [pc, #112]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002846:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 800284a:	3301      	adds	r3, #1
 800284c:	b2da      	uxtb	r2, r3
 800284e:	4b1a      	ldr	r3, [pc, #104]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002850:	f883 2ec4 	strb.w	r2, [r3, #3780]	@ 0xec4

        // Move to next object
        char *closing_brace = strchr(search_pos, '}');
 8002854:	217d      	movs	r1, #125	@ 0x7d
 8002856:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002858:	f006 f804 	bl	8008864 <strchr>
 800285c:	6078      	str	r0, [r7, #4]
        if (closing_brace) {
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d011      	beq.n	8002888 <Backend_GetCandidates+0x470>
            search_pos = closing_brace + 1;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3301      	adds	r3, #1
 8002868:	637b      	str	r3, [r7, #52]	@ 0x34
 800286a:	e002      	b.n	8002872 <Backend_GetCandidates+0x45a>
            continue;
 800286c:	bf00      	nop
 800286e:	e000      	b.n	8002872 <Backend_GetCandidates+0x45a>
            continue;
 8002870:	bf00      	nop
    while (session.candidate_count < 10 && *search_pos != '\0') {
 8002872:	4b11      	ldr	r3, [pc, #68]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 8002874:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002878:	2b09      	cmp	r3, #9
 800287a:	d806      	bhi.n	800288a <Backend_GetCandidates+0x472>
 800287c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	f47f ae2e 	bne.w	80024e2 <Backend_GetCandidates+0xca>
 8002886:	e000      	b.n	800288a <Backend_GetCandidates+0x472>
        } else {
            break;
 8002888:	bf00      	nop
        }
    }

    if (session.candidate_count == 0) {
 800288a:	4b0b      	ldr	r3, [pc, #44]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 800288c:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d104      	bne.n	800289e <Backend_GetCandidates+0x486>
        Debug_Printf("❌ No candidates parsed\r\n");
 8002894:	480d      	ldr	r0, [pc, #52]	@ (80028cc <Backend_GetCandidates+0x4b4>)
 8002896:	f7fe fd9f 	bl	80013d8 <Debug_Printf>
        return false;
 800289a:	2300      	movs	r3, #0
 800289c:	e007      	b.n	80028ae <Backend_GetCandidates+0x496>
    }

    Debug_Printf("✅ Parsed %d candidates successfully\r\n", session.candidate_count);
 800289e:	4b06      	ldr	r3, [pc, #24]	@ (80028b8 <Backend_GetCandidates+0x4a0>)
 80028a0:	f893 3ec4 	ldrb.w	r3, [r3, #3780]	@ 0xec4
 80028a4:	4619      	mov	r1, r3
 80028a6:	480a      	ldr	r0, [pc, #40]	@ (80028d0 <Backend_GetCandidates+0x4b8>)
 80028a8:	f7fe fd96 	bl	80013d8 <Debug_Printf>
    return true;
 80028ac:	2301      	movs	r3, #1
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	373c      	adds	r7, #60	@ 0x3c
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd90      	pop	{r4, r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20001294 	.word	0x20001294
 80028bc:	0800a084 	.word	0x0800a084
 80028c0:	0800a08c 	.word	0x0800a08c
 80028c4:	0800a098 	.word	0x0800a098
 80028c8:	0800a0a4 	.word	0x0800a0a4
 80028cc:	0800a0d0 	.word	0x0800a0d0
 80028d0:	0800a0ec 	.word	0x0800a0ec

080028d4 <State_ConfirmVote>:

/**
  * @brief  STATE 10: Confirm Vote
  */
void State_ConfirmVote(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 80028da:	4829      	ldr	r0, [pc, #164]	@ (8002980 <State_ConfirmVote+0xac>)
 80028dc:	f7fe fd7c 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 10: CONFIRM VOTE          \r\n");
 80028e0:	4828      	ldr	r0, [pc, #160]	@ (8002984 <State_ConfirmVote+0xb0>)
 80028e2:	f7fe fd79 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 80028e6:	4828      	ldr	r0, [pc, #160]	@ (8002988 <State_ConfirmVote+0xb4>)
 80028e8:	f7fe fd76 	bl	80013d8 <Debug_Printf>

    LCD_Clear();
 80028ec:	f7fe fdca 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 80028f0:	2100      	movs	r1, #0
 80028f2:	2000      	movs	r0, #0
 80028f4:	f7fe fdd8 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Confirm Vote?");
 80028f8:	4824      	ldr	r0, [pc, #144]	@ (800298c <State_ConfirmVote+0xb8>)
 80028fa:	f7fe fd91 	bl	8001420 <LCD_Print>

    char display[17];
    snprintf(display, 17, "%s", session.candidates[session.selected_candidate_idx].name);
 80028fe:	4b24      	ldr	r3, [pc, #144]	@ (8002990 <State_ConfirmVote+0xbc>)
 8002900:	f893 3ec5 	ldrb.w	r3, [r3, #3781]	@ 0xec5
 8002904:	461a      	mov	r2, r3
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	015b      	lsls	r3, r3, #5
 800290e:	f503 633c 	add.w	r3, r3, #3008	@ 0xbc0
 8002912:	4a1f      	ldr	r2, [pc, #124]	@ (8002990 <State_ConfirmVote+0xbc>)
 8002914:	4413      	add	r3, r2
 8002916:	3304      	adds	r3, #4
 8002918:	1d38      	adds	r0, r7, #4
 800291a:	4a1e      	ldr	r2, [pc, #120]	@ (8002994 <State_ConfirmVote+0xc0>)
 800291c:	2111      	movs	r1, #17
 800291e:	f005 ff05 	bl	800872c <sniprintf>
    LCD_SetCursor(1, 0);
 8002922:	2100      	movs	r1, #0
 8002924:	2001      	movs	r0, #1
 8002926:	f7fe fdbf 	bl	80014a8 <LCD_SetCursor>
    LCD_Print(display);
 800292a:	1d3b      	adds	r3, r7, #4
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fd77 	bl	8001420 <LCD_Print>

    Debug_Printf("Press # to confirm, * to cancel\r\n");
 8002932:	4819      	ldr	r0, [pc, #100]	@ (8002998 <State_ConfirmVote+0xc4>)
 8002934:	f7fe fd50 	bl	80013d8 <Debug_Printf>

    char key = '\0';
 8002938:	2300      	movs	r3, #0
 800293a:	75fb      	strb	r3, [r7, #23]
    while (key == '\0') {
 800293c:	e006      	b.n	800294c <State_ConfirmVote+0x78>
        key = Keypad_GetKey();
 800293e:	f7fe fcd1 	bl	80012e4 <Keypad_GetKey>
 8002942:	4603      	mov	r3, r0
 8002944:	75fb      	strb	r3, [r7, #23]
        HAL_Delay(100);
 8002946:	2064      	movs	r0, #100	@ 0x64
 8002948:	f002 fa86 	bl	8004e58 <HAL_Delay>
    while (key == '\0') {
 800294c:	7dfb      	ldrb	r3, [r7, #23]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0f5      	beq.n	800293e <State_ConfirmVote+0x6a>
    }

    if (key == '#') {
 8002952:	7dfb      	ldrb	r3, [r7, #23]
 8002954:	2b23      	cmp	r3, #35	@ 0x23
 8002956:	d106      	bne.n	8002966 <State_ConfirmVote+0x92>
        Debug_Printf("✅ Vote Confirmed!\r\n");
 8002958:	4810      	ldr	r0, [pc, #64]	@ (800299c <State_ConfirmVote+0xc8>)
 800295a:	f7fe fd3d 	bl	80013d8 <Debug_Printf>
        session.state = STATE_CAST_VOTE;
 800295e:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <State_ConfirmVote+0xbc>)
 8002960:	220a      	movs	r2, #10
 8002962:	701a      	strb	r2, [r3, #0]
    } else if (key == '*') {
        Debug_Printf("Vote Cancelled\r\n");
        session.state = STATE_SELECT_CANDIDATE;
    }
}
 8002964:	e008      	b.n	8002978 <State_ConfirmVote+0xa4>
    } else if (key == '*') {
 8002966:	7dfb      	ldrb	r3, [r7, #23]
 8002968:	2b2a      	cmp	r3, #42	@ 0x2a
 800296a:	d105      	bne.n	8002978 <State_ConfirmVote+0xa4>
        Debug_Printf("Vote Cancelled\r\n");
 800296c:	480c      	ldr	r0, [pc, #48]	@ (80029a0 <State_ConfirmVote+0xcc>)
 800296e:	f7fe fd33 	bl	80013d8 <Debug_Printf>
        session.state = STATE_SELECT_CANDIDATE;
 8002972:	4b07      	ldr	r3, [pc, #28]	@ (8002990 <State_ConfirmVote+0xbc>)
 8002974:	2208      	movs	r2, #8
 8002976:	701a      	strb	r2, [r3, #0]
}
 8002978:	bf00      	nop
 800297a:	3718      	adds	r7, #24
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	08009610 	.word	0x08009610
 8002984:	0800a114 	.word	0x0800a114
 8002988:	080096b4 	.word	0x080096b4
 800298c:	0800a140 	.word	0x0800a140
 8002990:	20001294 	.word	0x20001294
 8002994:	0800a150 	.word	0x0800a150
 8002998:	0800a154 	.word	0x0800a154
 800299c:	0800a178 	.word	0x0800a178
 80029a0:	0800a190 	.word	0x0800a190

080029a4 <State_CastVote>:

/**
  * @brief  STATE 11: Cast Vote
  */
void State_CastVote(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 80029a8:	4812      	ldr	r0, [pc, #72]	@ (80029f4 <State_CastVote+0x50>)
 80029aa:	f7fe fd15 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 11: CASTING VOTE          \r\n");
 80029ae:	4812      	ldr	r0, [pc, #72]	@ (80029f8 <State_CastVote+0x54>)
 80029b0:	f7fe fd12 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 80029b4:	4811      	ldr	r0, [pc, #68]	@ (80029fc <State_CastVote+0x58>)
 80029b6:	f7fe fd0f 	bl	80013d8 <Debug_Printf>

    Show_Loading("Casting Vote...");
 80029ba:	4811      	ldr	r0, [pc, #68]	@ (8002a00 <State_CastVote+0x5c>)
 80029bc:	f7fe ff92 	bl	80018e4 <Show_Loading>

    if (Backend_CastVote()) {
 80029c0:	f000 fac0 	bl	8002f44 <Backend_CastVote>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d009      	beq.n	80029de <State_CastVote+0x3a>
        Debug_Printf("✅ Vote Cast Successfully!\r\n");
 80029ca:	480e      	ldr	r0, [pc, #56]	@ (8002a04 <State_CastVote+0x60>)
 80029cc:	f7fe fd04 	bl	80013d8 <Debug_Printf>
        Show_Success("Vote Cast!");
 80029d0:	480d      	ldr	r0, [pc, #52]	@ (8002a08 <State_CastVote+0x64>)
 80029d2:	f7fe ffcb 	bl	800196c <Show_Success>
        session.state = STATE_WAIT_RECEIPT;
 80029d6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a0c <State_CastVote+0x68>)
 80029d8:	220b      	movs	r2, #11
 80029da:	701a      	strb	r2, [r3, #0]
    } else {
        Show_Error("Vote Failed!");
        HAL_Delay(2000);
        Reset_Session();
    }
}
 80029dc:	e008      	b.n	80029f0 <State_CastVote+0x4c>
        Show_Error("Vote Failed!");
 80029de:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <State_CastVote+0x6c>)
 80029e0:	f7fe ffa0 	bl	8001924 <Show_Error>
        HAL_Delay(2000);
 80029e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80029e8:	f002 fa36 	bl	8004e58 <HAL_Delay>
        Reset_Session();
 80029ec:	f7fe fdb6 	bl	800155c <Reset_Session>
}
 80029f0:	bf00      	nop
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	08009610 	.word	0x08009610
 80029f8:	0800a1a4 	.word	0x0800a1a4
 80029fc:	080096b4 	.word	0x080096b4
 8002a00:	0800a1d0 	.word	0x0800a1d0
 8002a04:	0800a1e0 	.word	0x0800a1e0
 8002a08:	0800a200 	.word	0x0800a200
 8002a0c:	20001294 	.word	0x20001294
 8002a10:	0800a20c 	.word	0x0800a20c

08002a14 <State_WaitReceipt>:

/**
  * @brief  STATE 12: Wait for Receipt
  */
void State_WaitReceipt(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8002a1a:	481b      	ldr	r0, [pc, #108]	@ (8002a88 <State_WaitReceipt+0x74>)
 8002a1c:	f7fe fcdc 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 12: WAITING RECEIPT       \r\n");
 8002a20:	481a      	ldr	r0, [pc, #104]	@ (8002a8c <State_WaitReceipt+0x78>)
 8002a22:	f7fe fcd9 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8002a26:	481a      	ldr	r0, [pc, #104]	@ (8002a90 <State_WaitReceipt+0x7c>)
 8002a28:	f7fe fcd6 	bl	80013d8 <Debug_Printf>

    Show_Loading("Processing...");
 8002a2c:	4819      	ldr	r0, [pc, #100]	@ (8002a94 <State_WaitReceipt+0x80>)
 8002a2e:	f7fe ff59 	bl	80018e4 <Show_Loading>

    uint8_t attempts = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	71fb      	strb	r3, [r7, #7]
    while (attempts < 10) {
 8002a36:	e01b      	b.n	8002a70 <State_WaitReceipt+0x5c>
        HAL_Delay(3000);  // Wait 3 seconds between polls
 8002a38:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002a3c:	f002 fa0c 	bl	8004e58 <HAL_Delay>

        if (Backend_GetReceipt()) {
 8002a40:	f000 fb1e 	bl	8003080 <Backend_GetReceipt>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <State_WaitReceipt+0x4c>
            Debug_Printf("✅ Receipt Ready!\r\n");
 8002a4a:	4813      	ldr	r0, [pc, #76]	@ (8002a98 <State_WaitReceipt+0x84>)
 8002a4c:	f7fe fcc4 	bl	80013d8 <Debug_Printf>
            Debug_Printf("   TX ID: %s\r\n", session.transaction_id);
 8002a50:	4912      	ldr	r1, [pc, #72]	@ (8002a9c <State_WaitReceipt+0x88>)
 8002a52:	4813      	ldr	r0, [pc, #76]	@ (8002aa0 <State_WaitReceipt+0x8c>)
 8002a54:	f7fe fcc0 	bl	80013d8 <Debug_Printf>

            session.state = STATE_SHOW_RECEIPT;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <State_WaitReceipt+0x90>)
 8002a5a:	220c      	movs	r2, #12
 8002a5c:	701a      	strb	r2, [r3, #0]
            return;
 8002a5e:	e010      	b.n	8002a82 <State_WaitReceipt+0x6e>
        }

        attempts++;
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	3301      	adds	r3, #1
 8002a64:	71fb      	strb	r3, [r7, #7]
        Debug_Printf("Still processing... (%d/10)\r\n", attempts);
 8002a66:	79fb      	ldrb	r3, [r7, #7]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	480f      	ldr	r0, [pc, #60]	@ (8002aa8 <State_WaitReceipt+0x94>)
 8002a6c:	f7fe fcb4 	bl	80013d8 <Debug_Printf>
    while (attempts < 10) {
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	2b09      	cmp	r3, #9
 8002a74:	d9e0      	bls.n	8002a38 <State_WaitReceipt+0x24>
    }

    Show_Error("Receipt Timeout");
 8002a76:	480d      	ldr	r0, [pc, #52]	@ (8002aac <State_WaitReceipt+0x98>)
 8002a78:	f7fe ff54 	bl	8001924 <Show_Error>
    session.state = STATE_COMPLETE;
 8002a7c:	4b09      	ldr	r3, [pc, #36]	@ (8002aa4 <State_WaitReceipt+0x90>)
 8002a7e:	220d      	movs	r2, #13
 8002a80:	701a      	strb	r2, [r3, #0]
}
 8002a82:	3708      	adds	r7, #8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	08009610 	.word	0x08009610
 8002a8c:	0800a21c 	.word	0x0800a21c
 8002a90:	080096b4 	.word	0x080096b4
 8002a94:	0800a248 	.word	0x0800a248
 8002a98:	0800a258 	.word	0x0800a258
 8002a9c:	20002161 	.word	0x20002161
 8002aa0:	0800a270 	.word	0x0800a270
 8002aa4:	20001294 	.word	0x20001294
 8002aa8:	0800a280 	.word	0x0800a280
 8002aac:	0800a2a0 	.word	0x0800a2a0

08002ab0 <State_ShowReceipt>:

/**
  * @brief  STATE 13: Show Receipt
  */
void State_ShowReceipt(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
    Debug_Printf("\r\n══════════════════════════════════════\r\n");
 8002ab4:	482b      	ldr	r0, [pc, #172]	@ (8002b64 <State_ShowReceipt+0xb4>)
 8002ab6:	f7fe fc8f 	bl	80013d8 <Debug_Printf>
    Debug_Printf("       STEP 13: SHOW RECEIPT          \r\n");
 8002aba:	482b      	ldr	r0, [pc, #172]	@ (8002b68 <State_ShowReceipt+0xb8>)
 8002abc:	f7fe fc8c 	bl	80013d8 <Debug_Printf>
    Debug_Printf("══════════════════════════════════════\r\n");
 8002ac0:	482a      	ldr	r0, [pc, #168]	@ (8002b6c <State_ShowReceipt+0xbc>)
 8002ac2:	f7fe fc89 	bl	80013d8 <Debug_Printf>

    LCD_Clear();
 8002ac6:	f7fe fcdd 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8002aca:	2100      	movs	r1, #0
 8002acc:	2000      	movs	r0, #0
 8002ace:	f7fe fceb 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Vote Recorded!");
 8002ad2:	4827      	ldr	r0, [pc, #156]	@ (8002b70 <State_ShowReceipt+0xc0>)
 8002ad4:	f7fe fca4 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 8002ad8:	2100      	movs	r1, #0
 8002ada:	2001      	movs	r0, #1
 8002adc:	f7fe fce4 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Sending Email...");
 8002ae0:	4824      	ldr	r0, [pc, #144]	@ (8002b74 <State_ShowReceipt+0xc4>)
 8002ae2:	f7fe fc9d 	bl	8001420 <LCD_Print>

    // Send receipt email
    if (Backend_SendReceiptEmail()) {
 8002ae6:	f000 fbab 	bl	8003240 <Backend_SendReceiptEmail>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00a      	beq.n	8002b06 <State_ShowReceipt+0x56>
        Debug_Printf("✅ Receipt emailed!\r\n");
 8002af0:	4821      	ldr	r0, [pc, #132]	@ (8002b78 <State_ShowReceipt+0xc8>)
 8002af2:	f7fe fc71 	bl	80013d8 <Debug_Printf>

        LCD_SetCursor(1, 0);
 8002af6:	2100      	movs	r1, #0
 8002af8:	2001      	movs	r0, #1
 8002afa:	f7fe fcd5 	bl	80014a8 <LCD_SetCursor>
        LCD_Print("Check Your Email");
 8002afe:	481f      	ldr	r0, [pc, #124]	@ (8002b7c <State_ShowReceipt+0xcc>)
 8002b00:	f7fe fc8e 	bl	8001420 <LCD_Print>
 8002b04:	e009      	b.n	8002b1a <State_ShowReceipt+0x6a>
    } else {
        Debug_Printf("⚠️ Email failed (receipt saved)\r\n");
 8002b06:	481e      	ldr	r0, [pc, #120]	@ (8002b80 <State_ShowReceipt+0xd0>)
 8002b08:	f7fe fc66 	bl	80013d8 <Debug_Printf>
        LCD_SetCursor(1, 0);
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	2001      	movs	r0, #1
 8002b10:	f7fe fcca 	bl	80014a8 <LCD_SetCursor>
        LCD_Print("Email Failed   ");
 8002b14:	481b      	ldr	r0, [pc, #108]	@ (8002b84 <State_ShowReceipt+0xd4>)
 8002b16:	f7fe fc83 	bl	8001420 <LCD_Print>
    }

    HAL_Delay(3000);
 8002b1a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b1e:	f002 f99b 	bl	8004e58 <HAL_Delay>

    LCD_Clear();
 8002b22:	f7fe fcaf 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8002b26:	2100      	movs	r1, #0
 8002b28:	2000      	movs	r0, #0
 8002b2a:	f7fe fcbd 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Thank You!");
 8002b2e:	4816      	ldr	r0, [pc, #88]	@ (8002b88 <State_ShowReceipt+0xd8>)
 8002b30:	f7fe fc76 	bl	8001420 <LCD_Print>
    LCD_SetCursor(1, 0);
 8002b34:	2100      	movs	r1, #0
 8002b36:	2001      	movs	r0, #1
 8002b38:	f7fe fcb6 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("for Voting");
 8002b3c:	4813      	ldr	r0, [pc, #76]	@ (8002b8c <State_ShowReceipt+0xdc>)
 8002b3e:	f7fe fc6f 	bl	8001420 <LCD_Print>

    Debug_Printf("\r\n🎉 VOTING COMPLETE!\r\n\r\n");
 8002b42:	4813      	ldr	r0, [pc, #76]	@ (8002b90 <State_ShowReceipt+0xe0>)
 8002b44:	f7fe fc48 	bl	80013d8 <Debug_Printf>
    ESP32_LED_Blink(&esp32, 5);
 8002b48:	2105      	movs	r1, #5
 8002b4a:	4812      	ldr	r0, [pc, #72]	@ (8002b94 <State_ShowReceipt+0xe4>)
 8002b4c:	f7fd fec0 	bl	80008d0 <ESP32_LED_Blink>
    HAL_Delay(3000);
 8002b50:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002b54:	f002 f980 	bl	8004e58 <HAL_Delay>

    session.state = STATE_COMPLETE;
 8002b58:	4b0f      	ldr	r3, [pc, #60]	@ (8002b98 <State_ShowReceipt+0xe8>)
 8002b5a:	220d      	movs	r2, #13
 8002b5c:	701a      	strb	r2, [r3, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	08009610 	.word	0x08009610
 8002b68:	0800a2b0 	.word	0x0800a2b0
 8002b6c:	080096b4 	.word	0x080096b4
 8002b70:	0800a2dc 	.word	0x0800a2dc
 8002b74:	0800a2ec 	.word	0x0800a2ec
 8002b78:	0800a300 	.word	0x0800a300
 8002b7c:	0800a318 	.word	0x0800a318
 8002b80:	0800a32c 	.word	0x0800a32c
 8002b84:	0800a354 	.word	0x0800a354
 8002b88:	0800a364 	.word	0x0800a364
 8002b8c:	0800a370 	.word	0x0800a370
 8002b90:	0800a37c 	.word	0x0800a37c
 8002b94:	2000028c 	.word	0x2000028c
 8002b98:	20001294 	.word	0x20001294

08002b9c <Backend_GetElections>:
 */
/**
 * @brief Fetch active elections from backend
 */
bool Backend_GetElections(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08c      	sub	sp, #48	@ 0x30
 8002ba0:	af02      	add	r7, sp, #8
    static HTTP_Response response;
    Debug_Printf("📡 GET %s\r\n", API_ELECTIONS);
 8002ba2:	4985      	ldr	r1, [pc, #532]	@ (8002db8 <Backend_GetElections+0x21c>)
 8002ba4:	4885      	ldr	r0, [pc, #532]	@ (8002dbc <Backend_GetElections+0x220>)
 8002ba6:	f7fe fc17 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_GET(&esp32, BACKEND_HOST, BACKEND_PORT, API_ELECTIONS, &response)) {
 8002baa:	4b85      	ldr	r3, [pc, #532]	@ (8002dc0 <Backend_GetElections+0x224>)
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	4b82      	ldr	r3, [pc, #520]	@ (8002db8 <Backend_GetElections+0x21c>)
 8002bb0:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8002bb4:	4983      	ldr	r1, [pc, #524]	@ (8002dc4 <Backend_GetElections+0x228>)
 8002bb6:	4884      	ldr	r0, [pc, #528]	@ (8002dc8 <Backend_GetElections+0x22c>)
 8002bb8:	f7fd ffea 	bl	8000b90 <ESP32_HTTP_GET>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f083 0301 	eor.w	r3, r3, #1
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <Backend_GetElections+0x36>
        Debug_Printf("❌ HTTP GET Failed!\r\n");
 8002bc8:	4880      	ldr	r0, [pc, #512]	@ (8002dcc <Backend_GetElections+0x230>)
 8002bca:	f7fe fc05 	bl	80013d8 <Debug_Printf>
        return false;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	e0ee      	b.n	8002db0 <Backend_GetElections+0x214>
    }

    if (!response.success) {
 8002bd2:	4b7b      	ldr	r3, [pc, #492]	@ (8002dc0 <Backend_GetElections+0x224>)
 8002bd4:	789b      	ldrb	r3, [r3, #2]
 8002bd6:	f083 0301 	eor.w	r3, r3, #1
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d007      	beq.n	8002bf0 <Backend_GetElections+0x54>
        Debug_Printf("❌ HTTP %d\r\n", response.status_code);
 8002be0:	4b77      	ldr	r3, [pc, #476]	@ (8002dc0 <Backend_GetElections+0x224>)
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	4619      	mov	r1, r3
 8002be6:	487a      	ldr	r0, [pc, #488]	@ (8002dd0 <Backend_GetElections+0x234>)
 8002be8:	f7fe fbf6 	bl	80013d8 <Debug_Printf>
        return false;
 8002bec:	2300      	movs	r3, #0
 8002bee:	e0df      	b.n	8002db0 <Backend_GetElections+0x214>
    }

    Debug_Printf("📥 Response: %s\r\n", response.body);
 8002bf0:	4978      	ldr	r1, [pc, #480]	@ (8002dd4 <Backend_GetElections+0x238>)
 8002bf2:	4879      	ldr	r0, [pc, #484]	@ (8002dd8 <Backend_GetElections+0x23c>)
 8002bf4:	f7fe fbf0 	bl	80013d8 <Debug_Printf>

    // ✅ SIMPLE PARSER: Just extract election objects one by one
    // Format: {"success":true,"data":[{...},{...}]}

    session.election_count = 0;
 8002bf8:	4b78      	ldr	r3, [pc, #480]	@ (8002ddc <Backend_GetElections+0x240>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 28c1 	strb.w	r2, [r3, #2241]	@ 0x8c1
    char *search_pos = response.body;
 8002c00:	4b74      	ldr	r3, [pc, #464]	@ (8002dd4 <Backend_GetElections+0x238>)
 8002c02:	627b      	str	r3, [r7, #36]	@ 0x24

    // Find each election object in the data array
    while (session.election_count < 10) {
 8002c04:	e0ba      	b.n	8002d7c <Backend_GetElections+0x1e0>
        // Look for "id":" pattern (start of each election)
        char *id_marker = strstr(search_pos, "\"id\":\"");
 8002c06:	4976      	ldr	r1, [pc, #472]	@ (8002de0 <Backend_GetElections+0x244>)
 8002c08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c0a:	f005 fe5d 	bl	80088c8 <strstr>
 8002c0e:	6238      	str	r0, [r7, #32]
        if (!id_marker) break; // No more elections
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80b9 	beq.w	8002d8a <Backend_GetElections+0x1ee>

        // Make sure this "id" is inside the data array (not success field)
        char *data_array = strstr(response.body, "\"data\":[");
 8002c18:	4972      	ldr	r1, [pc, #456]	@ (8002de4 <Backend_GetElections+0x248>)
 8002c1a:	486e      	ldr	r0, [pc, #440]	@ (8002dd4 <Backend_GetElections+0x238>)
 8002c1c:	f005 fe54 	bl	80088c8 <strstr>
 8002c20:	61f8      	str	r0, [r7, #28]
        if (!data_array || id_marker < data_array) break;
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f000 80b1 	beq.w	8002d8c <Backend_GetElections+0x1f0>
 8002c2a:	6a3a      	ldr	r2, [r7, #32]
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	f0c0 80ac 	bcc.w	8002d8c <Backend_GetElections+0x1f0>

        // Extract ID
        char *id_start = id_marker + 6; // Skip past "id":"
 8002c34:	6a3b      	ldr	r3, [r7, #32]
 8002c36:	3306      	adds	r3, #6
 8002c38:	61bb      	str	r3, [r7, #24]
        char *id_end = strchr(id_start, '"');
 8002c3a:	2122      	movs	r1, #34	@ 0x22
 8002c3c:	69b8      	ldr	r0, [r7, #24]
 8002c3e:	f005 fe11 	bl	8008864 <strchr>
 8002c42:	6178      	str	r0, [r7, #20]
        if (id_end) {
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d025      	beq.n	8002c96 <Backend_GetElections+0xfa>
            size_t id_len = id_end - id_start;
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	613b      	str	r3, [r7, #16]
            if (id_len < sizeof(session.elections[0].id)) {
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	2b1f      	cmp	r3, #31
 8002c56:	d81e      	bhi.n	8002c96 <Backend_GetElections+0xfa>
                strncpy(session.elections[session.election_count].id, id_start, id_len);
 8002c58:	4b60      	ldr	r3, [pc, #384]	@ (8002ddc <Backend_GetElections+0x240>)
 8002c5a:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4613      	mov	r3, r2
 8002c62:	00db      	lsls	r3, r3, #3
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	015b      	lsls	r3, r3, #5
 8002c68:	4a5c      	ldr	r2, [pc, #368]	@ (8002ddc <Backend_GetElections+0x240>)
 8002c6a:	4413      	add	r3, r2
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	69b9      	ldr	r1, [r7, #24]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f005 fe15 	bl	80088a2 <strncpy>
                session.elections[session.election_count].id[id_len] = '\0';
 8002c78:	4b58      	ldr	r3, [pc, #352]	@ (8002ddc <Backend_GetElections+0x240>)
 8002c7a:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4a56      	ldr	r2, [pc, #344]	@ (8002ddc <Backend_GetElections+0x240>)
 8002c82:	460b      	mov	r3, r1
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	1a5b      	subs	r3, r3, r1
 8002c88:	015b      	lsls	r3, r3, #5
 8002c8a:	441a      	add	r2, r3
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	4413      	add	r3, r2
 8002c90:	3301      	adds	r3, #1
 8002c92:	2200      	movs	r2, #0
 8002c94:	701a      	strb	r2, [r3, #0]
            }
        }

        // Extract Title (look for "title":" after current position)
        char *title_marker = strstr(id_end, "\"title\":\"");
 8002c96:	4954      	ldr	r1, [pc, #336]	@ (8002de8 <Backend_GetElections+0x24c>)
 8002c98:	6978      	ldr	r0, [r7, #20]
 8002c9a:	f005 fe15 	bl	80088c8 <strstr>
 8002c9e:	60f8      	str	r0, [r7, #12]
        if (title_marker && (title_marker - id_end) < 50) { // Make sure it's in same object
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d068      	beq.n	8002d78 <Backend_GetElections+0x1dc>
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b31      	cmp	r3, #49	@ 0x31
 8002cae:	dc63      	bgt.n	8002d78 <Backend_GetElections+0x1dc>
            char *title_start = title_marker + 9; // Skip past "title":"
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	3309      	adds	r3, #9
 8002cb4:	60bb      	str	r3, [r7, #8]
            char *title_end = strchr(title_start, '"');
 8002cb6:	2122      	movs	r1, #34	@ 0x22
 8002cb8:	68b8      	ldr	r0, [r7, #8]
 8002cba:	f005 fdd3 	bl	8008864 <strchr>
 8002cbe:	6078      	str	r0, [r7, #4]
            if (title_end) {
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d026      	beq.n	8002d14 <Backend_GetElections+0x178>
                size_t title_len = title_end - title_start;
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	603b      	str	r3, [r7, #0]
                if (title_len < sizeof(session.elections[0].name)) {
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cd2:	d81f      	bhi.n	8002d14 <Backend_GetElections+0x178>
                    strncpy(session.elections[session.election_count].name, title_start, title_len);
 8002cd4:	4b41      	ldr	r3, [pc, #260]	@ (8002ddc <Backend_GetElections+0x240>)
 8002cd6:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002cda:	461a      	mov	r2, r3
 8002cdc:	4613      	mov	r3, r2
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	015b      	lsls	r3, r3, #5
 8002ce4:	3320      	adds	r3, #32
 8002ce6:	4a3d      	ldr	r2, [pc, #244]	@ (8002ddc <Backend_GetElections+0x240>)
 8002ce8:	4413      	add	r3, r2
 8002cea:	3301      	adds	r3, #1
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	68b9      	ldr	r1, [r7, #8]
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f005 fdd6 	bl	80088a2 <strncpy>
                    session.elections[session.election_count].name[title_len] = '\0';
 8002cf6:	4b39      	ldr	r3, [pc, #228]	@ (8002ddc <Backend_GetElections+0x240>)
 8002cf8:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4a37      	ldr	r2, [pc, #220]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d00:	460b      	mov	r3, r1
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	1a5b      	subs	r3, r3, r1
 8002d06:	015b      	lsls	r3, r3, #5
 8002d08:	441a      	add	r2, r3
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3321      	adds	r3, #33	@ 0x21
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
                }
            }

            Debug_Printf("  ✅ Election %d:\r\n", session.election_count + 1);
 8002d14:	4b31      	ldr	r3, [pc, #196]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d16:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	4833      	ldr	r0, [pc, #204]	@ (8002dec <Backend_GetElections+0x250>)
 8002d20:	f7fe fb5a 	bl	80013d8 <Debug_Printf>
            Debug_Printf("     ID: %s\r\n", session.elections[session.election_count].id);
 8002d24:	4b2d      	ldr	r3, [pc, #180]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d26:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	1a9b      	subs	r3, r3, r2
 8002d32:	015b      	lsls	r3, r3, #5
 8002d34:	4a29      	ldr	r2, [pc, #164]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d36:	4413      	add	r3, r2
 8002d38:	3301      	adds	r3, #1
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	482c      	ldr	r0, [pc, #176]	@ (8002df0 <Backend_GetElections+0x254>)
 8002d3e:	f7fe fb4b 	bl	80013d8 <Debug_Printf>
            Debug_Printf("     Name: %s\r\n", session.elections[session.election_count].name);
 8002d42:	4b26      	ldr	r3, [pc, #152]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d44:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d48:	461a      	mov	r2, r3
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	1a9b      	subs	r3, r3, r2
 8002d50:	015b      	lsls	r3, r3, #5
 8002d52:	3320      	adds	r3, #32
 8002d54:	4a21      	ldr	r2, [pc, #132]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d56:	4413      	add	r3, r2
 8002d58:	3301      	adds	r3, #1
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4825      	ldr	r0, [pc, #148]	@ (8002df4 <Backend_GetElections+0x258>)
 8002d5e:	f7fe fb3b 	bl	80013d8 <Debug_Printf>

            session.election_count++;
 8002d62:	4b1e      	ldr	r3, [pc, #120]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d64:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d6e:	f883 28c1 	strb.w	r2, [r3, #2241]	@ 0x8c1

            // Move search position past this election
            search_pos = title_end;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
        if (title_marker && (title_marker - id_end) < 50) { // Make sure it's in same object
 8002d76:	e001      	b.n	8002d7c <Backend_GetElections+0x1e0>
        } else {
            // No title found for this ID, skip it
            search_pos = id_end;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (session.election_count < 10) {
 8002d7c:	4b17      	ldr	r3, [pc, #92]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d7e:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d82:	2b09      	cmp	r3, #9
 8002d84:	f67f af3f 	bls.w	8002c06 <Backend_GetElections+0x6a>
 8002d88:	e000      	b.n	8002d8c <Backend_GetElections+0x1f0>
        if (!id_marker) break; // No more elections
 8002d8a:	bf00      	nop
        }
    }

    if (session.election_count == 0) {
 8002d8c:	4b13      	ldr	r3, [pc, #76]	@ (8002ddc <Backend_GetElections+0x240>)
 8002d8e:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d104      	bne.n	8002da0 <Backend_GetElections+0x204>
        Debug_Printf("❌ No elections parsed\r\n");
 8002d96:	4818      	ldr	r0, [pc, #96]	@ (8002df8 <Backend_GetElections+0x25c>)
 8002d98:	f7fe fb1e 	bl	80013d8 <Debug_Printf>
        return false;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	e007      	b.n	8002db0 <Backend_GetElections+0x214>
    }

    Debug_Printf("✅ Total elections parsed: %d\r\n", session.election_count);
 8002da0:	4b0e      	ldr	r3, [pc, #56]	@ (8002ddc <Backend_GetElections+0x240>)
 8002da2:	f893 38c1 	ldrb.w	r3, [r3, #2241]	@ 0x8c1
 8002da6:	4619      	mov	r1, r3
 8002da8:	4814      	ldr	r0, [pc, #80]	@ (8002dfc <Backend_GetElections+0x260>)
 8002daa:	f7fe fb15 	bl	80013d8 <Debug_Printf>
    return true;
 8002dae:	2301      	movs	r3, #1
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3728      	adds	r7, #40	@ 0x28
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	0800a398 	.word	0x0800a398
 8002dbc:	0800a3b4 	.word	0x0800a3b4
 8002dc0:	200047b8 	.word	0x200047b8
 8002dc4:	08009d70 	.word	0x08009d70
 8002dc8:	2000028c 	.word	0x2000028c
 8002dcc:	0800a3c4 	.word	0x0800a3c4
 8002dd0:	08009ea0 	.word	0x08009ea0
 8002dd4:	200047bb 	.word	0x200047bb
 8002dd8:	0800a3dc 	.word	0x0800a3dc
 8002ddc:	20001294 	.word	0x20001294
 8002de0:	0800a054 	.word	0x0800a054
 8002de4:	08009fe8 	.word	0x08009fe8
 8002de8:	0800a3f0 	.word	0x0800a3f0
 8002dec:	0800a3fc 	.word	0x0800a3fc
 8002df0:	0800a414 	.word	0x0800a414
 8002df4:	0800a424 	.word	0x0800a424
 8002df8:	0800a434 	.word	0x0800a434
 8002dfc:	0800a450 	.word	0x0800a450

08002e00 <Backend_SendOTP>:

/**
  * @brief  Send OTP to voter's email
  */
bool Backend_SendOTP(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 8002e06:	b084      	sub	sp, #16
 8002e08:	af02      	add	r7, sp, #8
    HTTP_Response response;

    snprintf(json_buffer, sizeof(json_buffer),
 8002e0a:	4b16      	ldr	r3, [pc, #88]	@ (8002e64 <Backend_SendOTP+0x64>)
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	4b16      	ldr	r3, [pc, #88]	@ (8002e68 <Backend_SendOTP+0x68>)
 8002e10:	4a16      	ldr	r2, [pc, #88]	@ (8002e6c <Backend_SendOTP+0x6c>)
 8002e12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e16:	4816      	ldr	r0, [pc, #88]	@ (8002e70 <Backend_SendOTP+0x70>)
 8002e18:	f005 fc88 	bl	800872c <sniprintf>
             "{\"aadhaar\":\"%s\",\"voterId\":\"%s\"}",
             session.aadhaar, session.voter_id);

    Debug_Printf("📡 POST %s\r\n", API_SEND_OTP);
 8002e1c:	4915      	ldr	r1, [pc, #84]	@ (8002e74 <Backend_SendOTP+0x74>)
 8002e1e:	4816      	ldr	r0, [pc, #88]	@ (8002e78 <Backend_SendOTP+0x78>)
 8002e20:	f7fe fada 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT, API_SEND_OTP, json_buffer, &response)) {
 8002e24:	f107 0308 	add.w	r3, r7, #8
 8002e28:	3b08      	subs	r3, #8
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <Backend_SendOTP+0x70>)
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4b10      	ldr	r3, [pc, #64]	@ (8002e74 <Backend_SendOTP+0x74>)
 8002e32:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8002e36:	4911      	ldr	r1, [pc, #68]	@ (8002e7c <Backend_SendOTP+0x7c>)
 8002e38:	4811      	ldr	r0, [pc, #68]	@ (8002e80 <Backend_SendOTP+0x80>)
 8002e3a:	f7fd ffb3 	bl	8000da4 <ESP32_HTTP_POST>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	f083 0301 	eor.w	r3, r3, #1
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <Backend_SendOTP+0x4e>
        return false;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e003      	b.n	8002e56 <Backend_SendOTP+0x56>
    }

    return response.success;
 8002e4e:	f107 0308 	add.w	r3, r7, #8
 8002e52:	f813 3c06 	ldrb.w	r3, [r3, #-6]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	f507 5780 	add.w	r7, r7, #4096	@ 0x1000
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20001b64 	.word	0x20001b64
 8002e68:	20001b57 	.word	0x20001b57
 8002e6c:	0800a474 	.word	0x0800a474
 8002e70:	20002228 	.word	0x20002228
 8002e74:	0800a494 	.word	0x0800a494
 8002e78:	0800a4b0 	.word	0x0800a4b0
 8002e7c:	08009d70 	.word	0x08009d70
 8002e80:	2000028c 	.word	0x2000028c

08002e84 <Backend_VerifyOTP>:

/**
  * @brief  Verify OTP and get auth token
  */
bool Backend_VerifyOTP(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af02      	add	r7, sp, #8
    HTTP_Response response;

    snprintf(json_buffer, sizeof(json_buffer),
 8002e8e:	4b22      	ldr	r3, [pc, #136]	@ (8002f18 <Backend_VerifyOTP+0x94>)
 8002e90:	9301      	str	r3, [sp, #4]
 8002e92:	4b22      	ldr	r3, [pc, #136]	@ (8002f1c <Backend_VerifyOTP+0x98>)
 8002e94:	9300      	str	r3, [sp, #0]
 8002e96:	4b22      	ldr	r3, [pc, #136]	@ (8002f20 <Backend_VerifyOTP+0x9c>)
 8002e98:	4a22      	ldr	r2, [pc, #136]	@ (8002f24 <Backend_VerifyOTP+0xa0>)
 8002e9a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e9e:	4822      	ldr	r0, [pc, #136]	@ (8002f28 <Backend_VerifyOTP+0xa4>)
 8002ea0:	f005 fc44 	bl	800872c <sniprintf>
             "{\"aadhaar\":\"%s\",\"voterId\":\"%s\",\"otp\":\"%s\"}",
             session.aadhaar, session.voter_id, session.otp);

    Debug_Printf("📡 POST %s\r\n", API_VERIFY_OTP);
 8002ea4:	4921      	ldr	r1, [pc, #132]	@ (8002f2c <Backend_VerifyOTP+0xa8>)
 8002ea6:	4822      	ldr	r0, [pc, #136]	@ (8002f30 <Backend_VerifyOTP+0xac>)
 8002ea8:	f7fe fa96 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT, API_VERIFY_OTP, json_buffer, &response)) {
 8002eac:	f107 0308 	add.w	r3, r7, #8
 8002eb0:	3b08      	subs	r3, #8
 8002eb2:	9301      	str	r3, [sp, #4]
 8002eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8002f28 <Backend_VerifyOTP+0xa4>)
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <Backend_VerifyOTP+0xa8>)
 8002eba:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8002ebe:	491d      	ldr	r1, [pc, #116]	@ (8002f34 <Backend_VerifyOTP+0xb0>)
 8002ec0:	481d      	ldr	r0, [pc, #116]	@ (8002f38 <Backend_VerifyOTP+0xb4>)
 8002ec2:	f7fd ff6f 	bl	8000da4 <ESP32_HTTP_POST>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f083 0301 	eor.w	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <Backend_VerifyOTP+0x52>
        return false;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	e019      	b.n	8002f0a <Backend_VerifyOTP+0x86>
    }

    if (!response.success) {
 8002ed6:	f107 0308 	add.w	r3, r7, #8
 8002eda:	f813 3c06 	ldrb.w	r3, [r3, #-6]
 8002ede:	f083 0301 	eor.w	r3, r3, #1
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <Backend_VerifyOTP+0x68>
        return false;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	e00e      	b.n	8002f0a <Backend_VerifyOTP+0x86>
    }

    // Extract auth token and stored template
    if (JSON_GetString(response.body, "authToken", session.auth_token, sizeof(session.auth_token))) {
 8002eec:	f107 0308 	add.w	r3, r7, #8
 8002ef0:	3b08      	subs	r3, #8
 8002ef2:	1cd8      	adds	r0, r3, #3
 8002ef4:	2341      	movs	r3, #65	@ 0x41
 8002ef6:	4a11      	ldr	r2, [pc, #68]	@ (8002f3c <Backend_VerifyOTP+0xb8>)
 8002ef8:	4911      	ldr	r1, [pc, #68]	@ (8002f40 <Backend_VerifyOTP+0xbc>)
 8002efa:	f7fe f91b 	bl	8001134 <JSON_GetString>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <Backend_VerifyOTP+0x84>
        return true;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e000      	b.n	8002f0a <Backend_VerifyOTP+0x86>
    }
    return false;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f507 5780 	add.w	r7, r7, #4096	@ 0x1000
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	2000215a 	.word	0x2000215a
 8002f1c:	20001b64 	.word	0x20001b64
 8002f20:	20001b57 	.word	0x20001b57
 8002f24:	0800a4c0 	.word	0x0800a4c0
 8002f28:	20002228 	.word	0x20002228
 8002f2c:	0800a4ec 	.word	0x0800a4ec
 8002f30:	0800a4b0 	.word	0x0800a4b0
 8002f34:	08009d70 	.word	0x08009d70
 8002f38:	2000028c 	.word	0x2000028c
 8002f3c:	20001df4 	.word	0x20001df4
 8002f40:	0800a508 	.word	0x0800a508

08002f44 <Backend_CastVote>:

/**
  * @brief  Cast vote
  */
bool Backend_CastVote(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	f5ad 5da1 	sub.w	sp, sp, #5152	@ 0x1420
 8002f4a:	af04      	add	r7, sp, #16
    HTTP_Response response;

    char temp_fp_hex[1025];
    for (int i = 0; i < 512; i++) {
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 8002f52:	f102 020c 	add.w	r2, r2, #12
 8002f56:	6013      	str	r3, [r2, #0]
 8002f58:	e022      	b.n	8002fa0 <Backend_CastVote+0x5c>
        sprintf(&temp_fp_hex[i * 2], "%02X", session.fingerprint_template[i]);
 8002f5a:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8002f5e:	f103 030c 	add.w	r3, r3, #12
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	005a      	lsls	r2, r3, #1
 8002f66:	f107 0310 	add.w	r3, r7, #16
 8002f6a:	3b10      	subs	r3, #16
 8002f6c:	1898      	adds	r0, r3, r2
 8002f6e:	4a3a      	ldr	r2, [pc, #232]	@ (8003058 <Backend_CastVote+0x114>)
 8002f70:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8002f74:	f103 030c 	add.w	r3, r3, #12
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f503 630e 	add.w	r3, r3, #2272	@ 0x8e0
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	4935      	ldr	r1, [pc, #212]	@ (800305c <Backend_CastVote+0x118>)
 8002f86:	f005 fc07 	bl	8008798 <siprintf>
    for (int i = 0; i < 512; i++) {
 8002f8a:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8002f8e:	f103 030c 	add.w	r3, r3, #12
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	3301      	adds	r3, #1
 8002f96:	f507 52a0 	add.w	r2, r7, #5120	@ 0x1400
 8002f9a:	f102 020c 	add.w	r2, r2, #12
 8002f9e:	6013      	str	r3, [r2, #0]
 8002fa0:	f507 53a0 	add.w	r3, r7, #5120	@ 0x1400
 8002fa4:	f103 030c 	add.w	r3, r3, #12
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fae:	dbd4      	blt.n	8002f5a <Backend_CastVote+0x16>
    }
    temp_fp_hex[1024] = '\0';
 8002fb0:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8002fb4:	f5a3 6382 	sub.w	r3, r3, #1040	@ 0x410
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400

    // Create fingerprint match hash
    SHA256_Hash_Hex(temp_fp_hex, session.aadhaar_hash);
 8002fbe:	f107 0310 	add.w	r3, r7, #16
 8002fc2:	3b10      	subs	r3, #16
 8002fc4:	4926      	ldr	r1, [pc, #152]	@ (8003060 <Backend_CastVote+0x11c>)
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe fa98 	bl	80014fc <SHA256_Hash_Hex>
    snprintf(json_buffer, sizeof(json_buffer),
             "{\"authToken\":\"%s\",\"electionId\":\"%s\",\"candidateId\":\"%s\",\"fingerprintMatchHash\":\"%s\"}",
             session.auth_token,
             session.elections[session.selected_election_idx].id,
 8002fcc:	4b22      	ldr	r3, [pc, #136]	@ (8003058 <Backend_CastVote+0x114>)
 8002fce:	f893 38c2 	ldrb.w	r3, [r3, #2242]	@ 0x8c2
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	00db      	lsls	r3, r3, #3
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	015b      	lsls	r3, r3, #5
 8002fdc:	4a1e      	ldr	r2, [pc, #120]	@ (8003058 <Backend_CastVote+0x114>)
 8002fde:	4413      	add	r3, r2
 8002fe0:	1c5a      	adds	r2, r3, #1
             session.candidates[session.selected_candidate_idx].id,
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8003058 <Backend_CastVote+0x114>)
 8002fe4:	f893 3ec5 	ldrb.w	r3, [r3, #3781]	@ 0xec5
 8002fe8:	4619      	mov	r1, r3
 8002fea:	460b      	mov	r3, r1
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	440b      	add	r3, r1
 8002ff0:	015b      	lsls	r3, r3, #5
 8002ff2:	f503 633a 	add.w	r3, r3, #2976	@ 0xba0
 8002ff6:	4918      	ldr	r1, [pc, #96]	@ (8003058 <Backend_CastVote+0x114>)
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3304      	adds	r3, #4
    snprintf(json_buffer, sizeof(json_buffer),
 8002ffc:	4918      	ldr	r1, [pc, #96]	@ (8003060 <Backend_CastVote+0x11c>)
 8002ffe:	9102      	str	r1, [sp, #8]
 8003000:	9301      	str	r3, [sp, #4]
 8003002:	9200      	str	r2, [sp, #0]
 8003004:	4b17      	ldr	r3, [pc, #92]	@ (8003064 <Backend_CastVote+0x120>)
 8003006:	4a18      	ldr	r2, [pc, #96]	@ (8003068 <Backend_CastVote+0x124>)
 8003008:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800300c:	4817      	ldr	r0, [pc, #92]	@ (800306c <Backend_CastVote+0x128>)
 800300e:	f005 fb8d 	bl	800872c <sniprintf>
             session.aadhaar_hash);

    Debug_Printf("📡 POST %s\r\n", API_CAST_VOTE);
 8003012:	4917      	ldr	r1, [pc, #92]	@ (8003070 <Backend_CastVote+0x12c>)
 8003014:	4817      	ldr	r0, [pc, #92]	@ (8003074 <Backend_CastVote+0x130>)
 8003016:	f7fe f9df 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT, API_CAST_VOTE, json_buffer, &response)) {
 800301a:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 800301e:	3b0c      	subs	r3, #12
 8003020:	9301      	str	r3, [sp, #4]
 8003022:	4b12      	ldr	r3, [pc, #72]	@ (800306c <Backend_CastVote+0x128>)
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	4b12      	ldr	r3, [pc, #72]	@ (8003070 <Backend_CastVote+0x12c>)
 8003028:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800302c:	4912      	ldr	r1, [pc, #72]	@ (8003078 <Backend_CastVote+0x134>)
 800302e:	4813      	ldr	r0, [pc, #76]	@ (800307c <Backend_CastVote+0x138>)
 8003030:	f7fd feb8 	bl	8000da4 <ESP32_HTTP_POST>
 8003034:	4603      	mov	r3, r0
 8003036:	f083 0301 	eor.w	r3, r3, #1
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <Backend_CastVote+0x100>
        return false;
 8003040:	2300      	movs	r3, #0
 8003042:	e003      	b.n	800304c <Backend_CastVote+0x108>
    }

    return response.success;
 8003044:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8003048:	f813 3c0a 	ldrb.w	r3, [r3, #-10]
}
 800304c:	4618      	mov	r0, r3
 800304e:	f507 57a0 	add.w	r7, r7, #5120	@ 0x1400
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	20001294 	.word	0x20001294
 800305c:	08009c74 	.word	0x08009c74
 8003060:	200021e1 	.word	0x200021e1
 8003064:	20001df4 	.word	0x20001df4
 8003068:	0800a514 	.word	0x0800a514
 800306c:	20002228 	.word	0x20002228
 8003070:	0800a568 	.word	0x0800a568
 8003074:	0800a4b0 	.word	0x0800a4b0
 8003078:	08009d70 	.word	0x08009d70
 800307c:	2000028c 	.word	0x2000028c

08003080 <Backend_GetReceipt>:

/**
 * @brief Get receipt (poll endpoint)
 */
bool Backend_GetReceipt(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b0c6      	sub	sp, #280	@ 0x118
 8003084:	af02      	add	r7, sp, #8
    static HTTP_Response response;

    char path[256];
    snprintf(path, sizeof(path), "%s/%s/%s",
             API_GET_RECEIPT,
             session.elections[session.selected_election_idx].id,
 8003086:	4b5a      	ldr	r3, [pc, #360]	@ (80031f0 <Backend_GetReceipt+0x170>)
 8003088:	f893 38c2 	ldrb.w	r3, [r3, #2242]	@ 0x8c2
 800308c:	461a      	mov	r2, r3
 800308e:	4613      	mov	r3, r2
 8003090:	00db      	lsls	r3, r3, #3
 8003092:	1a9b      	subs	r3, r3, r2
 8003094:	015b      	lsls	r3, r3, #5
 8003096:	4a56      	ldr	r2, [pc, #344]	@ (80031f0 <Backend_GetReceipt+0x170>)
 8003098:	4413      	add	r3, r2
 800309a:	3301      	adds	r3, #1
    snprintf(path, sizeof(path), "%s/%s/%s",
 800309c:	4638      	mov	r0, r7
 800309e:	4a55      	ldr	r2, [pc, #340]	@ (80031f4 <Backend_GetReceipt+0x174>)
 80030a0:	9201      	str	r2, [sp, #4]
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	4b54      	ldr	r3, [pc, #336]	@ (80031f8 <Backend_GetReceipt+0x178>)
 80030a6:	4a55      	ldr	r2, [pc, #340]	@ (80031fc <Backend_GetReceipt+0x17c>)
 80030a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80030ac:	f005 fb3e 	bl	800872c <sniprintf>
             session.aadhaar_hash);

    Debug_Printf("📡 GET %s\r\n", path);
 80030b0:	463b      	mov	r3, r7
 80030b2:	4619      	mov	r1, r3
 80030b4:	4852      	ldr	r0, [pc, #328]	@ (8003200 <Backend_GetReceipt+0x180>)
 80030b6:	f7fe f98f 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_GET(&esp32, BACKEND_HOST, BACKEND_PORT, path, &response)) {
 80030ba:	463b      	mov	r3, r7
 80030bc:	4a51      	ldr	r2, [pc, #324]	@ (8003204 <Backend_GetReceipt+0x184>)
 80030be:	9200      	str	r2, [sp, #0]
 80030c0:	f240 12bb 	movw	r2, #443	@ 0x1bb
 80030c4:	4950      	ldr	r1, [pc, #320]	@ (8003208 <Backend_GetReceipt+0x188>)
 80030c6:	4851      	ldr	r0, [pc, #324]	@ (800320c <Backend_GetReceipt+0x18c>)
 80030c8:	f7fd fd62 	bl	8000b90 <ESP32_HTTP_GET>
 80030cc:	4603      	mov	r3, r0
 80030ce:	f083 0301 	eor.w	r3, r3, #1
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <Backend_GetReceipt+0x5c>
        return false;
 80030d8:	2300      	movs	r3, #0
 80030da:	e083      	b.n	80031e4 <Backend_GetReceipt+0x164>
    }

    if (!response.success) {
 80030dc:	4b49      	ldr	r3, [pc, #292]	@ (8003204 <Backend_GetReceipt+0x184>)
 80030de:	789b      	ldrb	r3, [r3, #2]
 80030e0:	f083 0301 	eor.w	r3, r3, #1
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <Backend_GetReceipt+0x6e>
        return false;
 80030ea:	2300      	movs	r3, #0
 80030ec:	e07a      	b.n	80031e4 <Backend_GetReceipt+0x164>
    }

    Debug_Printf("📥 Receipt response: %s\r\n", response.body);
 80030ee:	4948      	ldr	r1, [pc, #288]	@ (8003210 <Backend_GetReceipt+0x190>)
 80030f0:	4848      	ldr	r0, [pc, #288]	@ (8003214 <Backend_GetReceipt+0x194>)
 80030f2:	f7fe f971 	bl	80013d8 <Debug_Printf>

    // ✅ FIX: Check for "processing":false or "processing":true
    char *processing_marker = strstr(response.body, "\"processing\":");
 80030f6:	4948      	ldr	r1, [pc, #288]	@ (8003218 <Backend_GetReceipt+0x198>)
 80030f8:	4845      	ldr	r0, [pc, #276]	@ (8003210 <Backend_GetReceipt+0x190>)
 80030fa:	f005 fbe5 	bl	80088c8 <strstr>
 80030fe:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    if (processing_marker) {
 8003102:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003106:	2b00      	cmp	r3, #0
 8003108:	d068      	beq.n	80031dc <Backend_GetReceipt+0x15c>
        processing_marker += 13; // Skip past '"processing":'
 800310a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800310e:	330d      	adds	r3, #13
 8003110:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        // Skip whitespace
        while (*processing_marker == ' ') processing_marker++;
 8003114:	e004      	b.n	8003120 <Backend_GetReceipt+0xa0>
 8003116:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800311a:	3301      	adds	r3, #1
 800311c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003120:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b20      	cmp	r3, #32
 8003128:	d0f5      	beq.n	8003116 <Backend_GetReceipt+0x96>

        // Check if it's "false" (receipt ready)
        if (strncmp(processing_marker, "false", 5) == 0) {
 800312a:	2205      	movs	r2, #5
 800312c:	493b      	ldr	r1, [pc, #236]	@ (800321c <Backend_GetReceipt+0x19c>)
 800312e:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8003132:	f005 fba4 	bl	800887e <strncmp>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d141      	bne.n	80031c0 <Backend_GetReceipt+0x140>
            Debug_Printf("✅ Receipt ready!\r\n");
 800313c:	4838      	ldr	r0, [pc, #224]	@ (8003220 <Backend_GetReceipt+0x1a0>)
 800313e:	f7fe f94b 	bl	80013d8 <Debug_Printf>

            // Extract transaction ID
            char *txid_marker = strstr(response.body, "\"txId\":\"");
 8003142:	4938      	ldr	r1, [pc, #224]	@ (8003224 <Backend_GetReceipt+0x1a4>)
 8003144:	4832      	ldr	r0, [pc, #200]	@ (8003210 <Backend_GetReceipt+0x190>)
 8003146:	f005 fbbf 	bl	80088c8 <strstr>
 800314a:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
            if (txid_marker) {
 800314e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003152:	2b00      	cmp	r3, #0
 8003154:	d02f      	beq.n	80031b6 <Backend_GetReceipt+0x136>
                txid_marker += 8; // Skip past '"txId":"'
 8003156:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800315a:	3308      	adds	r3, #8
 800315c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
                char *txid_end = strchr(txid_marker, '\"');
 8003160:	2122      	movs	r1, #34	@ 0x22
 8003162:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8003166:	f005 fb7d 	bl	8008864 <strchr>
 800316a:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

                if (txid_end) {
 800316e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003172:	2b00      	cmp	r3, #0
 8003174:	d01f      	beq.n	80031b6 <Backend_GetReceipt+0x136>
                    size_t txid_len = txid_end - txid_marker;
 8003176:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800317a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
                    if (txid_len < sizeof(session.transaction_id)) {
 8003184:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8003188:	2b7f      	cmp	r3, #127	@ 0x7f
 800318a:	d814      	bhi.n	80031b6 <Backend_GetReceipt+0x136>
                        strncpy(session.transaction_id, txid_marker, txid_len);
 800318c:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8003190:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 8003194:	4824      	ldr	r0, [pc, #144]	@ (8003228 <Backend_GetReceipt+0x1a8>)
 8003196:	f005 fb84 	bl	80088a2 <strncpy>
                        session.transaction_id[txid_len] = '\0';
 800319a:	4a15      	ldr	r2, [pc, #84]	@ (80031f0 <Backend_GetReceipt+0x170>)
 800319c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80031a0:	4413      	add	r3, r2
 80031a2:	f603 63cd 	addw	r3, r3, #3789	@ 0xecd
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]

                        Debug_Printf("📜 TX ID: %s\r\n", session.transaction_id);
 80031aa:	491f      	ldr	r1, [pc, #124]	@ (8003228 <Backend_GetReceipt+0x1a8>)
 80031ac:	481f      	ldr	r0, [pc, #124]	@ (800322c <Backend_GetReceipt+0x1ac>)
 80031ae:	f7fe f913 	bl	80013d8 <Debug_Printf>
                        return true;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e016      	b.n	80031e4 <Backend_GetReceipt+0x164>
                    }
                }
            }

            // If we got here, processing is false but no txId (shouldn't happen)
            Debug_Printf("⚠️ Processing complete but no transaction ID found\r\n");
 80031b6:	481e      	ldr	r0, [pc, #120]	@ (8003230 <Backend_GetReceipt+0x1b0>)
 80031b8:	f7fe f90e 	bl	80013d8 <Debug_Printf>
            return false;
 80031bc:	2300      	movs	r3, #0
 80031be:	e011      	b.n	80031e4 <Backend_GetReceipt+0x164>

        } else if (strncmp(processing_marker, "true", 4) == 0) {
 80031c0:	2204      	movs	r2, #4
 80031c2:	491c      	ldr	r1, [pc, #112]	@ (8003234 <Backend_GetReceipt+0x1b4>)
 80031c4:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80031c8:	f005 fb59 	bl	800887e <strncmp>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d104      	bne.n	80031dc <Backend_GetReceipt+0x15c>
            Debug_Printf("⏳ Still processing on blockchain...\r\n");
 80031d2:	4819      	ldr	r0, [pc, #100]	@ (8003238 <Backend_GetReceipt+0x1b8>)
 80031d4:	f7fe f900 	bl	80013d8 <Debug_Printf>
            return false;
 80031d8:	2300      	movs	r3, #0
 80031da:	e003      	b.n	80031e4 <Backend_GetReceipt+0x164>
        }
    }

    Debug_Printf("⚠️ Could not parse processing status\r\n");
 80031dc:	4817      	ldr	r0, [pc, #92]	@ (800323c <Backend_GetReceipt+0x1bc>)
 80031de:	f7fe f8fb 	bl	80013d8 <Debug_Printf>
    return false;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20001294 	.word	0x20001294
 80031f4:	200021e1 	.word	0x200021e1
 80031f8:	0800a584 	.word	0x0800a584
 80031fc:	0800a5a0 	.word	0x0800a5a0
 8003200:	0800a3b4 	.word	0x0800a3b4
 8003204:	200057c0 	.word	0x200057c0
 8003208:	08009d70 	.word	0x08009d70
 800320c:	2000028c 	.word	0x2000028c
 8003210:	200057c3 	.word	0x200057c3
 8003214:	0800a5ac 	.word	0x0800a5ac
 8003218:	0800a5c8 	.word	0x0800a5c8
 800321c:	0800a5d8 	.word	0x0800a5d8
 8003220:	0800a5e0 	.word	0x0800a5e0
 8003224:	0800a5f8 	.word	0x0800a5f8
 8003228:	20002161 	.word	0x20002161
 800322c:	0800a604 	.word	0x0800a604
 8003230:	0800a618 	.word	0x0800a618
 8003234:	08009ed4 	.word	0x08009ed4
 8003238:	0800a654 	.word	0x0800a654
 800323c:	0800a67c 	.word	0x0800a67c

08003240 <Backend_SendReceiptEmail>:

/**
  * @brief  Send receipt via email
  */
bool Backend_SendReceiptEmail(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 8003246:	b086      	sub	sp, #24
 8003248:	af04      	add	r7, sp, #16
    HTTP_Response response;

    snprintf(json_buffer, sizeof(json_buffer),
             "{\"aadhaar\":\"%s\",\"voterId\":\"%s\",\"transactionId\":\"%s\",\"electionId\":\"%s\"}",
             session.aadhaar, session.voter_id, session.transaction_id,
             session.elections[session.selected_election_idx].id);
 800324a:	4b1d      	ldr	r3, [pc, #116]	@ (80032c0 <Backend_SendReceiptEmail+0x80>)
 800324c:	f893 38c2 	ldrb.w	r3, [r3, #2242]	@ 0x8c2
 8003250:	461a      	mov	r2, r3
 8003252:	4613      	mov	r3, r2
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	1a9b      	subs	r3, r3, r2
 8003258:	015b      	lsls	r3, r3, #5
 800325a:	4a19      	ldr	r2, [pc, #100]	@ (80032c0 <Backend_SendReceiptEmail+0x80>)
 800325c:	4413      	add	r3, r2
 800325e:	3301      	adds	r3, #1
    snprintf(json_buffer, sizeof(json_buffer),
 8003260:	9302      	str	r3, [sp, #8]
 8003262:	4b18      	ldr	r3, [pc, #96]	@ (80032c4 <Backend_SendReceiptEmail+0x84>)
 8003264:	9301      	str	r3, [sp, #4]
 8003266:	4b18      	ldr	r3, [pc, #96]	@ (80032c8 <Backend_SendReceiptEmail+0x88>)
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <Backend_SendReceiptEmail+0x8c>)
 800326c:	4a18      	ldr	r2, [pc, #96]	@ (80032d0 <Backend_SendReceiptEmail+0x90>)
 800326e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003272:	4818      	ldr	r0, [pc, #96]	@ (80032d4 <Backend_SendReceiptEmail+0x94>)
 8003274:	f005 fa5a 	bl	800872c <sniprintf>

    Debug_Printf("📡 POST %s\r\n", API_SEND_EMAIL);
 8003278:	4917      	ldr	r1, [pc, #92]	@ (80032d8 <Backend_SendReceiptEmail+0x98>)
 800327a:	4818      	ldr	r0, [pc, #96]	@ (80032dc <Backend_SendReceiptEmail+0x9c>)
 800327c:	f7fe f8ac 	bl	80013d8 <Debug_Printf>

    if (!ESP32_HTTP_POST(&esp32, BACKEND_HOST, BACKEND_PORT, API_SEND_EMAIL, json_buffer, &response)) {
 8003280:	f107 0308 	add.w	r3, r7, #8
 8003284:	3b08      	subs	r3, #8
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	4b12      	ldr	r3, [pc, #72]	@ (80032d4 <Backend_SendReceiptEmail+0x94>)
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	4b12      	ldr	r3, [pc, #72]	@ (80032d8 <Backend_SendReceiptEmail+0x98>)
 800328e:	f240 12bb 	movw	r2, #443	@ 0x1bb
 8003292:	4913      	ldr	r1, [pc, #76]	@ (80032e0 <Backend_SendReceiptEmail+0xa0>)
 8003294:	4813      	ldr	r0, [pc, #76]	@ (80032e4 <Backend_SendReceiptEmail+0xa4>)
 8003296:	f7fd fd85 	bl	8000da4 <ESP32_HTTP_POST>
 800329a:	4603      	mov	r3, r0
 800329c:	f083 0301 	eor.w	r3, r3, #1
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <Backend_SendReceiptEmail+0x6a>
        return false;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e003      	b.n	80032b2 <Backend_SendReceiptEmail+0x72>
    }

    return response.success;
 80032aa:	f107 0308 	add.w	r3, r7, #8
 80032ae:	f813 3c06 	ldrb.w	r3, [r3, #-6]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	f507 5780 	add.w	r7, r7, #4096	@ 0x1000
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20001294 	.word	0x20001294
 80032c4:	20002161 	.word	0x20002161
 80032c8:	20001b64 	.word	0x20001b64
 80032cc:	20001b57 	.word	0x20001b57
 80032d0:	0800a6a8 	.word	0x0800a6a8
 80032d4:	20002228 	.word	0x20002228
 80032d8:	0800a6f0 	.word	0x0800a6f0
 80032dc:	0800a4b0 	.word	0x0800a4b0
 80032e0:	08009d70 	.word	0x08009d70
 80032e4:	2000028c 	.word	0x2000028c

080032e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032ee:	f001 fd3e 	bl	8004d6e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032f2:	f000 f959 	bl	80035a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032f6:	f000 fa5b 	bl	80037b0 <MX_GPIO_Init>
  MX_DMA_Init();
 80032fa:	f000 fa2b 	bl	8003754 <MX_DMA_Init>
  MX_USART1_UART_Init();   // ← R307 UART
 80032fe:	f000 f9c9 	bl	8003694 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();   // ← ESP3
 8003302:	f000 f9f7 	bl	80036f4 <MX_USART2_UART_Init>
  MX_RNG_Init();
 8003306:	f000 f9b1 	bl	800366c <MX_RNG_Init>
  MX_USART1_UART_Init();
 800330a:	f000 f9c3 	bl	8003694 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
    HAL_Delay(3000);  // Wait for ESP32 boot
 800330e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003312:	f001 fda1 	bl	8004e58 <HAL_Delay>
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8003316:	f3ef 8308 	mrs	r3, MSP
 800331a:	613b      	str	r3, [r7, #16]
  return(result);
 800331c:	693b      	ldr	r3, [r7, #16]
    uint32_t stack_ptr = __get_MSP();
 800331e:	617b      	str	r3, [r7, #20]

    Debug_Printf("\r\n=== MEMORY DEBUG ===\r\n");
 8003320:	487c      	ldr	r0, [pc, #496]	@ (8003514 <main+0x22c>)
 8003322:	f7fe f859 	bl	80013d8 <Debug_Printf>
    Debug_Printf("Stack Pointer: 0x%08X\r\n", stack_ptr);
 8003326:	6979      	ldr	r1, [r7, #20]
 8003328:	487b      	ldr	r0, [pc, #492]	@ (8003518 <main+0x230>)
 800332a:	f7fe f855 	bl	80013d8 <Debug_Printf>
    Debug_Printf("session addr:  0x%08X (size: %d)\r\n", (uint32_t)&session, sizeof(session));
 800332e:	4b7b      	ldr	r3, [pc, #492]	@ (800351c <main+0x234>)
 8003330:	f640 7292 	movw	r2, #3986	@ 0xf92
 8003334:	4619      	mov	r1, r3
 8003336:	487a      	ldr	r0, [pc, #488]	@ (8003520 <main+0x238>)
 8003338:	f7fe f84e 	bl	80013d8 <Debug_Printf>
    Debug_Printf("json_buffer:   0x%08X\r\n", (uint32_t)&json_buffer);
 800333c:	4b79      	ldr	r3, [pc, #484]	@ (8003524 <main+0x23c>)
 800333e:	4619      	mov	r1, r3
 8003340:	4879      	ldr	r0, [pc, #484]	@ (8003528 <main+0x240>)
 8003342:	f7fe f849 	bl	80013d8 <Debug_Printf>
    Debug_Printf("Free RAM estimate: %d bytes\r\n\r\n", stack_ptr - (uint32_t)&json_buffer);
 8003346:	4a77      	ldr	r2, [pc, #476]	@ (8003524 <main+0x23c>)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	4619      	mov	r1, r3
 800334e:	4877      	ldr	r0, [pc, #476]	@ (800352c <main+0x244>)
 8003350:	f7fe f842 	bl	80013d8 <Debug_Printf>

    Debug_Printf("\r\n\r\n");
 8003354:	4876      	ldr	r0, [pc, #472]	@ (8003530 <main+0x248>)
 8003356:	f7fe f83f 	bl	80013d8 <Debug_Printf>
    Debug_Printf("╔══════════════════════════════════════════════════════╗\r\n");
 800335a:	4876      	ldr	r0, [pc, #472]	@ (8003534 <main+0x24c>)
 800335c:	f7fe f83c 	bl	80013d8 <Debug_Printf>
    Debug_Printf("║  BLOCKCHAIN E-VOTING TERMINAL v3.0                  ║\r\n");
 8003360:	4875      	ldr	r0, [pc, #468]	@ (8003538 <main+0x250>)
 8003362:	f7fe f839 	bl	80013d8 <Debug_Printf>
    Debug_Printf("║  Production Ready - Backend Integrated               ║\r\n");
 8003366:	4875      	ldr	r0, [pc, #468]	@ (800353c <main+0x254>)
 8003368:	f7fe f836 	bl	80013d8 <Debug_Printf>
    Debug_Printf("╚══════════════════════════════════════════════════════╝\r\n\r\n");
 800336c:	4874      	ldr	r0, [pc, #464]	@ (8003540 <main+0x258>)
 800336e:	f7fe f833 	bl	80013d8 <Debug_Printf>

    // Initialize ESP32
    Debug_Printf("📡 Initializing ESP32...\r\n");
 8003372:	4874      	ldr	r0, [pc, #464]	@ (8003544 <main+0x25c>)
 8003374:	f7fe f830 	bl	80013d8 <Debug_Printf>
    if (!ESP32_Init(&esp32, &huart2)) {
 8003378:	4973      	ldr	r1, [pc, #460]	@ (8003548 <main+0x260>)
 800337a:	4874      	ldr	r0, [pc, #464]	@ (800354c <main+0x264>)
 800337c:	f7fd f95a 	bl	8000634 <ESP32_Init>
 8003380:	4603      	mov	r3, r0
 8003382:	f083 0301 	eor.w	r3, r3, #1
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	d007      	beq.n	800339c <main+0xb4>
        Debug_Printf("❌ ESP32 init failed!\r\n");
 800338c:	4870      	ldr	r0, [pc, #448]	@ (8003550 <main+0x268>)
 800338e:	f7fe f823 	bl	80013d8 <Debug_Printf>
        while(1) HAL_Delay(1000);
 8003392:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003396:	f001 fd5f 	bl	8004e58 <HAL_Delay>
 800339a:	e7fa      	b.n	8003392 <main+0xaa>
    }
    Debug_Printf("✅ ESP32 OK!\r\n\r\n");
 800339c:	486d      	ldr	r0, [pc, #436]	@ (8003554 <main+0x26c>)
 800339e:	f7fe f81b 	bl	80013d8 <Debug_Printf>

    // Initialize LCD
    Debug_Printf("🖥️ Initializing LCD...\r\n");
 80033a2:	486d      	ldr	r0, [pc, #436]	@ (8003558 <main+0x270>)
 80033a4:	f7fe f818 	bl	80013d8 <Debug_Printf>
    HAL_UART_Transmit(&huart2, (uint8_t*)"LCD_INIT\n", 9, 100);
 80033a8:	2364      	movs	r3, #100	@ 0x64
 80033aa:	2209      	movs	r2, #9
 80033ac:	496b      	ldr	r1, [pc, #428]	@ (800355c <main+0x274>)
 80033ae:	4866      	ldr	r0, [pc, #408]	@ (8003548 <main+0x260>)
 80033b0:	f003 fc6b 	bl	8006c8a <HAL_UART_Transmit>
    HAL_Delay(500);
 80033b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80033b8:	f001 fd4e 	bl	8004e58 <HAL_Delay>
    Debug_Printf("✅ LCD Ready!\r\n\r\n");
 80033bc:	4868      	ldr	r0, [pc, #416]	@ (8003560 <main+0x278>)
 80033be:	f7fe f80b 	bl	80013d8 <Debug_Printf>

    // Initialize Keypad
    Debug_Printf("⌨️ Initializing Keypad...\r\n");
 80033c2:	4868      	ldr	r0, [pc, #416]	@ (8003564 <main+0x27c>)
 80033c4:	f7fe f808 	bl	80013d8 <Debug_Printf>
    Keypad_Init();
 80033c8:	f7fd ff14 	bl	80011f4 <Keypad_Init>
    Debug_Printf("✅ Keypad Ready!\r\n\r\n");
 80033cc:	4866      	ldr	r0, [pc, #408]	@ (8003568 <main+0x280>)
 80033ce:	f7fe f803 	bl	80013d8 <Debug_Printf>

    // Initialize R307
    Debug_Printf("🔍 Initializing R307 Fingerprint...\r\n");
 80033d2:	4866      	ldr	r0, [pc, #408]	@ (800356c <main+0x284>)
 80033d4:	f7fe f800 	bl	80013d8 <Debug_Printf>
    if (!R307_Init(&fingerprint, &huart1)) {
 80033d8:	4965      	ldr	r1, [pc, #404]	@ (8003570 <main+0x288>)
 80033da:	4866      	ldr	r0, [pc, #408]	@ (8003574 <main+0x28c>)
 80033dc:	f000 fa80 	bl	80038e0 <R307_Init>
 80033e0:	4603      	mov	r3, r0
 80033e2:	f083 0301 	eor.w	r3, r3, #1
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <main+0x10c>
        Debug_Printf("⚠️ R307 not detected\r\n\r\n");
 80033ec:	4862      	ldr	r0, [pc, #392]	@ (8003578 <main+0x290>)
 80033ee:	f7fd fff3 	bl	80013d8 <Debug_Printf>
 80033f2:	e002      	b.n	80033fa <main+0x112>
    } else {
        Debug_Printf("✅ R307 Ready!\r\n\r\n");
 80033f4:	4861      	ldr	r0, [pc, #388]	@ (800357c <main+0x294>)
 80033f6:	f7fd ffef 	bl	80013d8 <Debug_Printf>
    }

    // Connect WiFi
    Debug_Printf("📶 Connecting to WiFi: %s\r\n", WIFI_SSID);
 80033fa:	4961      	ldr	r1, [pc, #388]	@ (8003580 <main+0x298>)
 80033fc:	4861      	ldr	r0, [pc, #388]	@ (8003584 <main+0x29c>)
 80033fe:	f7fd ffeb 	bl	80013d8 <Debug_Printf>
    LCD_Clear();
 8003402:	f7fe f83f 	bl	8001484 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8003406:	2100      	movs	r1, #0
 8003408:	2000      	movs	r0, #0
 800340a:	f7fe f84d 	bl	80014a8 <LCD_SetCursor>
    LCD_Print("Connecting WiFi");
 800340e:	485e      	ldr	r0, [pc, #376]	@ (8003588 <main+0x2a0>)
 8003410:	f7fe f806 	bl	8001420 <LCD_Print>

    if (!ESP32_ConnectWiFi(&esp32, WIFI_SSID, WIFI_PASSWORD)) {
 8003414:	4a5d      	ldr	r2, [pc, #372]	@ (800358c <main+0x2a4>)
 8003416:	495a      	ldr	r1, [pc, #360]	@ (8003580 <main+0x298>)
 8003418:	484c      	ldr	r0, [pc, #304]	@ (800354c <main+0x264>)
 800341a:	f7fd fa89 	bl	8000930 <ESP32_ConnectWiFi>
 800341e:	4603      	mov	r3, r0
 8003420:	f083 0301 	eor.w	r3, r3, #1
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <main+0x158>
        Debug_Printf("❌ WiFi connection failed!\r\n");
 800342a:	4859      	ldr	r0, [pc, #356]	@ (8003590 <main+0x2a8>)
 800342c:	f7fd ffd4 	bl	80013d8 <Debug_Printf>
        Show_Error("WiFi Failed!");
 8003430:	4858      	ldr	r0, [pc, #352]	@ (8003594 <main+0x2ac>)
 8003432:	f7fe fa77 	bl	8001924 <Show_Error>
        while(1) HAL_Delay(1000);
 8003436:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800343a:	f001 fd0d 	bl	8004e58 <HAL_Delay>
 800343e:	e7fa      	b.n	8003436 <main+0x14e>
    }

    Debug_Printf("✅ WiFi connected!\r\n");
 8003440:	4855      	ldr	r0, [pc, #340]	@ (8003598 <main+0x2b0>)
 8003442:	f7fd ffc9 	bl	80013d8 <Debug_Printf>
    char ip[16];
    if (ESP32_GetIP(&esp32, ip)) {
 8003446:	463b      	mov	r3, r7
 8003448:	4619      	mov	r1, r3
 800344a:	4840      	ldr	r0, [pc, #256]	@ (800354c <main+0x264>)
 800344c:	f7fd fb30 	bl	8000ab0 <ESP32_GetIP>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d004      	beq.n	8003460 <main+0x178>
        Debug_Printf("🌐 IP Address: %s\r\n\r\n", ip);
 8003456:	463b      	mov	r3, r7
 8003458:	4619      	mov	r1, r3
 800345a:	4850      	ldr	r0, [pc, #320]	@ (800359c <main+0x2b4>)
 800345c:	f7fd ffbc 	bl	80013d8 <Debug_Printf>
    }

    Show_Success("System Ready!");
 8003460:	484f      	ldr	r0, [pc, #316]	@ (80035a0 <main+0x2b8>)
 8003462:	f7fe fa83 	bl	800196c <Show_Success>

    // Initialize voting session
    Reset_Session();
 8003466:	f7fe f879 	bl	800155c <Reset_Session>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
		switch (session.state) {
 800346a:	4b2c      	ldr	r3, [pc, #176]	@ (800351c <main+0x234>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b0d      	cmp	r3, #13
 8003470:	d84b      	bhi.n	800350a <main+0x222>
 8003472:	a201      	add	r2, pc, #4	@ (adr r2, 8003478 <main+0x190>)
 8003474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003478:	080034b1 	.word	0x080034b1
 800347c:	080034bd 	.word	0x080034bd
 8003480:	080034c3 	.word	0x080034c3
 8003484:	080034c9 	.word	0x080034c9
 8003488:	080034cf 	.word	0x080034cf
 800348c:	080034d5 	.word	0x080034d5
 8003490:	080034db 	.word	0x080034db
 8003494:	080034e1 	.word	0x080034e1
 8003498:	080034e7 	.word	0x080034e7
 800349c:	080034ed 	.word	0x080034ed
 80034a0:	080034f3 	.word	0x080034f3
 80034a4:	080034f9 	.word	0x080034f9
 80034a8:	080034ff 	.word	0x080034ff
 80034ac:	08003505 	.word	0x08003505
				case STATE_SELECT_ELECTION:
					State_SelectElection();
 80034b0:	f7fe fa86 	bl	80019c0 <State_SelectElection>
					Debug_Printf("Checking Transition...\r\n");
 80034b4:	483b      	ldr	r0, [pc, #236]	@ (80035a4 <main+0x2bc>)
 80034b6:	f7fd ff8f 	bl	80013d8 <Debug_Printf>
					break;
 80034ba:	e029      	b.n	8003510 <main+0x228>

				case STATE_ENTER_AADHAAR:
					State_EnterAadhaar();  // ← Just this, no debug, no delays!
 80034bc:	f7fe fb04 	bl	8001ac8 <State_EnterAadhaar>
					break;
 80034c0:	e026      	b.n	8003510 <main+0x228>

				case STATE_ENTER_VOTER_ID:
					State_EnterVoterID();
 80034c2:	f7fe fb39 	bl	8001b38 <State_EnterVoterID>
					break;
 80034c6:	e023      	b.n	8003510 <main+0x228>

				case STATE_SCAN_FINGERPRINT:
					State_ScanFingerprint();
 80034c8:	f7fe fb66 	bl	8001b98 <State_ScanFingerprint>
					break;
 80034cc:	e020      	b.n	8003510 <main+0x228>

				case STATE_VERIFY_IDENTITY:
					State_VerifyIdentity();
 80034ce:	f7fe fbf5 	bl	8001cbc <State_VerifyIdentity>
					break;
 80034d2:	e01d      	b.n	8003510 <main+0x228>

				case STATE_SEND_OTP:
					State_SendOTP();
 80034d4:	f7fe fc48 	bl	8001d68 <State_SendOTP>
					break;
 80034d8:	e01a      	b.n	8003510 <main+0x228>

				case STATE_ENTER_OTP:
					State_EnterOTP();
 80034da:	f7fe fc8b 	bl	8001df4 <State_EnterOTP>
					break;
 80034de:	e017      	b.n	8003510 <main+0x228>

				case STATE_VERIFY_OTP:
					State_VerifyOTP();
 80034e0:	f7fe fcb8 	bl	8001e54 <State_VerifyOTP>
					break;
 80034e4:	e014      	b.n	8003510 <main+0x228>

				case STATE_SELECT_CANDIDATE:
					State_SelectCandidate();
 80034e6:	f7fe fd57 	bl	8001f98 <State_SelectCandidate>
					break;
 80034ea:	e011      	b.n	8003510 <main+0x228>

				case STATE_CONFIRM_VOTE:
					State_ConfirmVote();
 80034ec:	f7ff f9f2 	bl	80028d4 <State_ConfirmVote>
					break;
 80034f0:	e00e      	b.n	8003510 <main+0x228>

				case STATE_CAST_VOTE:
					State_CastVote();
 80034f2:	f7ff fa57 	bl	80029a4 <State_CastVote>
					break;
 80034f6:	e00b      	b.n	8003510 <main+0x228>

				case STATE_WAIT_RECEIPT:
					State_WaitReceipt();
 80034f8:	f7ff fa8c 	bl	8002a14 <State_WaitReceipt>
					break;
 80034fc:	e008      	b.n	8003510 <main+0x228>

				case STATE_SHOW_RECEIPT:
					State_ShowReceipt();
 80034fe:	f7ff fad7 	bl	8002ab0 <State_ShowReceipt>
					break;
 8003502:	e005      	b.n	8003510 <main+0x228>

				case STATE_COMPLETE:
					Reset_Session();
 8003504:	f7fe f82a 	bl	800155c <Reset_Session>
					break;
 8003508:	e002      	b.n	8003510 <main+0x228>

				default:
					Reset_Session();
 800350a:	f7fe f827 	bl	800155c <Reset_Session>
					break;
 800350e:	bf00      	nop
		switch (session.state) {
 8003510:	e7ab      	b.n	800346a <main+0x182>
 8003512:	bf00      	nop
 8003514:	0800a714 	.word	0x0800a714
 8003518:	0800a730 	.word	0x0800a730
 800351c:	20001294 	.word	0x20001294
 8003520:	0800a748 	.word	0x0800a748
 8003524:	20002228 	.word	0x20002228
 8003528:	0800a76c 	.word	0x0800a76c
 800352c:	0800a784 	.word	0x0800a784
 8003530:	0800a7a4 	.word	0x0800a7a4
 8003534:	0800a7ac 	.word	0x0800a7ac
 8003538:	0800a858 	.word	0x0800a858
 800353c:	0800a898 	.word	0x0800a898
 8003540:	0800a8d8 	.word	0x0800a8d8
 8003544:	0800a988 	.word	0x0800a988
 8003548:	20000114 	.word	0x20000114
 800354c:	2000028c 	.word	0x2000028c
 8003550:	0800a9a8 	.word	0x0800a9a8
 8003554:	0800a9c4 	.word	0x0800a9c4
 8003558:	0800a9d8 	.word	0x0800a9d8
 800355c:	0800a9f8 	.word	0x0800a9f8
 8003560:	0800aa04 	.word	0x0800aa04
 8003564:	0800aa18 	.word	0x0800aa18
 8003568:	0800aa38 	.word	0x0800aa38
 800356c:	0800aa50 	.word	0x0800aa50
 8003570:	2000008c 	.word	0x2000008c
 8003574:	20000274 	.word	0x20000274
 8003578:	0800aa78 	.word	0x0800aa78
 800357c:	0800aa98 	.word	0x0800aa98
 8003580:	0800aaac 	.word	0x0800aaac
 8003584:	0800aabc 	.word	0x0800aabc
 8003588:	0800aadc 	.word	0x0800aadc
 800358c:	0800aaec 	.word	0x0800aaec
 8003590:	0800aaf8 	.word	0x0800aaf8
 8003594:	0800ab18 	.word	0x0800ab18
 8003598:	0800ab28 	.word	0x0800ab28
 800359c:	0800ab40 	.word	0x0800ab40
 80035a0:	0800ab58 	.word	0x0800ab58
 80035a4:	0800ab68 	.word	0x0800ab68

080035a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b096      	sub	sp, #88	@ 0x58
 80035ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035ae:	f107 0314 	add.w	r3, r7, #20
 80035b2:	2244      	movs	r2, #68	@ 0x44
 80035b4:	2100      	movs	r1, #0
 80035b6:	4618      	mov	r0, r3
 80035b8:	f005 f94c 	bl	8008854 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035bc:	463b      	mov	r3, r7
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	605a      	str	r2, [r3, #4]
 80035c4:	609a      	str	r2, [r3, #8]
 80035c6:	60da      	str	r2, [r3, #12]
 80035c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80035ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80035ce:	f002 f931 	bl	8005834 <HAL_PWREx_ControlVoltageScaling>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80035d8:	f000 f958 	bl	800388c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80035dc:	f002 f90c 	bl	80057f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80035e0:	4b21      	ldr	r3, [pc, #132]	@ (8003668 <SystemClock_Config+0xc0>)
 80035e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e6:	4a20      	ldr	r2, [pc, #128]	@ (8003668 <SystemClock_Config+0xc0>)
 80035e8:	f023 0318 	bic.w	r3, r3, #24
 80035ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80035f0:	2314      	movs	r3, #20
 80035f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80035f4:	2301      	movs	r3, #1
 80035f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80035f8:	2301      	movs	r3, #1
 80035fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003600:	2360      	movs	r3, #96	@ 0x60
 8003602:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003604:	2302      	movs	r3, #2
 8003606:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003608:	2301      	movs	r3, #1
 800360a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800360c:	2301      	movs	r3, #1
 800360e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8003610:	2310      	movs	r3, #16
 8003612:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003614:	2307      	movs	r3, #7
 8003616:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003618:	2302      	movs	r3, #2
 800361a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800361c:	2302      	movs	r3, #2
 800361e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003620:	f107 0314 	add.w	r3, r7, #20
 8003624:	4618      	mov	r0, r3
 8003626:	f002 f95b 	bl	80058e0 <HAL_RCC_OscConfig>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003630:	f000 f92c 	bl	800388c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003634:	230f      	movs	r3, #15
 8003636:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003638:	2303      	movs	r3, #3
 800363a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800363c:	2300      	movs	r3, #0
 800363e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003640:	2300      	movs	r3, #0
 8003642:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003644:	2300      	movs	r3, #0
 8003646:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003648:	463b      	mov	r3, r7
 800364a:	2101      	movs	r1, #1
 800364c:	4618      	mov	r0, r3
 800364e:	f002 fd5b 	bl	8006108 <HAL_RCC_ClockConfig>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003658:	f000 f918 	bl	800388c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800365c:	f003 f96e 	bl	800693c <HAL_RCCEx_EnableMSIPLLMode>
}
 8003660:	bf00      	nop
 8003662:	3758      	adds	r7, #88	@ 0x58
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40021000 	.word	0x40021000

0800366c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_Init 0 */
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */
  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8003670:	4b06      	ldr	r3, [pc, #24]	@ (800368c <MX_RNG_Init+0x20>)
 8003672:	4a07      	ldr	r2, [pc, #28]	@ (8003690 <MX_RNG_Init+0x24>)
 8003674:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8003676:	4805      	ldr	r0, [pc, #20]	@ (800368c <MX_RNG_Init+0x20>)
 8003678:	f003 fa62 	bl	8006b40 <HAL_RNG_Init>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8003682:	f000 f903 	bl	800388c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */
  /* USER CODE END RNG_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	2000007c 	.word	0x2000007c
 8003690:	50060800 	.word	0x50060800

08003694 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003698:	4b14      	ldr	r3, [pc, #80]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 800369a:	4a15      	ldr	r2, [pc, #84]	@ (80036f0 <MX_USART1_UART_Init+0x5c>)
 800369c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 800369e:	4b13      	ldr	r3, [pc, #76]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036a0:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80036a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036a6:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036ac:	4b0f      	ldr	r3, [pc, #60]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80036b2:	4b0e      	ldr	r3, [pc, #56]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036ba:	220c      	movs	r2, #12
 80036bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036be:	4b0b      	ldr	r3, [pc, #44]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036c4:	4b09      	ldr	r3, [pc, #36]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036ca:	4b08      	ldr	r3, [pc, #32]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036d0:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036d6:	4805      	ldr	r0, [pc, #20]	@ (80036ec <MX_USART1_UART_Init+0x58>)
 80036d8:	f003 fa89 	bl	8006bee <HAL_UART_Init>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80036e2:	f000 f8d3 	bl	800388c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80036e6:	bf00      	nop
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	2000008c 	.word	0x2000008c
 80036f0:	40013800 	.word	0x40013800

080036f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036f8:	4b14      	ldr	r3, [pc, #80]	@ (800374c <MX_USART2_UART_Init+0x58>)
 80036fa:	4a15      	ldr	r2, [pc, #84]	@ (8003750 <MX_USART2_UART_Init+0x5c>)
 80036fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80036fe:	4b13      	ldr	r3, [pc, #76]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003700:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003704:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003706:	4b11      	ldr	r3, [pc, #68]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003708:	2200      	movs	r2, #0
 800370a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800370c:	4b0f      	ldr	r3, [pc, #60]	@ (800374c <MX_USART2_UART_Init+0x58>)
 800370e:	2200      	movs	r2, #0
 8003710:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003712:	4b0e      	ldr	r3, [pc, #56]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003714:	2200      	movs	r2, #0
 8003716:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003718:	4b0c      	ldr	r3, [pc, #48]	@ (800374c <MX_USART2_UART_Init+0x58>)
 800371a:	220c      	movs	r2, #12
 800371c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800371e:	4b0b      	ldr	r3, [pc, #44]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003720:	2200      	movs	r2, #0
 8003722:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003724:	4b09      	ldr	r3, [pc, #36]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003726:	2200      	movs	r2, #0
 8003728:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800372a:	4b08      	ldr	r3, [pc, #32]	@ (800374c <MX_USART2_UART_Init+0x58>)
 800372c:	2200      	movs	r2, #0
 800372e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003730:	4b06      	ldr	r3, [pc, #24]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003732:	2200      	movs	r2, #0
 8003734:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003736:	4805      	ldr	r0, [pc, #20]	@ (800374c <MX_USART2_UART_Init+0x58>)
 8003738:	f003 fa59 	bl	8006bee <HAL_UART_Init>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003742:	f000 f8a3 	bl	800388c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 8003746:	bf00      	nop
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000114 	.word	0x20000114
 8003750:	40004400 	.word	0x40004400

08003754 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800375a:	4b14      	ldr	r3, [pc, #80]	@ (80037ac <MX_DMA_Init+0x58>)
 800375c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800375e:	4a13      	ldr	r2, [pc, #76]	@ (80037ac <MX_DMA_Init+0x58>)
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	6493      	str	r3, [r2, #72]	@ 0x48
 8003766:	4b11      	ldr	r3, [pc, #68]	@ (80037ac <MX_DMA_Init+0x58>)
 8003768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	607b      	str	r3, [r7, #4]
 8003770:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003772:	2200      	movs	r2, #0
 8003774:	2100      	movs	r1, #0
 8003776:	200e      	movs	r0, #14
 8003778:	f001 fc6d 	bl	8005056 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800377c:	200e      	movs	r0, #14
 800377e:	f001 fc86 	bl	800508e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003782:	2200      	movs	r2, #0
 8003784:	2100      	movs	r1, #0
 8003786:	200f      	movs	r0, #15
 8003788:	f001 fc65 	bl	8005056 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800378c:	200f      	movs	r0, #15
 800378e:	f001 fc7e 	bl	800508e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003792:	2200      	movs	r2, #0
 8003794:	2100      	movs	r1, #0
 8003796:	2010      	movs	r0, #16
 8003798:	f001 fc5d 	bl	8005056 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800379c:	2010      	movs	r0, #16
 800379e:	f001 fc76 	bl	800508e <HAL_NVIC_EnableIRQ>

}
 80037a2:	bf00      	nop
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40021000 	.word	0x40021000

080037b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b088      	sub	sp, #32
 80037b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b6:	f107 030c 	add.w	r3, r7, #12
 80037ba:	2200      	movs	r2, #0
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	605a      	str	r2, [r3, #4]
 80037c0:	609a      	str	r2, [r3, #8]
 80037c2:	60da      	str	r2, [r3, #12]
 80037c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ca:	4a2e      	ldr	r2, [pc, #184]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	60bb      	str	r3, [r7, #8]
 80037dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037de:	4b29      	ldr	r3, [pc, #164]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e2:	4a28      	ldr	r2, [pc, #160]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037ea:	4b26      	ldr	r3, [pc, #152]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	607b      	str	r3, [r7, #4]
 80037f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f6:	4b23      	ldr	r3, [pc, #140]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fa:	4a22      	ldr	r2, [pc, #136]	@ (8003884 <MX_GPIO_Init+0xd4>)
 80037fc:	f043 0302 	orr.w	r3, r3, #2
 8003800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003802:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <MX_GPIO_Init+0xd4>)
 8003804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800380e:	2200      	movs	r2, #0
 8003810:	2133      	movs	r1, #51	@ 0x33
 8003812:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003816:	f001 ffd7 	bl	80057c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 800381a:	2200      	movs	r2, #0
 800381c:	211b      	movs	r1, #27
 800381e:	481a      	ldr	r0, [pc, #104]	@ (8003888 <MX_GPIO_Init+0xd8>)
 8003820:	f001 ffd2 	bl	80057c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8003824:	2333      	movs	r3, #51	@ 0x33
 8003826:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003828:	2301      	movs	r3, #1
 800382a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003830:	2300      	movs	r3, #0
 8003832:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003834:	f107 030c 	add.w	r3, r7, #12
 8003838:	4619      	mov	r1, r3
 800383a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800383e:	f001 fe41 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8003842:	231b      	movs	r3, #27
 8003844:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003846:	2301      	movs	r3, #1
 8003848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800384e:	2300      	movs	r3, #0
 8003850:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003852:	f107 030c 	add.w	r3, r7, #12
 8003856:	4619      	mov	r1, r3
 8003858:	480b      	ldr	r0, [pc, #44]	@ (8003888 <MX_GPIO_Init+0xd8>)
 800385a:	f001 fe33 	bl	80054c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800385e:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8003862:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003864:	2300      	movs	r3, #0
 8003866:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003868:	2301      	movs	r3, #1
 800386a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386c:	f107 030c 	add.w	r3, r7, #12
 8003870:	4619      	mov	r1, r3
 8003872:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003876:	f001 fe25 	bl	80054c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800387a:	bf00      	nop
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	48000400 	.word	0x48000400

0800388c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003890:	b672      	cpsid	i
}
 8003892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003894:	bf00      	nop
 8003896:	e7fd      	b.n	8003894 <Error_Handler+0x8>

08003898 <R307_FlushUART>:
  * @brief  Flush UART RX buffer to remove stray bytes
  * @param  dev: Pointer to R307 handle
  * @note   THIS IS THE KEY FIX! Prevents buffer corruption
  ******************************************************************************/
void R307_FlushUART(R307_Handle *dev)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
    uint8_t dummy;
    uint32_t start_tick = HAL_GetTick();
 80038a0:	f001 face 	bl	8004e40 <HAL_GetTick>
 80038a4:	60f8      	str	r0, [r7, #12]

    // Read and discard all pending bytes (max 100ms timeout)
    while ((HAL_GetTick() - start_tick) < 100) {
 80038a6:	e00a      	b.n	80038be <R307_FlushUART+0x26>
        if (HAL_UART_Receive(dev->huart, &dummy, 1, 1) != HAL_OK) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	f107 010b 	add.w	r1, r7, #11
 80038b0:	2301      	movs	r3, #1
 80038b2:	2201      	movs	r2, #1
 80038b4:	f003 fa7c 	bl	8006db0 <HAL_UART_Receive>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d107      	bne.n	80038ce <R307_FlushUART+0x36>
    while ((HAL_GetTick() - start_tick) < 100) {
 80038be:	f001 fabf 	bl	8004e40 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b63      	cmp	r3, #99	@ 0x63
 80038ca:	d9ed      	bls.n	80038a8 <R307_FlushUART+0x10>
 80038cc:	e000      	b.n	80038d0 <R307_FlushUART+0x38>
            break; // No more data available
 80038ce:	bf00      	nop
        }
    }

    // Small delay to ensure UART peripheral stabilizes
    HAL_Delay(10);
 80038d0:	200a      	movs	r0, #10
 80038d2:	f001 fac1 	bl	8004e58 <HAL_Delay>
}
 80038d6:	bf00      	nop
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
	...

080038e0 <R307_Init>:
  * @param  dev: Pointer to R307 handle
  * @param  huart: Pointer to UART handle
  * @retval true if successful
  ******************************************************************************/
bool R307_Init(R307_Handle *dev, UART_HandleTypeDef *huart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
    dev->huart = huart;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	683a      	ldr	r2, [r7, #0]
 80038ee:	601a      	str	r2, [r3, #0]
    dev->address = R307_DEFAULT_ADDR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f04f 32ff 	mov.w	r2, #4294967295
 80038f6:	605a      	str	r2, [r3, #4]
    dev->password = R307_DEFAULT_PASSWORD;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	609a      	str	r2, [r3, #8]

    /* Small delay for sensor initialization */
    HAL_Delay(500);
 80038fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003902:	f001 faa9 	bl	8004e58 <HAL_Delay>

    /* 🔧 FLUSH BUFFER BEFORE FIRST COMMAND */
    R307_FlushUART(dev);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff ffc6 	bl	8003898 <R307_FlushUART>

    /* Verify password */
    if (!R307_VerifyPassword(dev)) {
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f81d 	bl	800394c <R307_VerifyPassword>
 8003912:	4603      	mov	r3, r0
 8003914:	f083 0301 	eor.w	r3, r3, #1
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d004      	beq.n	8003928 <R307_Init+0x48>
        last_error = R307_ERR_COMM;
 800391e:	4b0a      	ldr	r3, [pc, #40]	@ (8003948 <R307_Init+0x68>)
 8003920:	22ff      	movs	r2, #255	@ 0xff
 8003922:	701a      	strb	r2, [r3, #0]
        return false;
 8003924:	2300      	movs	r3, #0
 8003926:	e00b      	b.n	8003940 <R307_Init+0x60>
    }

    /* Read system parameters */
    if (!R307_ReadSystemParameters(dev)) {
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8cf 	bl	8003acc <R307_ReadSystemParameters>
 800392e:	4603      	mov	r3, r0
 8003930:	f083 0301 	eor.w	r3, r3, #1
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d001      	beq.n	800393e <R307_Init+0x5e>
        return false;
 800393a:	2300      	movs	r3, #0
 800393c:	e000      	b.n	8003940 <R307_Init+0x60>
    }

    return true;
 800393e:	2301      	movs	r3, #1
}
 8003940:	4618      	mov	r0, r3
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	200067c6 	.word	0x200067c6

0800394c <R307_VerifyPassword>:
  * @brief  Verify sensor password
  * @param  dev: Pointer to R307 handle
  * @retval true if password correct
  ******************************************************************************/
bool R307_VerifyPassword(R307_Handle *dev)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
    uint8_t data[5];
    data[0] = R307_CMD_VERIFY_PWD;
 8003954:	2313      	movs	r3, #19
 8003956:	743b      	strb	r3, [r7, #16]
    data[1] = (dev->password >> 24) & 0xFF;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	0e1b      	lsrs	r3, r3, #24
 800395e:	b2db      	uxtb	r3, r3
 8003960:	747b      	strb	r3, [r7, #17]
    data[2] = (dev->password >> 16) & 0xFF;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	0c1b      	lsrs	r3, r3, #16
 8003968:	b2db      	uxtb	r3, r3
 800396a:	74bb      	strb	r3, [r7, #18]
    data[3] = (dev->password >> 8) & 0xFF;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	0a1b      	lsrs	r3, r3, #8
 8003972:	b2db      	uxtb	r3, r3
 8003974:	74fb      	strb	r3, [r7, #19]
    data[4] = dev->password & 0xFF;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	b2db      	uxtb	r3, r3
 800397c:	753b      	strb	r3, [r7, #20]

    if (!R307_SendPacket(dev, R307_COMMAND_PACKET, data, 5)) {
 800397e:	f107 0210 	add.w	r2, r7, #16
 8003982:	2305      	movs	r3, #5
 8003984:	2101      	movs	r1, #1
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f8f8 	bl	8003b7c <R307_SendPacket>
 800398c:	4603      	mov	r3, r0
 800398e:	f083 0301 	eor.w	r3, r3, #1
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <R307_VerifyPassword+0x50>
        return false;
 8003998:	2300      	movs	r3, #0
 800399a:	e019      	b.n	80039d0 <R307_VerifyPassword+0x84>
    }

    uint16_t len;
    if (!R307_ReceivePacket(dev, rx_buffer, &len)) {
 800399c:	f107 030e 	add.w	r3, r7, #14
 80039a0:	461a      	mov	r2, r3
 80039a2:	490d      	ldr	r1, [pc, #52]	@ (80039d8 <R307_VerifyPassword+0x8c>)
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 fa07 	bl	8003db8 <R307_ReceivePacket>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f083 0301 	eor.w	r3, r3, #1
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <R307_VerifyPassword+0x6e>
        return false;
 80039b6:	2300      	movs	r3, #0
 80039b8:	e00a      	b.n	80039d0 <R307_VerifyPassword+0x84>
    }

    last_error = rx_buffer[0];
 80039ba:	4b07      	ldr	r3, [pc, #28]	@ (80039d8 <R307_VerifyPassword+0x8c>)
 80039bc:	781a      	ldrb	r2, [r3, #0]
 80039be:	4b07      	ldr	r3, [pc, #28]	@ (80039dc <R307_VerifyPassword+0x90>)
 80039c0:	701a      	strb	r2, [r3, #0]
    return (rx_buffer[0] == R307_OK);
 80039c2:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <R307_VerifyPassword+0x8c>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	bf0c      	ite	eq
 80039ca:	2301      	moveq	r3, #1
 80039cc:	2300      	movne	r3, #0
 80039ce:	b2db      	uxtb	r3, r3
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3718      	adds	r7, #24
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	200067c8 	.word	0x200067c8
 80039dc:	200067c6 	.word	0x200067c6

080039e0 <R307_GetImage>:
  * @brief  Capture fingerprint image
  * @param  dev: Pointer to R307 handle
  * @retval true if image captured
  ******************************************************************************/
bool R307_GetImage(R307_Handle *dev)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
    /* 🔧 FLUSH BEFORE COMMAND - Prevents stray byte corruption */
    R307_FlushUART(dev);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff ff55 	bl	8003898 <R307_FlushUART>

    uint8_t data[1] = {R307_CMD_GEN_IMAGE};
 80039ee:	2301      	movs	r3, #1
 80039f0:	733b      	strb	r3, [r7, #12]

    if (!R307_SendPacket(dev, R307_COMMAND_PACKET, data, 1)) {
 80039f2:	f107 020c 	add.w	r2, r7, #12
 80039f6:	2301      	movs	r3, #1
 80039f8:	2101      	movs	r1, #1
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f8be 	bl	8003b7c <R307_SendPacket>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f083 0301 	eor.w	r3, r3, #1
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <R307_GetImage+0x30>
        return false;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	e019      	b.n	8003a44 <R307_GetImage+0x64>
    }

    uint16_t len;
    if (!R307_ReceivePacket(dev, rx_buffer, &len)) {
 8003a10:	f107 030a 	add.w	r3, r7, #10
 8003a14:	461a      	mov	r2, r3
 8003a16:	490d      	ldr	r1, [pc, #52]	@ (8003a4c <R307_GetImage+0x6c>)
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f9cd 	bl	8003db8 <R307_ReceivePacket>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	f083 0301 	eor.w	r3, r3, #1
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <R307_GetImage+0x4e>
        return false;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e00a      	b.n	8003a44 <R307_GetImage+0x64>
    }

    last_error = rx_buffer[0];
 8003a2e:	4b07      	ldr	r3, [pc, #28]	@ (8003a4c <R307_GetImage+0x6c>)
 8003a30:	781a      	ldrb	r2, [r3, #0]
 8003a32:	4b07      	ldr	r3, [pc, #28]	@ (8003a50 <R307_GetImage+0x70>)
 8003a34:	701a      	strb	r2, [r3, #0]
    return (rx_buffer[0] == R307_OK);
 8003a36:	4b05      	ldr	r3, [pc, #20]	@ (8003a4c <R307_GetImage+0x6c>)
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2301      	moveq	r3, #1
 8003a40:	2300      	movne	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	200067c8 	.word	0x200067c8
 8003a50:	200067c6 	.word	0x200067c6

08003a54 <R307_Image2Tz>:
  * @param  dev: Pointer to R307 handle
  * @param  buffer_id: R307_BUFFER_1 or R307_BUFFER_2
  * @retval true if successful
  ******************************************************************************/
bool R307_Image2Tz(R307_Handle *dev, uint8_t buffer_id)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	70fb      	strb	r3, [r7, #3]
    uint8_t data[2];
    data[0] = R307_CMD_IMG_2TZ;
 8003a60:	2302      	movs	r3, #2
 8003a62:	733b      	strb	r3, [r7, #12]
    data[1] = buffer_id;
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	737b      	strb	r3, [r7, #13]

    if (!R307_SendPacket(dev, R307_COMMAND_PACKET, data, 2)) {
 8003a68:	f107 020c 	add.w	r2, r7, #12
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	2101      	movs	r1, #1
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 f883 	bl	8003b7c <R307_SendPacket>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f083 0301 	eor.w	r3, r3, #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <R307_Image2Tz+0x32>
        return false;
 8003a82:	2300      	movs	r3, #0
 8003a84:	e019      	b.n	8003aba <R307_Image2Tz+0x66>
    }

    uint16_t len;
    if (!R307_ReceivePacket(dev, rx_buffer, &len)) {
 8003a86:	f107 030a 	add.w	r3, r7, #10
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	490d      	ldr	r1, [pc, #52]	@ (8003ac4 <R307_Image2Tz+0x70>)
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 f992 	bl	8003db8 <R307_ReceivePacket>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f083 0301 	eor.w	r3, r3, #1
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <R307_Image2Tz+0x50>
        return false;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e00a      	b.n	8003aba <R307_Image2Tz+0x66>
    }

    last_error = rx_buffer[0];
 8003aa4:	4b07      	ldr	r3, [pc, #28]	@ (8003ac4 <R307_Image2Tz+0x70>)
 8003aa6:	781a      	ldrb	r2, [r3, #0]
 8003aa8:	4b07      	ldr	r3, [pc, #28]	@ (8003ac8 <R307_Image2Tz+0x74>)
 8003aaa:	701a      	strb	r2, [r3, #0]
    return (rx_buffer[0] == R307_OK);
 8003aac:	4b05      	ldr	r3, [pc, #20]	@ (8003ac4 <R307_Image2Tz+0x70>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	bf0c      	ite	eq
 8003ab4:	2301      	moveq	r3, #1
 8003ab6:	2300      	movne	r3, #0
 8003ab8:	b2db      	uxtb	r3, r3
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	200067c8 	.word	0x200067c8
 8003ac8:	200067c6 	.word	0x200067c6

08003acc <R307_ReadSystemParameters>:
  * @brief  Read system parameters
  * @param  dev: Pointer to R307 handle
  * @retval true if successful
  ******************************************************************************/
bool R307_ReadSystemParameters(R307_Handle *dev)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
    uint8_t data[1] = {R307_CMD_READ_SYS_PARA};
 8003ad4:	230f      	movs	r3, #15
 8003ad6:	733b      	strb	r3, [r7, #12]

    if (!R307_SendPacket(dev, R307_COMMAND_PACKET, data, 1)) {
 8003ad8:	f107 020c 	add.w	r2, r7, #12
 8003adc:	2301      	movs	r3, #1
 8003ade:	2101      	movs	r1, #1
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f84b 	bl	8003b7c <R307_SendPacket>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f083 0301 	eor.w	r3, r3, #1
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <R307_ReadSystemParameters+0x2a>
        return false;
 8003af2:	2300      	movs	r3, #0
 8003af4:	e03a      	b.n	8003b6c <R307_ReadSystemParameters+0xa0>
    }

    uint16_t len;
    if (!R307_ReceivePacket(dev, rx_buffer, &len)) {
 8003af6:	f107 030a 	add.w	r3, r7, #10
 8003afa:	461a      	mov	r2, r3
 8003afc:	491d      	ldr	r1, [pc, #116]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f95a 	bl	8003db8 <R307_ReceivePacket>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f083 0301 	eor.w	r3, r3, #1
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <R307_ReadSystemParameters+0x48>
        return false;
 8003b10:	2300      	movs	r3, #0
 8003b12:	e02b      	b.n	8003b6c <R307_ReadSystemParameters+0xa0>
    }

    last_error = rx_buffer[0];
 8003b14:	4b17      	ldr	r3, [pc, #92]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b16:	781a      	ldrb	r2, [r3, #0]
 8003b18:	4b17      	ldr	r3, [pc, #92]	@ (8003b78 <R307_ReadSystemParameters+0xac>)
 8003b1a:	701a      	strb	r2, [r3, #0]
    if (rx_buffer[0] == R307_OK && len >= 16) {
 8003b1c:	4b15      	ldr	r3, [pc, #84]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d122      	bne.n	8003b6a <R307_ReadSystemParameters+0x9e>
 8003b24:	897b      	ldrh	r3, [r7, #10]
 8003b26:	2b0f      	cmp	r3, #15
 8003b28:	d91f      	bls.n	8003b6a <R307_ReadSystemParameters+0x9e>
        dev->library_size = (rx_buffer[5] << 8) | rx_buffer[6];
 8003b2a:	4b12      	ldr	r3, [pc, #72]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b2c:	795b      	ldrb	r3, [r3, #5]
 8003b2e:	b21b      	sxth	r3, r3
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	b21a      	sxth	r2, r3
 8003b34:	4b0f      	ldr	r3, [pc, #60]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b36:	799b      	ldrb	r3, [r3, #6]
 8003b38:	b21b      	sxth	r3, r3
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	b21b      	sxth	r3, r3
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	81da      	strh	r2, [r3, #14]
        dev->security_level = rx_buffer[7];
 8003b44:	4b0b      	ldr	r3, [pc, #44]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b46:	79da      	ldrb	r2, [r3, #7]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	741a      	strb	r2, [r3, #16]
        dev->baud_rate = ((rx_buffer[11] << 8) | rx_buffer[12]) * 9600;
 8003b4c:	4b09      	ldr	r3, [pc, #36]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b4e:	7adb      	ldrb	r3, [r3, #11]
 8003b50:	021b      	lsls	r3, r3, #8
 8003b52:	4a08      	ldr	r2, [pc, #32]	@ (8003b74 <R307_ReadSystemParameters+0xa8>)
 8003b54:	7b12      	ldrb	r2, [r2, #12]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003b5c:	fb02 f303 	mul.w	r3, r2, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	615a      	str	r2, [r3, #20]
        return true;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e000      	b.n	8003b6c <R307_ReadSystemParameters+0xa0>
    }

    return false;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	200067c8 	.word	0x200067c8
 8003b78:	200067c6 	.word	0x200067c6

08003b7c <R307_SendPacket>:

/*******************************************************************************
  * PRIVATE FUNCTIONS
  ******************************************************************************/
static bool R307_SendPacket(R307_Handle *dev, uint8_t type, uint8_t *data, uint16_t len)
{
 8003b7c:	b590      	push	{r4, r7, lr}
 8003b7e:	b0c7      	sub	sp, #284	@ 0x11c
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8003b86:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 8003b8a:	6020      	str	r0, [r4, #0]
 8003b8c:	4608      	mov	r0, r1
 8003b8e:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8003b92:	f5a1 718a 	sub.w	r1, r1, #276	@ 0x114
 8003b96:	600a      	str	r2, [r1, #0]
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003b9e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003baa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003bae:	460a      	mov	r2, r1
 8003bb0:	801a      	strh	r2, [r3, #0]
    uint8_t packet[R307_MAX_PACKET_SIZE];
    uint16_t idx = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    /* Header (2 bytes) */
    packet[idx++] = (R307_START_CODE >> 8) & 0xFF;
 8003bb8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003bbc:	1c5a      	adds	r2, r3, #1
 8003bbe:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003bc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003bcc:	21ef      	movs	r1, #239	@ 0xef
 8003bce:	5499      	strb	r1, [r3, r2]
    packet[idx++] = R307_START_CODE & 0xFF;
 8003bd0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003bd4:	1c5a      	adds	r2, r3, #1
 8003bd6:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003bda:	461a      	mov	r2, r3
 8003bdc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003be0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003be4:	2101      	movs	r1, #1
 8003be6:	5499      	strb	r1, [r3, r2]

    /* Address (4 bytes) */
    packet[idx++] = (dev->address >> 24) & 0xFF;
 8003be8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003bec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	0e19      	lsrs	r1, r3, #24
 8003bf6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003c00:	461a      	mov	r2, r3
 8003c02:	b2c9      	uxtb	r1, r1
 8003c04:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c0c:	5499      	strb	r1, [r3, r2]
    packet[idx++] = (dev->address >> 16) & 0xFF;
 8003c0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	0c19      	lsrs	r1, r3, #16
 8003c1c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003c26:	461a      	mov	r2, r3
 8003c28:	b2c9      	uxtb	r1, r1
 8003c2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c32:	5499      	strb	r1, [r3, r2]
    packet[idx++] = (dev->address >> 8) & 0xFF;
 8003c34:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	0a19      	lsrs	r1, r3, #8
 8003c42:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	b2c9      	uxtb	r1, r1
 8003c50:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c58:	5499      	strb	r1, [r3, r2]
    packet[idx++] = dev->address & 0xFF;
 8003c5a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c5e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	6859      	ldr	r1, [r3, #4]
 8003c66:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c6a:	1c5a      	adds	r2, r3, #1
 8003c6c:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003c70:	461a      	mov	r2, r3
 8003c72:	b2c9      	uxtb	r1, r1
 8003c74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c7c:	5499      	strb	r1, [r3, r2]

    /* Package identifier (1 byte) */
    packet[idx++] = type;
 8003c7e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003c88:	4619      	mov	r1, r3
 8003c8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003c8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003c92:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8003c96:	f2a2 120d 	subw	r2, r2, #269	@ 0x10d
 8003c9a:	7812      	ldrb	r2, [r2, #0]
 8003c9c:	545a      	strb	r2, [r3, r1]

    /* Package length (2 bytes) - includes data + checksum */
    uint16_t pkg_len = len + 2;
 8003c9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003ca2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ca6:	881b      	ldrh	r3, [r3, #0]
 8003ca8:	3302      	adds	r3, #2
 8003caa:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114
    packet[idx++] = (pkg_len >> 8) & 0xFF;
 8003cae:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8003cb2:	0a1b      	lsrs	r3, r3, #8
 8003cb4:	b299      	uxth	r1, r3
 8003cb6:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003cba:	1c5a      	adds	r2, r3, #1
 8003cbc:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	b2c9      	uxtb	r1, r1
 8003cc4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ccc:	5499      	strb	r1, [r3, r2]
    packet[idx++] = pkg_len & 0xFF;
 8003cce:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003cd8:	461a      	mov	r2, r3
 8003cda:	f8b7 3114 	ldrh.w	r3, [r7, #276]	@ 0x114
 8003cde:	b2d9      	uxtb	r1, r3
 8003ce0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ce8:	5499      	strb	r1, [r3, r2]

    /* Data */
    memcpy(&packet[idx], data, len);
 8003cea:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003cee:	f107 0210 	add.w	r2, r7, #16
 8003cf2:	18d0      	adds	r0, r2, r3
 8003cf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003cf8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003cfc:	881a      	ldrh	r2, [r3, #0]
 8003cfe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d02:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d06:	6819      	ldr	r1, [r3, #0]
 8003d08:	f004 fe28 	bl	800895c <memcpy>
    idx += len;
 8003d0c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d10:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d14:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    /* Checksum (2 bytes) */
    uint16_t checksum = R307_CalculateChecksum(&packet[6], len + 3);
 8003d20:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d24:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	3303      	adds	r3, #3
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	f107 0310 	add.w	r3, r7, #16
 8003d32:	3306      	adds	r3, #6
 8003d34:	4611      	mov	r1, r2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 f8ba 	bl	8003eb0 <R307_CalculateChecksum>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
    packet[idx++] = (checksum >> 8) & 0xFF;
 8003d42:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8003d46:	0a1b      	lsrs	r3, r3, #8
 8003d48:	b299      	uxth	r1, r3
 8003d4a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003d54:	461a      	mov	r2, r3
 8003d56:	b2c9      	uxtb	r1, r1
 8003d58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d60:	5499      	strb	r1, [r3, r2]
    packet[idx++] = checksum & 0xFF;
 8003d62:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8003d72:	b2d9      	uxtb	r1, r3
 8003d74:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003d7c:	5499      	strb	r1, [r3, r2]

    /* Send packet */
    HAL_StatusTypeDef status = HAL_UART_Transmit(dev->huart, packet, idx, R307_TIMEOUT_MS);
 8003d7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003d82:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6818      	ldr	r0, [r3, #0]
 8003d8a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8003d8e:	f107 0110 	add.w	r1, r7, #16
 8003d92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d96:	f002 ff78 	bl	8006c8a <HAL_UART_Transmit>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
    return (status == HAL_OK);
 8003da0:	f897 3111 	ldrb.w	r3, [r7, #273]	@ 0x111
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	bf0c      	ite	eq
 8003da8:	2301      	moveq	r3, #1
 8003daa:	2300      	movne	r3, #0
 8003dac:	b2db      	uxtb	r3, r3
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd90      	pop	{r4, r7, pc}

08003db8 <R307_ReceivePacket>:

static bool R307_ReceivePacket(R307_Handle *dev, uint8_t *data, uint16_t *len)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b08a      	sub	sp, #40	@ 0x28
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
    uint8_t header[9];

    /* Receive header */
    if (HAL_UART_Receive(dev->huart, header, 9, R307_TIMEOUT_MS) != HAL_OK) {
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6818      	ldr	r0, [r3, #0]
 8003dc8:	f107 0114 	add.w	r1, r7, #20
 8003dcc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003dd0:	2209      	movs	r2, #9
 8003dd2:	f002 ffed 	bl	8006db0 <HAL_UART_Receive>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <R307_ReceivePacket+0x28>
        return false;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	e061      	b.n	8003ea4 <R307_ReceivePacket+0xec>
    }

    /* Verify start code */
    uint16_t start = (header[0] << 8) | header[1];
 8003de0:	7d3b      	ldrb	r3, [r7, #20]
 8003de2:	b21b      	sxth	r3, r3
 8003de4:	021b      	lsls	r3, r3, #8
 8003de6:	b21a      	sxth	r2, r3
 8003de8:	7d7b      	ldrb	r3, [r7, #21]
 8003dea:	b21b      	sxth	r3, r3
 8003dec:	4313      	orrs	r3, r2
 8003dee:	b21b      	sxth	r3, r3
 8003df0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (start != R307_START_CODE) {
 8003df2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003df4:	f64e 7201 	movw	r2, #61185	@ 0xef01
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d001      	beq.n	8003e00 <R307_ReceivePacket+0x48>
        return false;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e051      	b.n	8003ea4 <R307_ReceivePacket+0xec>
    }

    /* Get package length */
    uint16_t pkg_len = (header[7] << 8) | header[8];
 8003e00:	7efb      	ldrb	r3, [r7, #27]
 8003e02:	b21b      	sxth	r3, r3
 8003e04:	021b      	lsls	r3, r3, #8
 8003e06:	b21a      	sxth	r2, r3
 8003e08:	7f3b      	ldrb	r3, [r7, #28]
 8003e0a:	b21b      	sxth	r3, r3
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	b21b      	sxth	r3, r3
 8003e10:	84bb      	strh	r3, [r7, #36]	@ 0x24
    if (pkg_len > R307_MAX_PACKET_SIZE - 9) {
 8003e12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e14:	2bf7      	cmp	r3, #247	@ 0xf7
 8003e16:	d901      	bls.n	8003e1c <R307_ReceivePacket+0x64>
        return false;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	e043      	b.n	8003ea4 <R307_ReceivePacket+0xec>
    }

    /* Receive data + checksum */
    if (HAL_UART_Receive(dev->huart, rx_buffer, pkg_len, R307_TIMEOUT_MS) != HAL_OK) {
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6818      	ldr	r0, [r3, #0]
 8003e20:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e26:	4921      	ldr	r1, [pc, #132]	@ (8003eac <R307_ReceivePacket+0xf4>)
 8003e28:	f002 ffc2 	bl	8006db0 <HAL_UART_Receive>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <R307_ReceivePacket+0x7e>
        return false;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e036      	b.n	8003ea4 <R307_ReceivePacket+0xec>
    }

    /* Verify checksum */
    uint16_t calc_checksum = R307_CalculateChecksum(&header[6], 3);
 8003e36:	f107 0314 	add.w	r3, r7, #20
 8003e3a:	3306      	adds	r3, #6
 8003e3c:	2103      	movs	r1, #3
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 f836 	bl	8003eb0 <R307_CalculateChecksum>
 8003e44:	4603      	mov	r3, r0
 8003e46:	847b      	strh	r3, [r7, #34]	@ 0x22
    calc_checksum += R307_CalculateChecksum(rx_buffer, pkg_len - 2);
 8003e48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e4a:	3b02      	subs	r3, #2
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	4619      	mov	r1, r3
 8003e50:	4816      	ldr	r0, [pc, #88]	@ (8003eac <R307_ReceivePacket+0xf4>)
 8003e52:	f000 f82d 	bl	8003eb0 <R307_CalculateChecksum>
 8003e56:	4603      	mov	r3, r0
 8003e58:	461a      	mov	r2, r3
 8003e5a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003e5c:	4413      	add	r3, r2
 8003e5e:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t recv_checksum = (rx_buffer[pkg_len - 2] << 8) | rx_buffer[pkg_len - 1];
 8003e60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e62:	3b02      	subs	r3, #2
 8003e64:	4a11      	ldr	r2, [pc, #68]	@ (8003eac <R307_ReceivePacket+0xf4>)
 8003e66:	5cd3      	ldrb	r3, [r2, r3]
 8003e68:	b21b      	sxth	r3, r3
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	b21a      	sxth	r2, r3
 8003e6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e70:	3b01      	subs	r3, #1
 8003e72:	490e      	ldr	r1, [pc, #56]	@ (8003eac <R307_ReceivePacket+0xf4>)
 8003e74:	5ccb      	ldrb	r3, [r1, r3]
 8003e76:	b21b      	sxth	r3, r3
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	b21b      	sxth	r3, r3
 8003e7c:	843b      	strh	r3, [r7, #32]

    if (calc_checksum != recv_checksum) {
 8003e7e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003e80:	8c3b      	ldrh	r3, [r7, #32]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d001      	beq.n	8003e8a <R307_ReceivePacket+0xd2>
        return false;
 8003e86:	2300      	movs	r3, #0
 8003e88:	e00c      	b.n	8003ea4 <R307_ReceivePacket+0xec>
    }

    /* Copy data (excluding checksum) */
    *len = pkg_len - 2;
 8003e8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003e8c:	3b02      	subs	r3, #2
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	801a      	strh	r2, [r3, #0]
    memcpy(data, rx_buffer, *len);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	881b      	ldrh	r3, [r3, #0]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4904      	ldr	r1, [pc, #16]	@ (8003eac <R307_ReceivePacket+0xf4>)
 8003e9c:	68b8      	ldr	r0, [r7, #8]
 8003e9e:	f004 fd5d 	bl	800895c <memcpy>
    return true;
 8003ea2:	2301      	movs	r3, #1
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3728      	adds	r7, #40	@ 0x28
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	200067c8 	.word	0x200067c8

08003eb0 <R307_CalculateChecksum>:

static uint16_t R307_CalculateChecksum(uint8_t *data, uint16_t len)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	460b      	mov	r3, r1
 8003eba:	807b      	strh	r3, [r7, #2]
    uint16_t sum = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	81bb      	strh	r3, [r7, #12]
 8003ec4:	e00a      	b.n	8003edc <R307_CalculateChecksum+0x2c>
        sum += data[i];
 8003ec6:	89bb      	ldrh	r3, [r7, #12]
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	4413      	add	r3, r2
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	89fb      	ldrh	r3, [r7, #14]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8003ed6:	89bb      	ldrh	r3, [r7, #12]
 8003ed8:	3301      	adds	r3, #1
 8003eda:	81bb      	strh	r3, [r7, #12]
 8003edc:	89ba      	ldrh	r2, [r7, #12]
 8003ede:	887b      	ldrh	r3, [r7, #2]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d3f0      	bcc.n	8003ec6 <R307_CalculateChecksum+0x16>
    }
    return sum;
 8003ee4:	89fb      	ldrh	r3, [r7, #14]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
	...

08003ef4 <R307_UploadTemplate>:
  * @param  buffer_id: R307_BUFFER_1 or R307_BUFFER_2
  * @param  template_data: Pointer to store 512-byte template
  * @retval true if successful
  ******************************************************************************/
bool R307_UploadTemplate(R307_Handle *dev, uint8_t buffer_id, uint8_t *template_data)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b0ca      	sub	sp, #296	@ 0x128
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003efe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f02:	6018      	str	r0, [r3, #0]
 8003f04:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f08:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f12:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8003f16:	460a      	mov	r2, r1
 8003f18:	701a      	strb	r2, [r3, #0]
    /* 🔧 FLUSH BEFORE MULTI-PACKET OPERATION */
    R307_FlushUART(dev);
 8003f1a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f1e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f22:	6818      	ldr	r0, [r3, #0]
 8003f24:	f7ff fcb8 	bl	8003898 <R307_FlushUART>

    uint8_t data[2];
    data[0] = R307_CMD_UP_CHAR;
 8003f28:	2308      	movs	r3, #8
 8003f2a:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    data[1] = buffer_id;
 8003f2e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f32:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

    if (!R307_SendPacket(dev, R307_COMMAND_PACKET, data, 2)) {
 8003f3c:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8003f40:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f44:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8003f48:	2302      	movs	r3, #2
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	6800      	ldr	r0, [r0, #0]
 8003f4e:	f7ff fe15 	bl	8003b7c <R307_SendPacket>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f083 0301 	eor.w	r3, r3, #1
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <R307_UploadTemplate+0x6e>
        return false;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e0ac      	b.n	80040bc <R307_UploadTemplate+0x1c8>
    }

    uint16_t len;
    if (!R307_ReceivePacket(dev, rx_buffer, &len)) {
 8003f62:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 8003f66:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003f6a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f6e:	4956      	ldr	r1, [pc, #344]	@ (80040c8 <R307_UploadTemplate+0x1d4>)
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	f7ff ff21 	bl	8003db8 <R307_ReceivePacket>
 8003f76:	4603      	mov	r3, r0
 8003f78:	f083 0301 	eor.w	r3, r3, #1
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <R307_UploadTemplate+0x92>
        return false;
 8003f82:	2300      	movs	r3, #0
 8003f84:	e09a      	b.n	80040bc <R307_UploadTemplate+0x1c8>
    }

    last_error = rx_buffer[0];
 8003f86:	4b50      	ldr	r3, [pc, #320]	@ (80040c8 <R307_UploadTemplate+0x1d4>)
 8003f88:	781a      	ldrb	r2, [r3, #0]
 8003f8a:	4b50      	ldr	r3, [pc, #320]	@ (80040cc <R307_UploadTemplate+0x1d8>)
 8003f8c:	701a      	strb	r2, [r3, #0]
    if (rx_buffer[0] != R307_OK) {
 8003f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80040c8 <R307_UploadTemplate+0x1d4>)
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <R307_UploadTemplate+0xa6>
        return false;
 8003f96:	2300      	movs	r3, #0
 8003f98:	e090      	b.n	80040bc <R307_UploadTemplate+0x1c8>
    }

    /* Now receive data packets containing the template */
    uint16_t template_index = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    bool receiving = true;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

    while (receiving && template_index < 512) {  // Changed from 256 to 512
 8003fa6:	e072      	b.n	800408e <R307_UploadTemplate+0x19a>
        uint8_t header[9];

        /* Receive packet header */
        if (HAL_UART_Receive(dev->huart, header, 9, R307_TIMEOUT_MS) != HAL_OK) {
 8003fa8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003fac:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6818      	ldr	r0, [r3, #0]
 8003fb4:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8003fb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003fbc:	2209      	movs	r2, #9
 8003fbe:	f002 fef7 	bl	8006db0 <HAL_UART_Receive>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d008      	beq.n	8003fda <R307_UploadTemplate+0xe6>
            /* 🔧 FLUSH ON ERROR */
            R307_FlushUART(dev);
 8003fc8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003fcc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003fd0:	6818      	ldr	r0, [r3, #0]
 8003fd2:	f7ff fc61 	bl	8003898 <R307_FlushUART>
            return false;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	e070      	b.n	80040bc <R307_UploadTemplate+0x1c8>
        }

        /* Get package type and length */
        uint8_t pkg_type = header[6];
 8003fda:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003fde:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
        uint16_t pkg_len = (header[7] << 8) | header[8];
 8003fe2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fe6:	b21b      	sxth	r3, r3
 8003fe8:	021b      	lsls	r3, r3, #8
 8003fea:	b21a      	sxth	r2, r3
 8003fec:	f897 3118 	ldrb.w	r3, [r7, #280]	@ 0x118
 8003ff0:	b21b      	sxth	r3, r3
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	b21b      	sxth	r3, r3
 8003ff6:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

        /* Receive data */
        uint8_t data_buffer[256];
        if (HAL_UART_Receive(dev->huart, data_buffer, pkg_len, R307_TIMEOUT_MS) != HAL_OK) {
 8003ffa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003ffe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6818      	ldr	r0, [r3, #0]
 8004006:	f8b7 211e 	ldrh.w	r2, [r7, #286]	@ 0x11e
 800400a:	f107 0110 	add.w	r1, r7, #16
 800400e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004012:	f002 fecd 	bl	8006db0 <HAL_UART_Receive>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d008      	beq.n	800402e <R307_UploadTemplate+0x13a>
            /* 🔧 FLUSH ON ERROR */
            R307_FlushUART(dev);
 800401c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8004020:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004024:	6818      	ldr	r0, [r3, #0]
 8004026:	f7ff fc37 	bl	8003898 <R307_FlushUART>
            return false;
 800402a:	2300      	movs	r3, #0
 800402c:	e046      	b.n	80040bc <R307_UploadTemplate+0x1c8>
        }

        /* Copy template data (excluding checksum) */
        uint16_t data_len = pkg_len - 2;
 800402e:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8004032:	3b02      	subs	r3, #2
 8004034:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
        if (template_index + data_len > 512) {
 8004038:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 800403c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8004040:	4413      	add	r3, r2
 8004042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004046:	dd05      	ble.n	8004054 <R307_UploadTemplate+0x160>
            data_len = 512 - template_index;
 8004048:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800404c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004050:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
        }

        memcpy(&template_data[template_index], data_buffer, data_len);
 8004054:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8004058:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800405c:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8004060:	6812      	ldr	r2, [r2, #0]
 8004062:	4413      	add	r3, r2
 8004064:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8004068:	f107 0110 	add.w	r1, r7, #16
 800406c:	4618      	mov	r0, r3
 800406e:	f004 fc75 	bl	800895c <memcpy>
        template_index += data_len;
 8004072:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8004076:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800407a:	4413      	add	r3, r2
 800407c:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

        /* Check if this is the end packet */
        if (pkg_type == R307_END_DATA_PACKET) {
 8004080:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8004084:	2b08      	cmp	r3, #8
 8004086:	d102      	bne.n	800408e <R307_UploadTemplate+0x19a>
            receiving = false;
 8004088:	2300      	movs	r3, #0
 800408a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125
    while (receiving && template_index < 512) {  // Changed from 256 to 512
 800408e:	f897 3125 	ldrb.w	r3, [r7, #293]	@ 0x125
 8004092:	2b00      	cmp	r3, #0
 8004094:	d004      	beq.n	80040a0 <R307_UploadTemplate+0x1ac>
 8004096:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800409a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800409e:	d383      	bcc.n	8003fa8 <R307_UploadTemplate+0xb4>
        }
    }

    /* 🔧 CRITICAL: FLUSH AFTER MULTI-PACKET OPERATION */
    R307_FlushUART(dev);
 80040a0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80040a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80040a8:	6818      	ldr	r0, [r3, #0]
 80040aa:	f7ff fbf5 	bl	8003898 <R307_FlushUART>

    return (template_index > 0);
 80040ae:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bf14      	ite	ne
 80040b6:	2301      	movne	r3, #1
 80040b8:	2300      	moveq	r3, #0
 80040ba:	b2db      	uxtb	r3, r3
}
 80040bc:	4618      	mov	r0, r3
 80040be:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	200067c8 	.word	0x200067c8
 80040cc:	200067c6 	.word	0x200067c6

080040d0 <sha256_transform>:
    0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
    0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
};

void sha256_transform(SHA256_CTX *ctx, const BYTE data[])
{
 80040d0:	b480      	push	{r7}
 80040d2:	b0cf      	sub	sp, #316	@ 0x13c
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80040da:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80040de:	6018      	str	r0, [r3, #0]
 80040e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80040e4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80040e8:	6019      	str	r1, [r3, #0]
    WORD a, b, c, d, e, f, g, h, i, j, t1, t2, m[64];

    for (i = 0, j = 0; i < 16; ++i, j += 4)
 80040ea:	2300      	movs	r3, #0
 80040ec:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80040f0:	2300      	movs	r3, #0
 80040f2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80040f6:	e03f      	b.n	8004178 <sha256_transform+0xa8>
        m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
 80040f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80040fc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004106:	4413      	add	r3, r2
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	061a      	lsls	r2, r3, #24
 800410c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004110:	3301      	adds	r3, #1
 8004112:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8004116:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800411a:	6809      	ldr	r1, [r1, #0]
 800411c:	440b      	add	r3, r1
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	041b      	lsls	r3, r3, #16
 8004122:	431a      	orrs	r2, r3
 8004124:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004128:	3302      	adds	r3, #2
 800412a:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 800412e:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8004132:	6809      	ldr	r1, [r1, #0]
 8004134:	440b      	add	r3, r1
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	021b      	lsls	r3, r3, #8
 800413a:	4313      	orrs	r3, r2
 800413c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8004140:	3203      	adds	r2, #3
 8004142:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 8004146:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800414a:	6809      	ldr	r1, [r1, #0]
 800414c:	440a      	add	r2, r1
 800414e:	7812      	ldrb	r2, [r2, #0]
 8004150:	4313      	orrs	r3, r2
 8004152:	4619      	mov	r1, r3
 8004154:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004158:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800415c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0, j = 0; i < 16; ++i, j += 4)
 8004164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004168:	3301      	adds	r3, #1
 800416a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800416e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004172:	3304      	adds	r3, #4
 8004174:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	2b0f      	cmp	r3, #15
 800417e:	d9bb      	bls.n	80040f8 <sha256_transform+0x28>
    for ( ; i < 64; ++i)
 8004180:	e069      	b.n	8004256 <sha256_transform+0x186>
        m[i] = SIG1(m[i - 2]) + m[i - 7] + SIG0(m[i - 15]) + m[i - 16];
 8004182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004186:	1e9a      	subs	r2, r3, #2
 8004188:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800418c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004194:	ea4f 4273 	mov.w	r2, r3, ror #17
 8004198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419c:	1e99      	subs	r1, r3, #2
 800419e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80041a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041aa:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80041ae:	405a      	eors	r2, r3
 80041b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b4:	1e99      	subs	r1, r3, #2
 80041b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80041be:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041c2:	0a9b      	lsrs	r3, r3, #10
 80041c4:	405a      	eors	r2, r3
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	1fd9      	subs	r1, r3, #7
 80041cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041d0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80041d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041d8:	441a      	add	r2, r3
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	f1a3 010f 	sub.w	r1, r3, #15
 80041e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80041ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041ee:	ea4f 11f3 	mov.w	r1, r3, ror #7
 80041f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041f6:	f1a3 000f 	sub.w	r0, r3, #15
 80041fa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80041fe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004202:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8004206:	ea4f 43b3 	mov.w	r3, r3, ror #18
 800420a:	4059      	eors	r1, r3
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	f1a3 000f 	sub.w	r0, r3, #15
 8004214:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004218:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800421c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8004220:	08db      	lsrs	r3, r3, #3
 8004222:	404b      	eors	r3, r1
 8004224:	441a      	add	r2, r3
 8004226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422a:	f1a3 0110 	sub.w	r1, r3, #16
 800422e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004232:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004236:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800423a:	18d1      	adds	r1, r2, r3
 800423c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004240:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004244:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8004248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for ( ; i < 64; ++i)
 800424c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004250:	3301      	adds	r3, #1
 8004252:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425a:	2b3f      	cmp	r3, #63	@ 0x3f
 800425c:	d991      	bls.n	8004182 <sha256_transform+0xb2>

    a = ctx->state[0];
 800425e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004262:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800426a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    b = ctx->state[1];
 800426e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004272:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800427a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    c = ctx->state[2];
 800427e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004282:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    d = ctx->state[3];
 800428e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004292:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    e = ctx->state[4];
 800429e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80042a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042aa:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    f = ctx->state[5];
 80042ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80042b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    g = ctx->state[6];
 80042be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80042c2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    h = ctx->state[7];
 80042ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80042d2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042da:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 64; ++i) {
 80042de:	2300      	movs	r3, #0
 80042e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80042e4:	e078      	b.n	80043d8 <sha256_transform+0x308>
        t1 = h + EP1(e) + CH(e,f,g) + k[i] + m[i];
 80042e6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80042ea:	ea4f 12b3 	mov.w	r2, r3, ror #6
 80042ee:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80042f2:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80042f6:	405a      	eors	r2, r3
 80042f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80042fc:	ea4f 6373 	mov.w	r3, r3, ror #25
 8004300:	405a      	eors	r2, r3
 8004302:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004306:	441a      	add	r2, r3
 8004308:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 800430c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004310:	4019      	ands	r1, r3
 8004312:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004316:	43d8      	mvns	r0, r3
 8004318:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800431c:	4003      	ands	r3, r0
 800431e:	404b      	eors	r3, r1
 8004320:	441a      	add	r2, r3
 8004322:	496f      	ldr	r1, [pc, #444]	@ (80044e0 <sha256_transform+0x410>)
 8004324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004328:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800432c:	441a      	add	r2, r3
 800432e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004332:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004336:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 800433a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800433e:	4413      	add	r3, r2
 8004340:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        t2 = EP0(a) + MAJ(a,b,c);
 8004344:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004348:	ea4f 02b3 	mov.w	r2, r3, ror #2
 800434c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004350:	ea4f 3373 	mov.w	r3, r3, ror #13
 8004354:	405a      	eors	r2, r3
 8004356:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800435a:	ea4f 53b3 	mov.w	r3, r3, ror #22
 800435e:	405a      	eors	r2, r3
 8004360:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8004364:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004368:	4059      	eors	r1, r3
 800436a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800436e:	4019      	ands	r1, r3
 8004370:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8004374:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004378:	4003      	ands	r3, r0
 800437a:	404b      	eors	r3, r1
 800437c:	4413      	add	r3, r2
 800437e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
        h = g;
 8004382:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004386:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        g = f;
 800438a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800438e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        f = e;
 8004392:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004396:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
        e = d + t1;
 800439a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800439e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043a2:	4413      	add	r3, r2
 80043a4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        d = c;
 80043a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80043ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        c = b;
 80043b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80043b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
        b = a;
 80043b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80043bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        a = t1 + t2;
 80043c0:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 80043c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80043c8:	4413      	add	r3, r2
 80043ca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; ++i) {
 80043ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d2:	3301      	adds	r3, #1
 80043d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80043de:	d982      	bls.n	80042e6 <sha256_transform+0x216>
    }

    ctx->state[0] += a;
 80043e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80043e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80043ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80043f0:	441a      	add	r2, r3
 80043f2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80043f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] += b;
 80043fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004402:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800440a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800440e:	441a      	add	r2, r3
 8004410:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004414:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] += c;
 800441c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004420:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004428:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800442c:	441a      	add	r2, r3
 800442e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004432:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] += d;
 800443a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800443e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004446:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800444a:	441a      	add	r2, r3
 800444c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004450:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] += e;
 8004458:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800445c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004464:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004468:	441a      	add	r2, r3
 800446a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800446e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] += f;
 8004476:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800447a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004482:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004486:	441a      	add	r2, r3
 8004488:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800448c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] += g;
 8004494:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8004498:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80044a0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80044a4:	441a      	add	r2, r3
 80044a6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80044aa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] += h;
 80044b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80044b6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80044be:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80044c2:	441a      	add	r2, r3
 80044c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80044c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 80044d0:	bf00      	nop
 80044d2:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	0800abbc 	.word	0x0800abbc

080044e4 <sha256_init>:

void sha256_init(SHA256_CTX *ctx)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
    ctx->datalen = 0;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	641a      	str	r2, [r3, #64]	@ 0x40
    ctx->bitlen = 0;
 80044f2:	6879      	ldr	r1, [r7, #4]
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	f04f 0300 	mov.w	r3, #0
 80044fc:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    ctx->state[0] = 0x6a09e667;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a0e      	ldr	r2, [pc, #56]	@ (800453c <sha256_init+0x58>)
 8004504:	651a      	str	r2, [r3, #80]	@ 0x50
    ctx->state[1] = 0xbb67ae85;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a0d      	ldr	r2, [pc, #52]	@ (8004540 <sha256_init+0x5c>)
 800450a:	655a      	str	r2, [r3, #84]	@ 0x54
    ctx->state[2] = 0x3c6ef372;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a0d      	ldr	r2, [pc, #52]	@ (8004544 <sha256_init+0x60>)
 8004510:	659a      	str	r2, [r3, #88]	@ 0x58
    ctx->state[3] = 0xa54ff53a;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a0c      	ldr	r2, [pc, #48]	@ (8004548 <sha256_init+0x64>)
 8004516:	65da      	str	r2, [r3, #92]	@ 0x5c
    ctx->state[4] = 0x510e527f;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4a0c      	ldr	r2, [pc, #48]	@ (800454c <sha256_init+0x68>)
 800451c:	661a      	str	r2, [r3, #96]	@ 0x60
    ctx->state[5] = 0x9b05688c;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a0b      	ldr	r2, [pc, #44]	@ (8004550 <sha256_init+0x6c>)
 8004522:	665a      	str	r2, [r3, #100]	@ 0x64
    ctx->state[6] = 0x1f83d9ab;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a0b      	ldr	r2, [pc, #44]	@ (8004554 <sha256_init+0x70>)
 8004528:	669a      	str	r2, [r3, #104]	@ 0x68
    ctx->state[7] = 0x5be0cd19;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a0a      	ldr	r2, [pc, #40]	@ (8004558 <sha256_init+0x74>)
 800452e:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8004530:	bf00      	nop
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr
 800453c:	6a09e667 	.word	0x6a09e667
 8004540:	bb67ae85 	.word	0xbb67ae85
 8004544:	3c6ef372 	.word	0x3c6ef372
 8004548:	a54ff53a 	.word	0xa54ff53a
 800454c:	510e527f 	.word	0x510e527f
 8004550:	9b05688c 	.word	0x9b05688c
 8004554:	1f83d9ab 	.word	0x1f83d9ab
 8004558:	5be0cd19 	.word	0x5be0cd19

0800455c <sha256_update>:

void sha256_update(SHA256_CTX *ctx, const BYTE data[], size_t len)
{
 800455c:	b5b0      	push	{r4, r5, r7, lr}
 800455e:	b086      	sub	sp, #24
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
    WORD i;

    for (i = 0; i < len; ++i) {
 8004568:	2300      	movs	r3, #0
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	e025      	b.n	80045ba <sha256_update+0x5e>
        ctx->data[ctx->datalen] = data[i];
 800456e:	68ba      	ldr	r2, [r7, #8]
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	441a      	add	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	7811      	ldrb	r1, [r2, #0]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	54d1      	strb	r1, [r2, r3]
        ctx->datalen++;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	641a      	str	r2, [r3, #64]	@ 0x40
        if (ctx->datalen == 64) {
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458c:	2b40      	cmp	r3, #64	@ 0x40
 800458e:	d111      	bne.n	80045b4 <sha256_update+0x58>
            sha256_transform(ctx, ctx->data);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4619      	mov	r1, r3
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f7ff fd9b 	bl	80040d0 <sha256_transform>
            ctx->bitlen += 512;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80045a0:	f512 7400 	adds.w	r4, r2, #512	@ 0x200
 80045a4:	f143 0500 	adc.w	r5, r3, #0
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	e9c3 4512 	strd	r4, r5, [r3, #72]	@ 0x48
            ctx->datalen = 0;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	641a      	str	r2, [r3, #64]	@ 0x40
    for (i = 0; i < len; ++i) {
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	3301      	adds	r3, #1
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	429a      	cmp	r2, r3
 80045c0:	d3d5      	bcc.n	800456e <sha256_update+0x12>
        }
    }
}
 80045c2:	bf00      	nop
 80045c4:	bf00      	nop
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bdb0      	pop	{r4, r5, r7, pc}

080045cc <sha256_final>:

void sha256_final(SHA256_CTX *ctx, BYTE hash[])
{
 80045cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
    WORD i;

    i = ctx->datalen;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045dc:	60fb      	str	r3, [r7, #12]

    if (ctx->datalen < 56) {
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e2:	2b37      	cmp	r3, #55	@ 0x37
 80045e4:	d810      	bhi.n	8004608 <sha256_final+0x3c>
        ctx->data[i++] = 0x80;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	60fa      	str	r2, [r7, #12]
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	2180      	movs	r1, #128	@ 0x80
 80045f0:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 80045f2:	e005      	b.n	8004600 <sha256_final+0x34>
            ctx->data[i++] = 0x00;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	1c5a      	adds	r2, r3, #1
 80045f8:	60fa      	str	r2, [r7, #12]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	2100      	movs	r1, #0
 80045fe:	54d1      	strb	r1, [r2, r3]
        while (i < 56)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b37      	cmp	r3, #55	@ 0x37
 8004604:	d9f6      	bls.n	80045f4 <sha256_final+0x28>
 8004606:	e01a      	b.n	800463e <sha256_final+0x72>
    }
    else {
        ctx->data[i++] = 0x80;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	1c5a      	adds	r2, r3, #1
 800460c:	60fa      	str	r2, [r7, #12]
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	2180      	movs	r1, #128	@ 0x80
 8004612:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 8004614:	e005      	b.n	8004622 <sha256_final+0x56>
            ctx->data[i++] = 0x00;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	60fa      	str	r2, [r7, #12]
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	2100      	movs	r1, #0
 8004620:	54d1      	strb	r1, [r2, r3]
        while (i < 64)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2b3f      	cmp	r3, #63	@ 0x3f
 8004626:	d9f6      	bls.n	8004616 <sha256_final+0x4a>
        sha256_transform(ctx, ctx->data);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4619      	mov	r1, r3
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7ff fd4f 	bl	80040d0 <sha256_transform>
        memset(ctx->data, 0, 56);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2238      	movs	r2, #56	@ 0x38
 8004636:	2100      	movs	r1, #0
 8004638:	4618      	mov	r0, r3
 800463a:	f004 f90b 	bl	8008854 <memset>
    }

    ctx->bitlen += ctx->datalen * 8;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8004644:	6879      	ldr	r1, [r7, #4]
 8004646:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004648:	00c9      	lsls	r1, r1, #3
 800464a:	2000      	movs	r0, #0
 800464c:	460c      	mov	r4, r1
 800464e:	4605      	mov	r5, r0
 8004650:	eb12 0804 	adds.w	r8, r2, r4
 8004654:	eb43 0905 	adc.w	r9, r3, r5
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	e9c3 8912 	strd	r8, r9, [r3, #72]	@ 0x48
    ctx->data[63] = ctx->bitlen;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8004664:	b2d2      	uxtb	r2, r2
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    ctx->data[62] = ctx->bitlen >> 8;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	f04f 0300 	mov.w	r3, #0
 800467a:	0a02      	lsrs	r2, r0, #8
 800467c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004680:	0a0b      	lsrs	r3, r1, #8
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    ctx->data[61] = ctx->bitlen >> 16;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8004690:	f04f 0200 	mov.w	r2, #0
 8004694:	f04f 0300 	mov.w	r3, #0
 8004698:	0c02      	lsrs	r2, r0, #16
 800469a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800469e:	0c0b      	lsrs	r3, r1, #16
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    ctx->data[60] = ctx->bitlen >> 24;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80046ae:	f04f 0200 	mov.w	r2, #0
 80046b2:	f04f 0300 	mov.w	r3, #0
 80046b6:	0e02      	lsrs	r2, r0, #24
 80046b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80046bc:	0e0b      	lsrs	r3, r1, #24
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    ctx->data[59] = ctx->bitlen >> 32;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	000a      	movs	r2, r1
 80046d6:	2300      	movs	r3, #0
 80046d8:	b2d2      	uxtb	r2, r2
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
    ctx->data[58] = ctx->bitlen >> 40;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 80046e6:	f04f 0200 	mov.w	r2, #0
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	0a0a      	lsrs	r2, r1, #8
 80046f0:	2300      	movs	r3, #0
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    ctx->data[57] = ctx->bitlen >> 48;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	0c0a      	lsrs	r2, r1, #16
 800470a:	2300      	movs	r3, #0
 800470c:	b2d2      	uxtb	r2, r2
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    ctx->data[56] = ctx->bitlen >> 56;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	f04f 0300 	mov.w	r3, #0
 8004722:	0e0a      	lsrs	r2, r1, #24
 8004724:	2300      	movs	r3, #0
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    sha256_transform(ctx, ctx->data);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4619      	mov	r1, r3
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff fccc 	bl	80040d0 <sha256_transform>

    for (i = 0; i < 4; ++i) {
 8004738:	2300      	movs	r3, #0
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	e071      	b.n	8004822 <sha256_final+0x256>
        hash[i]      = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f1c3 0303 	rsb	r3, r3, #3
 8004748:	00db      	lsls	r3, r3, #3
 800474a:	fa22 f103 	lsr.w	r1, r2, r3
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4413      	add	r3, r2
 8004754:	b2ca      	uxtb	r2, r1
 8004756:	701a      	strb	r2, [r3, #0]
        hash[i + 4]  = (ctx->state[1] >> (24 - i * 8)) & 0x000000ff;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f1c3 0303 	rsb	r3, r3, #3
 8004762:	00db      	lsls	r3, r3, #3
 8004764:	fa22 f103 	lsr.w	r1, r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	3304      	adds	r3, #4
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	4413      	add	r3, r2
 8004770:	b2ca      	uxtb	r2, r1
 8004772:	701a      	strb	r2, [r3, #0]
        hash[i + 8]  = (ctx->state[2] >> (24 - i * 8)) & 0x000000ff;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f1c3 0303 	rsb	r3, r3, #3
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	fa22 f103 	lsr.w	r1, r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3308      	adds	r3, #8
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	4413      	add	r3, r2
 800478c:	b2ca      	uxtb	r2, r1
 800478e:	701a      	strb	r2, [r3, #0]
        hash[i + 12] = (ctx->state[3] >> (24 - i * 8)) & 0x000000ff;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f1c3 0303 	rsb	r3, r3, #3
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	fa22 f103 	lsr.w	r1, r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	330c      	adds	r3, #12
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	4413      	add	r3, r2
 80047a8:	b2ca      	uxtb	r2, r1
 80047aa:	701a      	strb	r2, [r3, #0]
        hash[i + 16] = (ctx->state[4] >> (24 - i * 8)) & 0x000000ff;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f1c3 0303 	rsb	r3, r3, #3
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	fa22 f103 	lsr.w	r1, r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	3310      	adds	r3, #16
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	4413      	add	r3, r2
 80047c4:	b2ca      	uxtb	r2, r1
 80047c6:	701a      	strb	r2, [r3, #0]
        hash[i + 20] = (ctx->state[5] >> (24 - i * 8)) & 0x000000ff;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f1c3 0303 	rsb	r3, r3, #3
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	fa22 f103 	lsr.w	r1, r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	3314      	adds	r3, #20
 80047dc:	683a      	ldr	r2, [r7, #0]
 80047de:	4413      	add	r3, r2
 80047e0:	b2ca      	uxtb	r2, r1
 80047e2:	701a      	strb	r2, [r3, #0]
        hash[i + 24] = (ctx->state[6] >> (24 - i * 8)) & 0x000000ff;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f1c3 0303 	rsb	r3, r3, #3
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	fa22 f103 	lsr.w	r1, r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	3318      	adds	r3, #24
 80047f8:	683a      	ldr	r2, [r7, #0]
 80047fa:	4413      	add	r3, r2
 80047fc:	b2ca      	uxtb	r2, r1
 80047fe:	701a      	strb	r2, [r3, #0]
        hash[i + 28] = (ctx->state[7] >> (24 - i * 8)) & 0x000000ff;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f1c3 0303 	rsb	r3, r3, #3
 800480a:	00db      	lsls	r3, r3, #3
 800480c:	fa22 f103 	lsr.w	r1, r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	331c      	adds	r3, #28
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	4413      	add	r3, r2
 8004818:	b2ca      	uxtb	r2, r1
 800481a:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	3301      	adds	r3, #1
 8004820:	60fb      	str	r3, [r7, #12]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2b03      	cmp	r3, #3
 8004826:	d98a      	bls.n	800473e <sha256_final+0x172>
    }
}
 8004828:	bf00      	nop
 800482a:	bf00      	nop
 800482c:	3710      	adds	r7, #16
 800482e:	46bd      	mov	sp, r7
 8004830:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08004834 <sha256_hash>:

void sha256_hash(const BYTE *data, size_t len, BYTE hash[SHA256_BLOCK_SIZE])
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b0a0      	sub	sp, #128	@ 0x80
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
    SHA256_CTX ctx;
    sha256_init(&ctx);
 8004840:	f107 0310 	add.w	r3, r7, #16
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff fe4d 	bl	80044e4 <sha256_init>
    sha256_update(&ctx, data, len);
 800484a:	f107 0310 	add.w	r3, r7, #16
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	68f9      	ldr	r1, [r7, #12]
 8004852:	4618      	mov	r0, r3
 8004854:	f7ff fe82 	bl	800455c <sha256_update>
    sha256_final(&ctx, hash);
 8004858:	f107 0310 	add.w	r3, r7, #16
 800485c:	6879      	ldr	r1, [r7, #4]
 800485e:	4618      	mov	r0, r3
 8004860:	f7ff feb4 	bl	80045cc <sha256_final>
}
 8004864:	bf00      	nop
 8004866:	3780      	adds	r7, #128	@ 0x80
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004872:	4b0f      	ldr	r3, [pc, #60]	@ (80048b0 <HAL_MspInit+0x44>)
 8004874:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004876:	4a0e      	ldr	r2, [pc, #56]	@ (80048b0 <HAL_MspInit+0x44>)
 8004878:	f043 0301 	orr.w	r3, r3, #1
 800487c:	6613      	str	r3, [r2, #96]	@ 0x60
 800487e:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <HAL_MspInit+0x44>)
 8004880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004882:	f003 0301 	and.w	r3, r3, #1
 8004886:	607b      	str	r3, [r7, #4]
 8004888:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800488a:	4b09      	ldr	r3, [pc, #36]	@ (80048b0 <HAL_MspInit+0x44>)
 800488c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800488e:	4a08      	ldr	r2, [pc, #32]	@ (80048b0 <HAL_MspInit+0x44>)
 8004890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004894:	6593      	str	r3, [r2, #88]	@ 0x58
 8004896:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <HAL_MspInit+0x44>)
 8004898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800489e:	603b      	str	r3, [r7, #0]
 80048a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40021000 	.word	0x40021000

080048b4 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b098      	sub	sp, #96	@ 0x60
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80048bc:	f107 030c 	add.w	r3, r7, #12
 80048c0:	2254      	movs	r2, #84	@ 0x54
 80048c2:	2100      	movs	r1, #0
 80048c4:	4618      	mov	r0, r3
 80048c6:	f003 ffc5 	bl	8008854 <memset>
  if(hrng->Instance==RNG)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a19      	ldr	r2, [pc, #100]	@ (8004934 <HAL_RNG_MspInit+0x80>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d12a      	bne.n	800492a <HAL_RNG_MspInit+0x76>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 80048d4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80048d8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 80048da:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80048de:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80048e0:	2301      	movs	r3, #1
 80048e2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80048e4:	2301      	movs	r3, #1
 80048e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80048e8:	2310      	movs	r3, #16
 80048ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80048ec:	2307      	movs	r3, #7
 80048ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80048f0:	2302      	movs	r3, #2
 80048f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80048f4:	2302      	movs	r3, #2
 80048f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80048f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80048fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80048fe:	f107 030c 	add.w	r3, r7, #12
 8004902:	4618      	mov	r0, r3
 8004904:	f001 fe24 	bl	8006550 <HAL_RCCEx_PeriphCLKConfig>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <HAL_RNG_MspInit+0x5e>
    {
      Error_Handler();
 800490e:	f7fe ffbd 	bl	800388c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004912:	4b09      	ldr	r3, [pc, #36]	@ (8004938 <HAL_RNG_MspInit+0x84>)
 8004914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004916:	4a08      	ldr	r2, [pc, #32]	@ (8004938 <HAL_RNG_MspInit+0x84>)
 8004918:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800491c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800491e:	4b06      	ldr	r3, [pc, #24]	@ (8004938 <HAL_RNG_MspInit+0x84>)
 8004920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004922:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004926:	60bb      	str	r3, [r7, #8]
 8004928:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 800492a:	bf00      	nop
 800492c:	3760      	adds	r7, #96	@ 0x60
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	50060800 	.word	0x50060800
 8004938:	40021000 	.word	0x40021000

0800493c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b0a0      	sub	sp, #128	@ 0x80
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004944:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004948:	2200      	movs	r2, #0
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	605a      	str	r2, [r3, #4]
 800494e:	609a      	str	r2, [r3, #8]
 8004950:	60da      	str	r2, [r3, #12]
 8004952:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004954:	f107 0318 	add.w	r3, r7, #24
 8004958:	2254      	movs	r2, #84	@ 0x54
 800495a:	2100      	movs	r1, #0
 800495c:	4618      	mov	r0, r3
 800495e:	f003 ff79 	bl	8008854 <memset>
  if(huart->Instance==USART1)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a85      	ldr	r2, [pc, #532]	@ (8004b7c <HAL_UART_MspInit+0x240>)
 8004968:	4293      	cmp	r3, r2
 800496a:	f040 8095 	bne.w	8004a98 <HAL_UART_MspInit+0x15c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800496e:	2301      	movs	r3, #1
 8004970:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004972:	2300      	movs	r3, #0
 8004974:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004976:	f107 0318 	add.w	r3, r7, #24
 800497a:	4618      	mov	r0, r3
 800497c:	f001 fde8 	bl	8006550 <HAL_RCCEx_PeriphCLKConfig>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004986:	f7fe ff81 	bl	800388c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800498a:	4b7d      	ldr	r3, [pc, #500]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 800498c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800498e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004994:	6613      	str	r3, [r2, #96]	@ 0x60
 8004996:	4b7a      	ldr	r3, [pc, #488]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049a2:	4b77      	ldr	r3, [pc, #476]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 80049a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a6:	4a76      	ldr	r2, [pc, #472]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 80049a8:	f043 0301 	orr.w	r3, r3, #1
 80049ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80049ae:	4b74      	ldr	r3, [pc, #464]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 80049b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80049ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80049be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c0:	2302      	movs	r3, #2
 80049c2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c4:	2300      	movs	r3, #0
 80049c6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c8:	2303      	movs	r3, #3
 80049ca:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80049cc:	2307      	movs	r3, #7
 80049ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049d0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80049d4:	4619      	mov	r1, r3
 80049d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80049da:	f000 fd73 	bl	80054c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80049de:	4b69      	ldr	r3, [pc, #420]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049e0:	4a69      	ldr	r2, [pc, #420]	@ (8004b88 <HAL_UART_MspInit+0x24c>)
 80049e2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 80049e4:	4b67      	ldr	r3, [pc, #412]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049e6:	2202      	movs	r2, #2
 80049e8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049ea:	4b66      	ldr	r3, [pc, #408]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049f0:	4b64      	ldr	r3, [pc, #400]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80049f6:	4b63      	ldr	r3, [pc, #396]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049f8:	2280      	movs	r2, #128	@ 0x80
 80049fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049fc:	4b61      	ldr	r3, [pc, #388]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a02:	4b60      	ldr	r3, [pc, #384]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004a08:	4b5e      	ldr	r3, [pc, #376]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004a0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004a14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004a16:	485b      	ldr	r0, [pc, #364]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a18:	f000 fb54 	bl	80050c4 <HAL_DMA_Init>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_UART_MspInit+0xea>
    {
      Error_Handler();
 8004a22:	f7fe ff33 	bl	800388c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a56      	ldr	r2, [pc, #344]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a2a:	675a      	str	r2, [r3, #116]	@ 0x74
 8004a2c:	4a55      	ldr	r2, [pc, #340]	@ (8004b84 <HAL_UART_MspInit+0x248>)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8004a32:	4b56      	ldr	r3, [pc, #344]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a34:	4a56      	ldr	r2, [pc, #344]	@ (8004b90 <HAL_UART_MspInit+0x254>)
 8004a36:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8004a38:	4b54      	ldr	r3, [pc, #336]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a3e:	4b53      	ldr	r3, [pc, #332]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a40:	2210      	movs	r2, #16
 8004a42:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a44:	4b51      	ldr	r3, [pc, #324]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a4a:	4b50      	ldr	r3, [pc, #320]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a4c:	2280      	movs	r2, #128	@ 0x80
 8004a4e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a50:	4b4e      	ldr	r3, [pc, #312]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a56:	4b4d      	ldr	r3, [pc, #308]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004a5c:	4b4b      	ldr	r3, [pc, #300]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a5e:	2200      	movs	r2, #0
 8004a60:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004a62:	4b4a      	ldr	r3, [pc, #296]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a64:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004a68:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004a6a:	4848      	ldr	r0, [pc, #288]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a6c:	f000 fb2a 	bl	80050c4 <HAL_DMA_Init>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8004a76:	f7fe ff09 	bl	800388c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a43      	ldr	r2, [pc, #268]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a7e:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a80:	4a42      	ldr	r2, [pc, #264]	@ (8004b8c <HAL_UART_MspInit+0x250>)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004a86:	2200      	movs	r2, #0
 8004a88:	2100      	movs	r1, #0
 8004a8a:	2025      	movs	r0, #37	@ 0x25
 8004a8c:	f000 fae3 	bl	8005056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004a90:	2025      	movs	r0, #37	@ 0x25
 8004a92:	f000 fafc 	bl	800508e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004a96:	e06d      	b.n	8004b74 <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART2)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a3d      	ldr	r2, [pc, #244]	@ (8004b94 <HAL_UART_MspInit+0x258>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d168      	bne.n	8004b74 <HAL_UART_MspInit+0x238>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004aa2:	2302      	movs	r3, #2
 8004aa4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aaa:	f107 0318 	add.w	r3, r7, #24
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 fd4e 	bl	8006550 <HAL_RCCEx_PeriphCLKConfig>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <HAL_UART_MspInit+0x182>
      Error_Handler();
 8004aba:	f7fe fee7 	bl	800388c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004abe:	4b30      	ldr	r3, [pc, #192]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ac8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aca:	4b2d      	ldr	r3, [pc, #180]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ada:	4a29      	ldr	r2, [pc, #164]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004adc:	f043 0301 	orr.w	r3, r3, #1
 8004ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ae2:	4b27      	ldr	r3, [pc, #156]	@ (8004b80 <HAL_UART_MspInit+0x244>)
 8004ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	60bb      	str	r3, [r7, #8]
 8004aec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004aee:	230c      	movs	r3, #12
 8004af0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004af2:	2302      	movs	r3, #2
 8004af4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004afa:	2303      	movs	r3, #3
 8004afc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004afe:	2307      	movs	r3, #7
 8004b00:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b02:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004b06:	4619      	mov	r1, r3
 8004b08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b0c:	f000 fcda 	bl	80054c4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004b10:	4b21      	ldr	r3, [pc, #132]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b12:	4a22      	ldr	r2, [pc, #136]	@ (8004b9c <HAL_UART_MspInit+0x260>)
 8004b14:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8004b16:	4b20      	ldr	r3, [pc, #128]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b18:	2202      	movs	r2, #2
 8004b1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b22:	4b1d      	ldr	r3, [pc, #116]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b24:	2200      	movs	r2, #0
 8004b26:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b28:	4b1b      	ldr	r3, [pc, #108]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b2a:	2280      	movs	r2, #128	@ 0x80
 8004b2c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b34:	4b18      	ldr	r3, [pc, #96]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b36:	2200      	movs	r2, #0
 8004b38:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004b3a:	4b17      	ldr	r3, [pc, #92]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004b40:	4b15      	ldr	r3, [pc, #84]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004b46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b48:	4813      	ldr	r0, [pc, #76]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b4a:	f000 fabb 	bl	80050c4 <HAL_DMA_Init>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <HAL_UART_MspInit+0x21c>
      Error_Handler();
 8004b54:	f7fe fe9a 	bl	800388c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a0f      	ldr	r2, [pc, #60]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b5c:	675a      	str	r2, [r3, #116]	@ 0x74
 8004b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8004b98 <HAL_UART_MspInit+0x25c>)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004b64:	2200      	movs	r2, #0
 8004b66:	2100      	movs	r1, #0
 8004b68:	2026      	movs	r0, #38	@ 0x26
 8004b6a:	f000 fa74 	bl	8005056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004b6e:	2026      	movs	r0, #38	@ 0x26
 8004b70:	f000 fa8d 	bl	800508e <HAL_NVIC_EnableIRQ>
}
 8004b74:	bf00      	nop
 8004b76:	3780      	adds	r7, #128	@ 0x80
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40013800 	.word	0x40013800
 8004b80:	40021000 	.word	0x40021000
 8004b84:	2000019c 	.word	0x2000019c
 8004b88:	40020058 	.word	0x40020058
 8004b8c:	200001e4 	.word	0x200001e4
 8004b90:	40020044 	.word	0x40020044
 8004b94:	40004400 	.word	0x40004400
 8004b98:	2000022c 	.word	0x2000022c
 8004b9c:	4002006c 	.word	0x4002006c

08004ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <NMI_Handler+0x4>

08004ba8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bac:	bf00      	nop
 8004bae:	e7fd      	b.n	8004bac <HardFault_Handler+0x4>

08004bb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bb4:	bf00      	nop
 8004bb6:	e7fd      	b.n	8004bb4 <MemManage_Handler+0x4>

08004bb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bbc:	bf00      	nop
 8004bbe:	e7fd      	b.n	8004bbc <BusFault_Handler+0x4>

08004bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bc4:	bf00      	nop
 8004bc6:	e7fd      	b.n	8004bc4 <UsageFault_Handler+0x4>

08004bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bcc:	bf00      	nop
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bda:	bf00      	nop
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004be8:	bf00      	nop
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bf6:	f000 f90f 	bl	8004e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bfa:	bf00      	nop
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004c04:	4802      	ldr	r0, [pc, #8]	@ (8004c10 <DMA1_Channel4_IRQHandler+0x10>)
 8004c06:	f000 fb97 	bl	8005338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	200001e4 	.word	0x200001e4

08004c14 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004c18:	4802      	ldr	r0, [pc, #8]	@ (8004c24 <DMA1_Channel5_IRQHandler+0x10>)
 8004c1a:	f000 fb8d 	bl	8005338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004c1e:	bf00      	nop
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	2000019c 	.word	0x2000019c

08004c28 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004c2c:	4802      	ldr	r0, [pc, #8]	@ (8004c38 <DMA1_Channel6_IRQHandler+0x10>)
 8004c2e:	f000 fb83 	bl	8005338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004c32:	bf00      	nop
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	2000022c 	.word	0x2000022c

08004c3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004c40:	4802      	ldr	r0, [pc, #8]	@ (8004c4c <USART1_IRQHandler+0x10>)
 8004c42:	f002 fa91 	bl	8007168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004c46:	bf00      	nop
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	2000008c 	.word	0x2000008c

08004c50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  // CHECK FOR OVERRUN ERROR FIRST
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_ORE)) {
 8004c56:	4b0c      	ldr	r3, [pc, #48]	@ (8004c88 <USART2_IRQHandler+0x38>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69db      	ldr	r3, [r3, #28]
 8004c5c:	f003 0308 	and.w	r3, r3, #8
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d109      	bne.n	8004c78 <USART2_IRQHandler+0x28>
      volatile uint8_t dummy = huart2.Instance->RDR;
 8004c64:	4b08      	ldr	r3, [pc, #32]	@ (8004c88 <USART2_IRQHandler+0x38>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	71fb      	strb	r3, [r7, #7]
      (void)dummy;
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
      __HAL_UART_CLEAR_OREFLAG(&huart2);
 8004c70:	4b05      	ldr	r3, [pc, #20]	@ (8004c88 <USART2_IRQHandler+0x38>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2208      	movs	r2, #8
 8004c76:	621a      	str	r2, [r3, #32]
  }

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004c78:	4803      	ldr	r0, [pc, #12]	@ (8004c88 <USART2_IRQHandler+0x38>)
 8004c7a:	f002 fa75 	bl	8007168 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	20000114 	.word	0x20000114

08004c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c94:	4a14      	ldr	r2, [pc, #80]	@ (8004ce8 <_sbrk+0x5c>)
 8004c96:	4b15      	ldr	r3, [pc, #84]	@ (8004cec <_sbrk+0x60>)
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ca0:	4b13      	ldr	r3, [pc, #76]	@ (8004cf0 <_sbrk+0x64>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d102      	bne.n	8004cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ca8:	4b11      	ldr	r3, [pc, #68]	@ (8004cf0 <_sbrk+0x64>)
 8004caa:	4a12      	ldr	r2, [pc, #72]	@ (8004cf4 <_sbrk+0x68>)
 8004cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cae:	4b10      	ldr	r3, [pc, #64]	@ (8004cf0 <_sbrk+0x64>)
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d207      	bcs.n	8004ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cbc:	f003 fe1a 	bl	80088f4 <__errno>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	220c      	movs	r2, #12
 8004cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cca:	e009      	b.n	8004ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ccc:	4b08      	ldr	r3, [pc, #32]	@ (8004cf0 <_sbrk+0x64>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cd2:	4b07      	ldr	r3, [pc, #28]	@ (8004cf0 <_sbrk+0x64>)
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4413      	add	r3, r2
 8004cda:	4a05      	ldr	r2, [pc, #20]	@ (8004cf0 <_sbrk+0x64>)
 8004cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004cde:	68fb      	ldr	r3, [r7, #12]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3718      	adds	r7, #24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}
 8004ce8:	2000c000 	.word	0x2000c000
 8004cec:	00002000 	.word	0x00002000
 8004cf0:	200068c8 	.word	0x200068c8
 8004cf4:	20006a18 	.word	0x20006a18

08004cf8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004cfc:	4b06      	ldr	r3, [pc, #24]	@ (8004d18 <SystemInit+0x20>)
 8004cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d02:	4a05      	ldr	r2, [pc, #20]	@ (8004d18 <SystemInit+0x20>)
 8004d04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	e000ed00 	.word	0xe000ed00

08004d1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004d1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004d54 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004d20:	f7ff ffea 	bl	8004cf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d24:	480c      	ldr	r0, [pc, #48]	@ (8004d58 <LoopForever+0x6>)
  ldr r1, =_edata
 8004d26:	490d      	ldr	r1, [pc, #52]	@ (8004d5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d28:	4a0d      	ldr	r2, [pc, #52]	@ (8004d60 <LoopForever+0xe>)
  movs r3, #0
 8004d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d2c:	e002      	b.n	8004d34 <LoopCopyDataInit>

08004d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d32:	3304      	adds	r3, #4

08004d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d38:	d3f9      	bcc.n	8004d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8004d68 <LoopForever+0x16>)
  movs r3, #0
 8004d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d40:	e001      	b.n	8004d46 <LoopFillZerobss>

08004d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d44:	3204      	adds	r2, #4

08004d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d48:	d3fb      	bcc.n	8004d42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d4a:	f003 fdd9 	bl	8008900 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004d4e:	f7fe facb 	bl	80032e8 <main>

08004d52 <LoopForever>:

LoopForever:
    b LoopForever
 8004d52:	e7fe      	b.n	8004d52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004d54:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8004d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d5c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8004d60:	0800ae48 	.word	0x0800ae48
  ldr r2, =_sbss
 8004d64:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8004d68:	20006a18 	.word	0x20006a18

08004d6c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004d6c:	e7fe      	b.n	8004d6c <ADC1_IRQHandler>

08004d6e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b082      	sub	sp, #8
 8004d72:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004d74:	2300      	movs	r3, #0
 8004d76:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d78:	2003      	movs	r0, #3
 8004d7a:	f000 f961 	bl	8005040 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d7e:	2000      	movs	r0, #0
 8004d80:	f000 f80e 	bl	8004da0 <HAL_InitTick>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	71fb      	strb	r3, [r7, #7]
 8004d8e:	e001      	b.n	8004d94 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004d90:	f7ff fd6c 	bl	800486c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004d94:	79fb      	ldrb	r3, [r7, #7]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004dac:	4b17      	ldr	r3, [pc, #92]	@ (8004e0c <HAL_InitTick+0x6c>)
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d023      	beq.n	8004dfc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004db4:	4b16      	ldr	r3, [pc, #88]	@ (8004e10 <HAL_InitTick+0x70>)
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	4b14      	ldr	r3, [pc, #80]	@ (8004e0c <HAL_InitTick+0x6c>)
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 f96d 	bl	80050aa <HAL_SYSTICK_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d10f      	bne.n	8004df6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b0f      	cmp	r3, #15
 8004dda:	d809      	bhi.n	8004df0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ddc:	2200      	movs	r2, #0
 8004dde:	6879      	ldr	r1, [r7, #4]
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295
 8004de4:	f000 f937 	bl	8005056 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004de8:	4a0a      	ldr	r2, [pc, #40]	@ (8004e14 <HAL_InitTick+0x74>)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	e007      	b.n	8004e00 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
 8004df4:	e004      	b.n	8004e00 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	73fb      	strb	r3, [r7, #15]
 8004dfa:	e001      	b.n	8004e00 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	20000008 	.word	0x20000008
 8004e10:	20000000 	.word	0x20000000
 8004e14:	20000004 	.word	0x20000004

08004e18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004e1c:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <HAL_IncTick+0x20>)
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	461a      	mov	r2, r3
 8004e22:	4b06      	ldr	r3, [pc, #24]	@ (8004e3c <HAL_IncTick+0x24>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4413      	add	r3, r2
 8004e28:	4a04      	ldr	r2, [pc, #16]	@ (8004e3c <HAL_IncTick+0x24>)
 8004e2a:	6013      	str	r3, [r2, #0]
}
 8004e2c:	bf00      	nop
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	20000008 	.word	0x20000008
 8004e3c:	200068cc 	.word	0x200068cc

08004e40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
  return uwTick;
 8004e44:	4b03      	ldr	r3, [pc, #12]	@ (8004e54 <HAL_GetTick+0x14>)
 8004e46:	681b      	ldr	r3, [r3, #0]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	200068cc 	.word	0x200068cc

08004e58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e60:	f7ff ffee 	bl	8004e40 <HAL_GetTick>
 8004e64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e70:	d005      	beq.n	8004e7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004e72:	4b0a      	ldr	r3, [pc, #40]	@ (8004e9c <HAL_Delay+0x44>)
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e7e:	bf00      	nop
 8004e80:	f7ff ffde 	bl	8004e40 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d8f7      	bhi.n	8004e80 <HAL_Delay+0x28>
  {
  }
}
 8004e90:	bf00      	nop
 8004e92:	bf00      	nop
 8004e94:	3710      	adds	r7, #16
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20000008 	.word	0x20000008

08004ea0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f003 0307 	and.w	r3, r3, #7
 8004eae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ec8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004ecc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ed2:	4a04      	ldr	r2, [pc, #16]	@ (8004ee4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	60d3      	str	r3, [r2, #12]
}
 8004ed8:	bf00      	nop
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr
 8004ee4:	e000ed00 	.word	0xe000ed00

08004ee8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004eec:	4b04      	ldr	r3, [pc, #16]	@ (8004f00 <__NVIC_GetPriorityGrouping+0x18>)
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	0a1b      	lsrs	r3, r3, #8
 8004ef2:	f003 0307 	and.w	r3, r3, #7
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	e000ed00 	.word	0xe000ed00

08004f04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	db0b      	blt.n	8004f2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	f003 021f 	and.w	r2, r3, #31
 8004f1c:	4907      	ldr	r1, [pc, #28]	@ (8004f3c <__NVIC_EnableIRQ+0x38>)
 8004f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f22:	095b      	lsrs	r3, r3, #5
 8004f24:	2001      	movs	r0, #1
 8004f26:	fa00 f202 	lsl.w	r2, r0, r2
 8004f2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	e000e100 	.word	0xe000e100

08004f40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	4603      	mov	r3, r0
 8004f48:	6039      	str	r1, [r7, #0]
 8004f4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	db0a      	blt.n	8004f6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	490c      	ldr	r1, [pc, #48]	@ (8004f8c <__NVIC_SetPriority+0x4c>)
 8004f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f5e:	0112      	lsls	r2, r2, #4
 8004f60:	b2d2      	uxtb	r2, r2
 8004f62:	440b      	add	r3, r1
 8004f64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f68:	e00a      	b.n	8004f80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	b2da      	uxtb	r2, r3
 8004f6e:	4908      	ldr	r1, [pc, #32]	@ (8004f90 <__NVIC_SetPriority+0x50>)
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	3b04      	subs	r3, #4
 8004f78:	0112      	lsls	r2, r2, #4
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	440b      	add	r3, r1
 8004f7e:	761a      	strb	r2, [r3, #24]
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8a:	4770      	bx	lr
 8004f8c:	e000e100 	.word	0xe000e100
 8004f90:	e000ed00 	.word	0xe000ed00

08004f94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b089      	sub	sp, #36	@ 0x24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f1c3 0307 	rsb	r3, r3, #7
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	bf28      	it	cs
 8004fb2:	2304      	movcs	r3, #4
 8004fb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	3304      	adds	r3, #4
 8004fba:	2b06      	cmp	r3, #6
 8004fbc:	d902      	bls.n	8004fc4 <NVIC_EncodePriority+0x30>
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	3b03      	subs	r3, #3
 8004fc2:	e000      	b.n	8004fc6 <NVIC_EncodePriority+0x32>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43da      	mvns	r2, r3
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	401a      	ands	r2, r3
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe6:	43d9      	mvns	r1, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fec:	4313      	orrs	r3, r2
         );
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3724      	adds	r7, #36	@ 0x24
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
	...

08004ffc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	3b01      	subs	r3, #1
 8005008:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800500c:	d301      	bcc.n	8005012 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800500e:	2301      	movs	r3, #1
 8005010:	e00f      	b.n	8005032 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005012:	4a0a      	ldr	r2, [pc, #40]	@ (800503c <SysTick_Config+0x40>)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3b01      	subs	r3, #1
 8005018:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800501a:	210f      	movs	r1, #15
 800501c:	f04f 30ff 	mov.w	r0, #4294967295
 8005020:	f7ff ff8e 	bl	8004f40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005024:	4b05      	ldr	r3, [pc, #20]	@ (800503c <SysTick_Config+0x40>)
 8005026:	2200      	movs	r2, #0
 8005028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800502a:	4b04      	ldr	r3, [pc, #16]	@ (800503c <SysTick_Config+0x40>)
 800502c:	2207      	movs	r2, #7
 800502e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	e000e010 	.word	0xe000e010

08005040 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f7ff ff29 	bl	8004ea0 <__NVIC_SetPriorityGrouping>
}
 800504e:	bf00      	nop
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b086      	sub	sp, #24
 800505a:	af00      	add	r7, sp, #0
 800505c:	4603      	mov	r3, r0
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	607a      	str	r2, [r7, #4]
 8005062:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005068:	f7ff ff3e 	bl	8004ee8 <__NVIC_GetPriorityGrouping>
 800506c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	68b9      	ldr	r1, [r7, #8]
 8005072:	6978      	ldr	r0, [r7, #20]
 8005074:	f7ff ff8e 	bl	8004f94 <NVIC_EncodePriority>
 8005078:	4602      	mov	r2, r0
 800507a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800507e:	4611      	mov	r1, r2
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff ff5d 	bl	8004f40 <__NVIC_SetPriority>
}
 8005086:	bf00      	nop
 8005088:	3718      	adds	r7, #24
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b082      	sub	sp, #8
 8005092:	af00      	add	r7, sp, #0
 8005094:	4603      	mov	r3, r0
 8005096:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff ff31 	bl	8004f04 <__NVIC_EnableIRQ>
}
 80050a2:	bf00      	nop
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b082      	sub	sp, #8
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7ff ffa2 	bl	8004ffc <SysTick_Config>
 80050b8:	4603      	mov	r3, r0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e098      	b.n	8005208 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005214 <HAL_DMA_Init+0x150>)
 80050de:	429a      	cmp	r2, r3
 80050e0:	d80f      	bhi.n	8005102 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	461a      	mov	r2, r3
 80050e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005218 <HAL_DMA_Init+0x154>)
 80050ea:	4413      	add	r3, r2
 80050ec:	4a4b      	ldr	r2, [pc, #300]	@ (800521c <HAL_DMA_Init+0x158>)
 80050ee:	fba2 2303 	umull	r2, r3, r2, r3
 80050f2:	091b      	lsrs	r3, r3, #4
 80050f4:	009a      	lsls	r2, r3, #2
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a48      	ldr	r2, [pc, #288]	@ (8005220 <HAL_DMA_Init+0x15c>)
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40
 8005100:	e00e      	b.n	8005120 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	461a      	mov	r2, r3
 8005108:	4b46      	ldr	r3, [pc, #280]	@ (8005224 <HAL_DMA_Init+0x160>)
 800510a:	4413      	add	r3, r2
 800510c:	4a43      	ldr	r2, [pc, #268]	@ (800521c <HAL_DMA_Init+0x158>)
 800510e:	fba2 2303 	umull	r2, r3, r2, r3
 8005112:	091b      	lsrs	r3, r3, #4
 8005114:	009a      	lsls	r2, r3, #2
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a42      	ldr	r2, [pc, #264]	@ (8005228 <HAL_DMA_Init+0x164>)
 800511e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6812      	ldr	r2, [r2, #0]
 8005132:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	6819      	ldr	r1, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	431a      	orrs	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	431a      	orrs	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	695b      	ldr	r3, [r3, #20]
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	431a      	orrs	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a1b      	ldr	r3, [r3, #32]
 8005168:	431a      	orrs	r2, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800517a:	d039      	beq.n	80051f0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005180:	4a27      	ldr	r2, [pc, #156]	@ (8005220 <HAL_DMA_Init+0x15c>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d11a      	bne.n	80051bc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005186:	4b29      	ldr	r3, [pc, #164]	@ (800522c <HAL_DMA_Init+0x168>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800518e:	f003 031c 	and.w	r3, r3, #28
 8005192:	210f      	movs	r1, #15
 8005194:	fa01 f303 	lsl.w	r3, r1, r3
 8005198:	43db      	mvns	r3, r3
 800519a:	4924      	ldr	r1, [pc, #144]	@ (800522c <HAL_DMA_Init+0x168>)
 800519c:	4013      	ands	r3, r2
 800519e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80051a0:	4b22      	ldr	r3, [pc, #136]	@ (800522c <HAL_DMA_Init+0x168>)
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6859      	ldr	r1, [r3, #4]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ac:	f003 031c 	and.w	r3, r3, #28
 80051b0:	fa01 f303 	lsl.w	r3, r1, r3
 80051b4:	491d      	ldr	r1, [pc, #116]	@ (800522c <HAL_DMA_Init+0x168>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	600b      	str	r3, [r1, #0]
 80051ba:	e019      	b.n	80051f0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80051bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005230 <HAL_DMA_Init+0x16c>)
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c4:	f003 031c 	and.w	r3, r3, #28
 80051c8:	210f      	movs	r1, #15
 80051ca:	fa01 f303 	lsl.w	r3, r1, r3
 80051ce:	43db      	mvns	r3, r3
 80051d0:	4917      	ldr	r1, [pc, #92]	@ (8005230 <HAL_DMA_Init+0x16c>)
 80051d2:	4013      	ands	r3, r2
 80051d4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80051d6:	4b16      	ldr	r3, [pc, #88]	@ (8005230 <HAL_DMA_Init+0x16c>)
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6859      	ldr	r1, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e2:	f003 031c 	and.w	r3, r3, #28
 80051e6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ea:	4911      	ldr	r1, [pc, #68]	@ (8005230 <HAL_DMA_Init+0x16c>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2201      	movs	r2, #1
 80051fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	370c      	adds	r7, #12
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr
 8005214:	40020407 	.word	0x40020407
 8005218:	bffdfff8 	.word	0xbffdfff8
 800521c:	cccccccd 	.word	0xcccccccd
 8005220:	40020000 	.word	0x40020000
 8005224:	bffdfbf8 	.word	0xbffdfbf8
 8005228:	40020400 	.word	0x40020400
 800522c:	400200a8 	.word	0x400200a8
 8005230:	400204a8 	.word	0x400204a8

08005234 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e031      	b.n	80052aa <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d008      	beq.n	8005264 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2204      	movs	r2, #4
 8005256:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e022      	b.n	80052aa <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f022 0201 	bic.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f022 020e 	bic.w	r2, r2, #14
 8005282:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005288:	f003 021c 	and.w	r2, r3, #28
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	2101      	movs	r1, #1
 8005292:	fa01 f202 	lsl.w	r2, r1, r2
 8005296:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr

080052b6 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b084      	sub	sp, #16
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052be:	2300      	movs	r3, #0
 80052c0:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d005      	beq.n	80052da <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2204      	movs	r2, #4
 80052d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	73fb      	strb	r3, [r7, #15]
 80052d8:	e029      	b.n	800532e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f022 0201 	bic.w	r2, r2, #1
 80052e8:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 020e 	bic.w	r2, r2, #14
 80052f8:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f003 021c 	and.w	r2, r3, #28
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005306:	2101      	movs	r1, #1
 8005308:	fa01 f202 	lsl.w	r2, r1, r2
 800530c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	4798      	blx	r3
    }
  }
  return status;
 800532e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005354:	f003 031c 	and.w	r3, r3, #28
 8005358:	2204      	movs	r2, #4
 800535a:	409a      	lsls	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	4013      	ands	r3, r2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d027      	beq.n	80053b4 <HAL_DMA_IRQHandler+0x7c>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d022      	beq.n	80053b4 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0320 	and.w	r3, r3, #32
 8005378:	2b00      	cmp	r3, #0
 800537a:	d107      	bne.n	800538c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0204 	bic.w	r2, r2, #4
 800538a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005390:	f003 021c 	and.w	r2, r3, #28
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005398:	2104      	movs	r1, #4
 800539a:	fa01 f202 	lsl.w	r2, r1, r2
 800539e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 8081 	beq.w	80054ac <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80053b2:	e07b      	b.n	80054ac <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b8:	f003 031c 	and.w	r3, r3, #28
 80053bc:	2202      	movs	r2, #2
 80053be:	409a      	lsls	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4013      	ands	r3, r2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d03d      	beq.n	8005444 <HAL_DMA_IRQHandler+0x10c>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d038      	beq.n	8005444 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0320 	and.w	r3, r3, #32
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d10b      	bne.n	80053f8 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f022 020a 	bic.w	r2, r2, #10
 80053ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	461a      	mov	r2, r3
 80053fe:	4b2e      	ldr	r3, [pc, #184]	@ (80054b8 <HAL_DMA_IRQHandler+0x180>)
 8005400:	429a      	cmp	r2, r3
 8005402:	d909      	bls.n	8005418 <HAL_DMA_IRQHandler+0xe0>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005408:	f003 031c 	and.w	r3, r3, #28
 800540c:	4a2b      	ldr	r2, [pc, #172]	@ (80054bc <HAL_DMA_IRQHandler+0x184>)
 800540e:	2102      	movs	r1, #2
 8005410:	fa01 f303 	lsl.w	r3, r1, r3
 8005414:	6053      	str	r3, [r2, #4]
 8005416:	e008      	b.n	800542a <HAL_DMA_IRQHandler+0xf2>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800541c:	f003 031c 	and.w	r3, r3, #28
 8005420:	4a27      	ldr	r2, [pc, #156]	@ (80054c0 <HAL_DMA_IRQHandler+0x188>)
 8005422:	2102      	movs	r1, #2
 8005424:	fa01 f303 	lsl.w	r3, r1, r3
 8005428:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005436:	2b00      	cmp	r3, #0
 8005438:	d038      	beq.n	80054ac <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005442:	e033      	b.n	80054ac <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005448:	f003 031c 	and.w	r3, r3, #28
 800544c:	2208      	movs	r2, #8
 800544e:	409a      	lsls	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	4013      	ands	r3, r2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d02a      	beq.n	80054ae <HAL_DMA_IRQHandler+0x176>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0308 	and.w	r3, r3, #8
 800545e:	2b00      	cmp	r3, #0
 8005460:	d025      	beq.n	80054ae <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 020e 	bic.w	r2, r2, #14
 8005470:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005476:	f003 021c 	and.w	r2, r3, #28
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547e:	2101      	movs	r1, #1
 8005480:	fa01 f202 	lsl.w	r2, r1, r2
 8005484:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2201      	movs	r2, #1
 800548a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d004      	beq.n	80054ae <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
}
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	40020080 	.word	0x40020080
 80054bc:	40020400 	.word	0x40020400
 80054c0:	40020000 	.word	0x40020000

080054c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054d2:	e148      	b.n	8005766 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	2101      	movs	r1, #1
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	fa01 f303 	lsl.w	r3, r1, r3
 80054e0:	4013      	ands	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 813a 	beq.w	8005760 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f003 0303 	and.w	r3, r3, #3
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d005      	beq.n	8005504 <HAL_GPIO_Init+0x40>
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f003 0303 	and.w	r3, r3, #3
 8005500:	2b02      	cmp	r3, #2
 8005502:	d130      	bne.n	8005566 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	005b      	lsls	r3, r3, #1
 800550e:	2203      	movs	r2, #3
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	43db      	mvns	r3, r3
 8005516:	693a      	ldr	r2, [r7, #16]
 8005518:	4013      	ands	r3, r2
 800551a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	fa02 f303 	lsl.w	r3, r2, r3
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800553a:	2201      	movs	r2, #1
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	fa02 f303 	lsl.w	r3, r2, r3
 8005542:	43db      	mvns	r3, r3
 8005544:	693a      	ldr	r2, [r7, #16]
 8005546:	4013      	ands	r3, r2
 8005548:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	091b      	lsrs	r3, r3, #4
 8005550:	f003 0201 	and.w	r2, r3, #1
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	fa02 f303 	lsl.w	r3, r2, r3
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f003 0303 	and.w	r3, r3, #3
 800556e:	2b03      	cmp	r3, #3
 8005570:	d017      	beq.n	80055a2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	2203      	movs	r2, #3
 800557e:	fa02 f303 	lsl.w	r3, r2, r3
 8005582:	43db      	mvns	r3, r3
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4013      	ands	r3, r2
 8005588:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	005b      	lsls	r3, r3, #1
 8005592:	fa02 f303 	lsl.w	r3, r2, r3
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d123      	bne.n	80055f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	08da      	lsrs	r2, r3, #3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3208      	adds	r2, #8
 80055b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	220f      	movs	r2, #15
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43db      	mvns	r3, r3
 80055cc:	693a      	ldr	r2, [r7, #16]
 80055ce:	4013      	ands	r3, r2
 80055d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	08da      	lsrs	r2, r3, #3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3208      	adds	r2, #8
 80055f0:	6939      	ldr	r1, [r7, #16]
 80055f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	2203      	movs	r2, #3
 8005602:	fa02 f303 	lsl.w	r3, r2, r3
 8005606:	43db      	mvns	r3, r3
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	4013      	ands	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f003 0203 	and.w	r2, r3, #3
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 8094 	beq.w	8005760 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005638:	4b52      	ldr	r3, [pc, #328]	@ (8005784 <HAL_GPIO_Init+0x2c0>)
 800563a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800563c:	4a51      	ldr	r2, [pc, #324]	@ (8005784 <HAL_GPIO_Init+0x2c0>)
 800563e:	f043 0301 	orr.w	r3, r3, #1
 8005642:	6613      	str	r3, [r2, #96]	@ 0x60
 8005644:	4b4f      	ldr	r3, [pc, #316]	@ (8005784 <HAL_GPIO_Init+0x2c0>)
 8005646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	60bb      	str	r3, [r7, #8]
 800564e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005650:	4a4d      	ldr	r2, [pc, #308]	@ (8005788 <HAL_GPIO_Init+0x2c4>)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	089b      	lsrs	r3, r3, #2
 8005656:	3302      	adds	r3, #2
 8005658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800565c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	f003 0303 	and.w	r3, r3, #3
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	220f      	movs	r2, #15
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	43db      	mvns	r3, r3
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4013      	ands	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800567a:	d00d      	beq.n	8005698 <HAL_GPIO_Init+0x1d4>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a43      	ldr	r2, [pc, #268]	@ (800578c <HAL_GPIO_Init+0x2c8>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d007      	beq.n	8005694 <HAL_GPIO_Init+0x1d0>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a42      	ldr	r2, [pc, #264]	@ (8005790 <HAL_GPIO_Init+0x2cc>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d101      	bne.n	8005690 <HAL_GPIO_Init+0x1cc>
 800568c:	2302      	movs	r3, #2
 800568e:	e004      	b.n	800569a <HAL_GPIO_Init+0x1d6>
 8005690:	2307      	movs	r3, #7
 8005692:	e002      	b.n	800569a <HAL_GPIO_Init+0x1d6>
 8005694:	2301      	movs	r3, #1
 8005696:	e000      	b.n	800569a <HAL_GPIO_Init+0x1d6>
 8005698:	2300      	movs	r3, #0
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	f002 0203 	and.w	r2, r2, #3
 80056a0:	0092      	lsls	r2, r2, #2
 80056a2:	4093      	lsls	r3, r2
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80056aa:	4937      	ldr	r1, [pc, #220]	@ (8005788 <HAL_GPIO_Init+0x2c4>)
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	089b      	lsrs	r3, r3, #2
 80056b0:	3302      	adds	r3, #2
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80056b8:	4b36      	ldr	r3, [pc, #216]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	43db      	mvns	r3, r3
 80056c2:	693a      	ldr	r2, [r7, #16]
 80056c4:	4013      	ands	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80056dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80056e2:	4b2c      	ldr	r3, [pc, #176]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	43db      	mvns	r3, r3
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	4013      	ands	r3, r2
 80056f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d003      	beq.n	8005706 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	4313      	orrs	r3, r2
 8005704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005706:	4a23      	ldr	r2, [pc, #140]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800570c:	4b21      	ldr	r3, [pc, #132]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	43db      	mvns	r3, r3
 8005716:	693a      	ldr	r2, [r7, #16]
 8005718:	4013      	ands	r3, r2
 800571a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d003      	beq.n	8005730 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005730:	4a18      	ldr	r2, [pc, #96]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005736:	4b17      	ldr	r3, [pc, #92]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	43db      	mvns	r3, r3
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	4013      	ands	r3, r2
 8005744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8005752:	693a      	ldr	r2, [r7, #16]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800575a:	4a0e      	ldr	r2, [pc, #56]	@ (8005794 <HAL_GPIO_Init+0x2d0>)
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	3301      	adds	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	fa22 f303 	lsr.w	r3, r2, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	f47f aeaf 	bne.w	80054d4 <HAL_GPIO_Init+0x10>
  }
}
 8005776:	bf00      	nop
 8005778:	bf00      	nop
 800577a:	371c      	adds	r7, #28
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	40021000 	.word	0x40021000
 8005788:	40010000 	.word	0x40010000
 800578c:	48000400 	.word	0x48000400
 8005790:	48000800 	.word	0x48000800
 8005794:	40010400 	.word	0x40010400

08005798 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	460b      	mov	r3, r1
 80057a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	691a      	ldr	r2, [r3, #16]
 80057a8:	887b      	ldrh	r3, [r7, #2]
 80057aa:	4013      	ands	r3, r2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80057b0:	2301      	movs	r3, #1
 80057b2:	73fb      	strb	r3, [r7, #15]
 80057b4:	e001      	b.n	80057ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80057b6:	2300      	movs	r3, #0
 80057b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	460b      	mov	r3, r1
 80057d2:	807b      	strh	r3, [r7, #2]
 80057d4:	4613      	mov	r3, r2
 80057d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057d8:	787b      	ldrb	r3, [r7, #1]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057de:	887a      	ldrh	r2, [r7, #2]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80057e4:	e002      	b.n	80057ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80057e6:	887a      	ldrh	r2, [r7, #2]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80057ec:	bf00      	nop
 80057ee:	370c      	adds	r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057fc:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a04      	ldr	r2, [pc, #16]	@ (8005814 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005802:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005806:	6013      	str	r3, [r2, #0]
}
 8005808:	bf00      	nop
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	40007000 	.word	0x40007000

08005818 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005818:	b480      	push	{r7}
 800581a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800581c:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <HAL_PWREx_GetVoltageRange+0x18>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005824:	4618      	mov	r0, r3
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	40007000 	.word	0x40007000

08005834 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005842:	d130      	bne.n	80058a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005844:	4b23      	ldr	r3, [pc, #140]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800584c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005850:	d038      	beq.n	80058c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005852:	4b20      	ldr	r3, [pc, #128]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800585a:	4a1e      	ldr	r2, [pc, #120]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800585c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005860:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005862:	4b1d      	ldr	r3, [pc, #116]	@ (80058d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2232      	movs	r2, #50	@ 0x32
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	4a1b      	ldr	r2, [pc, #108]	@ (80058dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0c9b      	lsrs	r3, r3, #18
 8005874:	3301      	adds	r3, #1
 8005876:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005878:	e002      	b.n	8005880 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	3b01      	subs	r3, #1
 800587e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005880:	4b14      	ldr	r3, [pc, #80]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588c:	d102      	bne.n	8005894 <HAL_PWREx_ControlVoltageScaling+0x60>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1f2      	bne.n	800587a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005894:	4b0f      	ldr	r3, [pc, #60]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800589c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058a0:	d110      	bne.n	80058c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e00f      	b.n	80058c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80058a6:	4b0b      	ldr	r3, [pc, #44]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058b2:	d007      	beq.n	80058c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80058b4:	4b07      	ldr	r3, [pc, #28]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80058bc:	4a05      	ldr	r2, [pc, #20]	@ (80058d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80058be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40007000 	.word	0x40007000
 80058d8:	20000000 	.word	0x20000000
 80058dc:	431bde83 	.word	0x431bde83

080058e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b088      	sub	sp, #32
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d102      	bne.n	80058f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	f000 bc02 	b.w	80060f8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058f4:	4b96      	ldr	r3, [pc, #600]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f003 030c 	and.w	r3, r3, #12
 80058fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058fe:	4b94      	ldr	r3, [pc, #592]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0310 	and.w	r3, r3, #16
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 80e4 	beq.w	8005ade <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d007      	beq.n	800592c <HAL_RCC_OscConfig+0x4c>
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	2b0c      	cmp	r3, #12
 8005920:	f040 808b 	bne.w	8005a3a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	2b01      	cmp	r3, #1
 8005928:	f040 8087 	bne.w	8005a3a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800592c:	4b88      	ldr	r3, [pc, #544]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0302 	and.w	r3, r3, #2
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_RCC_OscConfig+0x64>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e3d9      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1a      	ldr	r2, [r3, #32]
 8005948:	4b81      	ldr	r3, [pc, #516]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b00      	cmp	r3, #0
 8005952:	d004      	beq.n	800595e <HAL_RCC_OscConfig+0x7e>
 8005954:	4b7e      	ldr	r3, [pc, #504]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800595c:	e005      	b.n	800596a <HAL_RCC_OscConfig+0x8a>
 800595e:	4b7c      	ldr	r3, [pc, #496]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005960:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005964:	091b      	lsrs	r3, r3, #4
 8005966:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800596a:	4293      	cmp	r3, r2
 800596c:	d223      	bcs.n	80059b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fd8c 	bl	8006490 <RCC_SetFlashLatencyFromMSIRange>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d001      	beq.n	8005982 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e3ba      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005982:	4b73      	ldr	r3, [pc, #460]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a72      	ldr	r2, [pc, #456]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005988:	f043 0308 	orr.w	r3, r3, #8
 800598c:	6013      	str	r3, [r2, #0]
 800598e:	4b70      	ldr	r3, [pc, #448]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	496d      	ldr	r1, [pc, #436]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 800599c:	4313      	orrs	r3, r2
 800599e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059a0:	4b6b      	ldr	r3, [pc, #428]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	021b      	lsls	r3, r3, #8
 80059ae:	4968      	ldr	r1, [pc, #416]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	604b      	str	r3, [r1, #4]
 80059b4:	e025      	b.n	8005a02 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059b6:	4b66      	ldr	r3, [pc, #408]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a65      	ldr	r2, [pc, #404]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059bc:	f043 0308 	orr.w	r3, r3, #8
 80059c0:	6013      	str	r3, [r2, #0]
 80059c2:	4b63      	ldr	r3, [pc, #396]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	4960      	ldr	r1, [pc, #384]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059d4:	4b5e      	ldr	r3, [pc, #376]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	021b      	lsls	r3, r3, #8
 80059e2:	495b      	ldr	r1, [pc, #364]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d109      	bne.n	8005a02 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 fd4c 	bl	8006490 <RCC_SetFlashLatencyFromMSIRange>
 80059f8:	4603      	mov	r3, r0
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d001      	beq.n	8005a02 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	e37a      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a02:	f000 fc81 	bl	8006308 <HAL_RCC_GetSysClockFreq>
 8005a06:	4602      	mov	r2, r0
 8005a08:	4b51      	ldr	r3, [pc, #324]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	091b      	lsrs	r3, r3, #4
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	4950      	ldr	r1, [pc, #320]	@ (8005b54 <HAL_RCC_OscConfig+0x274>)
 8005a14:	5ccb      	ldrb	r3, [r1, r3]
 8005a16:	f003 031f 	and.w	r3, r3, #31
 8005a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1e:	4a4e      	ldr	r2, [pc, #312]	@ (8005b58 <HAL_RCC_OscConfig+0x278>)
 8005a20:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005a22:	4b4e      	ldr	r3, [pc, #312]	@ (8005b5c <HAL_RCC_OscConfig+0x27c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff f9ba 	bl	8004da0 <HAL_InitTick>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005a30:	7bfb      	ldrb	r3, [r7, #15]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d052      	beq.n	8005adc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005a36:	7bfb      	ldrb	r3, [r7, #15]
 8005a38:	e35e      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d032      	beq.n	8005aa8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005a42:	4b43      	ldr	r3, [pc, #268]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a42      	ldr	r2, [pc, #264]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a48:	f043 0301 	orr.w	r3, r3, #1
 8005a4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a4e:	f7ff f9f7 	bl	8004e40 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a56:	f7ff f9f3 	bl	8004e40 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e347      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a68:	4b39      	ldr	r3, [pc, #228]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0f0      	beq.n	8005a56 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a74:	4b36      	ldr	r3, [pc, #216]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a35      	ldr	r2, [pc, #212]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a7a:	f043 0308 	orr.w	r3, r3, #8
 8005a7e:	6013      	str	r3, [r2, #0]
 8005a80:	4b33      	ldr	r3, [pc, #204]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a1b      	ldr	r3, [r3, #32]
 8005a8c:	4930      	ldr	r1, [pc, #192]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a92:	4b2f      	ldr	r3, [pc, #188]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	021b      	lsls	r3, r3, #8
 8005aa0:	492b      	ldr	r1, [pc, #172]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	604b      	str	r3, [r1, #4]
 8005aa6:	e01a      	b.n	8005ade <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005aa8:	4b29      	ldr	r3, [pc, #164]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a28      	ldr	r2, [pc, #160]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005aae:	f023 0301 	bic.w	r3, r3, #1
 8005ab2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ab4:	f7ff f9c4 	bl	8004e40 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005abc:	f7ff f9c0 	bl	8004e40 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e314      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005ace:	4b20      	ldr	r3, [pc, #128]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x1dc>
 8005ada:	e000      	b.n	8005ade <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005adc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d073      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	2b08      	cmp	r3, #8
 8005aee:	d005      	beq.n	8005afc <HAL_RCC_OscConfig+0x21c>
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	2b0c      	cmp	r3, #12
 8005af4:	d10e      	bne.n	8005b14 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2b03      	cmp	r3, #3
 8005afa:	d10b      	bne.n	8005b14 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005afc:	4b14      	ldr	r3, [pc, #80]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d063      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x2f0>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d15f      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e2f1      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b1c:	d106      	bne.n	8005b2c <HAL_RCC_OscConfig+0x24c>
 8005b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a0b      	ldr	r2, [pc, #44]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	e025      	b.n	8005b78 <HAL_RCC_OscConfig+0x298>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b34:	d114      	bne.n	8005b60 <HAL_RCC_OscConfig+0x280>
 8005b36:	4b06      	ldr	r3, [pc, #24]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a05      	ldr	r2, [pc, #20]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	4b03      	ldr	r3, [pc, #12]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a02      	ldr	r2, [pc, #8]	@ (8005b50 <HAL_RCC_OscConfig+0x270>)
 8005b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	e013      	b.n	8005b78 <HAL_RCC_OscConfig+0x298>
 8005b50:	40021000 	.word	0x40021000
 8005b54:	0800acbc 	.word	0x0800acbc
 8005b58:	20000000 	.word	0x20000000
 8005b5c:	20000004 	.word	0x20000004
 8005b60:	4ba0      	ldr	r3, [pc, #640]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a9f      	ldr	r2, [pc, #636]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b6a:	6013      	str	r3, [r2, #0]
 8005b6c:	4b9d      	ldr	r3, [pc, #628]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a9c      	ldr	r2, [pc, #624]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005b72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d013      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b80:	f7ff f95e 	bl	8004e40 <HAL_GetTick>
 8005b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b88:	f7ff f95a 	bl	8004e40 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b64      	cmp	r3, #100	@ 0x64
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e2ae      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b9a:	4b92      	ldr	r3, [pc, #584]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d0f0      	beq.n	8005b88 <HAL_RCC_OscConfig+0x2a8>
 8005ba6:	e014      	b.n	8005bd2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ba8:	f7ff f94a 	bl	8004e40 <HAL_GetTick>
 8005bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bb0:	f7ff f946 	bl	8004e40 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b64      	cmp	r3, #100	@ 0x64
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e29a      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bc2:	4b88      	ldr	r3, [pc, #544]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1f0      	bne.n	8005bb0 <HAL_RCC_OscConfig+0x2d0>
 8005bce:	e000      	b.n	8005bd2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d060      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	2b04      	cmp	r3, #4
 8005be2:	d005      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x310>
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	2b0c      	cmp	r3, #12
 8005be8:	d119      	bne.n	8005c1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d116      	bne.n	8005c1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bf0:	4b7c      	ldr	r3, [pc, #496]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d005      	beq.n	8005c08 <HAL_RCC_OscConfig+0x328>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d101      	bne.n	8005c08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e277      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c08:	4b76      	ldr	r3, [pc, #472]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	061b      	lsls	r3, r3, #24
 8005c16:	4973      	ldr	r1, [pc, #460]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c1c:	e040      	b.n	8005ca0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d023      	beq.n	8005c6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c26:	4b6f      	ldr	r3, [pc, #444]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a6e      	ldr	r2, [pc, #440]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c32:	f7ff f905 	bl	8004e40 <HAL_GetTick>
 8005c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c38:	e008      	b.n	8005c4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c3a:	f7ff f901 	bl	8004e40 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e255      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c4c:	4b65      	ldr	r3, [pc, #404]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f0      	beq.n	8005c3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c58:	4b62      	ldr	r3, [pc, #392]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	061b      	lsls	r3, r3, #24
 8005c66:	495f      	ldr	r1, [pc, #380]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	604b      	str	r3, [r1, #4]
 8005c6c:	e018      	b.n	8005ca0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c6e:	4b5d      	ldr	r3, [pc, #372]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a5c      	ldr	r2, [pc, #368]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7a:	f7ff f8e1 	bl	8004e40 <HAL_GetTick>
 8005c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c80:	e008      	b.n	8005c94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c82:	f7ff f8dd 	bl	8004e40 <HAL_GetTick>
 8005c86:	4602      	mov	r2, r0
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d901      	bls.n	8005c94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e231      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c94:	4b53      	ldr	r3, [pc, #332]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1f0      	bne.n	8005c82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0308 	and.w	r3, r3, #8
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d03c      	beq.n	8005d26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01c      	beq.n	8005cee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cba:	4a4a      	ldr	r2, [pc, #296]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005cbc:	f043 0301 	orr.w	r3, r3, #1
 8005cc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc4:	f7ff f8bc 	bl	8004e40 <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cca:	e008      	b.n	8005cde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ccc:	f7ff f8b8 	bl	8004e40 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e20c      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cde:	4b41      	ldr	r3, [pc, #260]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ce4:	f003 0302 	and.w	r3, r3, #2
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d0ef      	beq.n	8005ccc <HAL_RCC_OscConfig+0x3ec>
 8005cec:	e01b      	b.n	8005d26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cee:	4b3d      	ldr	r3, [pc, #244]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cf4:	4a3b      	ldr	r2, [pc, #236]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005cf6:	f023 0301 	bic.w	r3, r3, #1
 8005cfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cfe:	f7ff f89f 	bl	8004e40 <HAL_GetTick>
 8005d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d04:	e008      	b.n	8005d18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d06:	f7ff f89b 	bl	8004e40 <HAL_GetTick>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d901      	bls.n	8005d18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005d14:	2303      	movs	r3, #3
 8005d16:	e1ef      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d18:	4b32      	ldr	r3, [pc, #200]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1ef      	bne.n	8005d06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0304 	and.w	r3, r3, #4
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 80a6 	beq.w	8005e80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d34:	2300      	movs	r3, #0
 8005d36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005d38:	4b2a      	ldr	r3, [pc, #168]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d44:	4b27      	ldr	r3, [pc, #156]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d48:	4a26      	ldr	r2, [pc, #152]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005d4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d50:	4b24      	ldr	r3, [pc, #144]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d58:	60bb      	str	r3, [r7, #8]
 8005d5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d60:	4b21      	ldr	r3, [pc, #132]	@ (8005de8 <HAL_RCC_OscConfig+0x508>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d118      	bne.n	8005d9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8005de8 <HAL_RCC_OscConfig+0x508>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a1d      	ldr	r2, [pc, #116]	@ (8005de8 <HAL_RCC_OscConfig+0x508>)
 8005d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d78:	f7ff f862 	bl	8004e40 <HAL_GetTick>
 8005d7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d7e:	e008      	b.n	8005d92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d80:	f7ff f85e 	bl	8004e40 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	1ad3      	subs	r3, r2, r3
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d901      	bls.n	8005d92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e1b2      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d92:	4b15      	ldr	r3, [pc, #84]	@ (8005de8 <HAL_RCC_OscConfig+0x508>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d0f0      	beq.n	8005d80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d108      	bne.n	8005db8 <HAL_RCC_OscConfig+0x4d8>
 8005da6:	4b0f      	ldr	r3, [pc, #60]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dac:	4a0d      	ldr	r2, [pc, #52]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005dae:	f043 0301 	orr.w	r3, r3, #1
 8005db2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005db6:	e029      	b.n	8005e0c <HAL_RCC_OscConfig+0x52c>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	2b05      	cmp	r3, #5
 8005dbe:	d115      	bne.n	8005dec <HAL_RCC_OscConfig+0x50c>
 8005dc0:	4b08      	ldr	r3, [pc, #32]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dc6:	4a07      	ldr	r2, [pc, #28]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005dc8:	f043 0304 	orr.w	r3, r3, #4
 8005dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dd0:	4b04      	ldr	r3, [pc, #16]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dd6:	4a03      	ldr	r2, [pc, #12]	@ (8005de4 <HAL_RCC_OscConfig+0x504>)
 8005dd8:	f043 0301 	orr.w	r3, r3, #1
 8005ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005de0:	e014      	b.n	8005e0c <HAL_RCC_OscConfig+0x52c>
 8005de2:	bf00      	nop
 8005de4:	40021000 	.word	0x40021000
 8005de8:	40007000 	.word	0x40007000
 8005dec:	4b9a      	ldr	r3, [pc, #616]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005df2:	4a99      	ldr	r2, [pc, #612]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005df4:	f023 0301 	bic.w	r3, r3, #1
 8005df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dfc:	4b96      	ldr	r3, [pc, #600]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e02:	4a95      	ldr	r2, [pc, #596]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e04:	f023 0304 	bic.w	r3, r3, #4
 8005e08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d016      	beq.n	8005e42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e14:	f7ff f814 	bl	8004e40 <HAL_GetTick>
 8005e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e1a:	e00a      	b.n	8005e32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e1c:	f7ff f810 	bl	8004e40 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d901      	bls.n	8005e32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e162      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e32:	4b89      	ldr	r3, [pc, #548]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0ed      	beq.n	8005e1c <HAL_RCC_OscConfig+0x53c>
 8005e40:	e015      	b.n	8005e6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e42:	f7fe fffd 	bl	8004e40 <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e48:	e00a      	b.n	8005e60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e4a:	f7fe fff9 	bl	8004e40 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d901      	bls.n	8005e60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e14b      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e60:	4b7d      	ldr	r3, [pc, #500]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1ed      	bne.n	8005e4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e6e:	7ffb      	ldrb	r3, [r7, #31]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d105      	bne.n	8005e80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e74:	4b78      	ldr	r3, [pc, #480]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e78:	4a77      	ldr	r2, [pc, #476]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0320 	and.w	r3, r3, #32
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d03c      	beq.n	8005f06 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01c      	beq.n	8005ece <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e94:	4b70      	ldr	r3, [pc, #448]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e9a:	4a6f      	ldr	r2, [pc, #444]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005e9c:	f043 0301 	orr.w	r3, r3, #1
 8005ea0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea4:	f7fe ffcc 	bl	8004e40 <HAL_GetTick>
 8005ea8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005eaa:	e008      	b.n	8005ebe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eac:	f7fe ffc8 	bl	8004e40 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e11c      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005ebe:	4b66      	ldr	r3, [pc, #408]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005ec0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0ef      	beq.n	8005eac <HAL_RCC_OscConfig+0x5cc>
 8005ecc:	e01b      	b.n	8005f06 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ece:	4b62      	ldr	r3, [pc, #392]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005ed0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ed4:	4a60      	ldr	r2, [pc, #384]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005ed6:	f023 0301 	bic.w	r3, r3, #1
 8005eda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ede:	f7fe ffaf 	bl	8004e40 <HAL_GetTick>
 8005ee2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ee6:	f7fe ffab 	bl	8004e40 <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e0ff      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ef8:	4b57      	ldr	r3, [pc, #348]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005efa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1ef      	bne.n	8005ee6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f000 80f3 	beq.w	80060f6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f14:	2b02      	cmp	r3, #2
 8005f16:	f040 80c9 	bne.w	80060ac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005f1a:	4b4f      	ldr	r3, [pc, #316]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f003 0203 	and.w	r2, r3, #3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d12c      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d123      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f4a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d11b      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f5a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d113      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d109      	bne.n	8005f88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	085b      	lsrs	r3, r3, #1
 8005f80:	3b01      	subs	r3, #1
 8005f82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d06b      	beq.n	8006060 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	2b0c      	cmp	r3, #12
 8005f8c:	d062      	beq.n	8006054 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005f8e:	4b32      	ldr	r3, [pc, #200]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e0ac      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a2d      	ldr	r2, [pc, #180]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005fa4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fa8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005faa:	f7fe ff49 	bl	8004e40 <HAL_GetTick>
 8005fae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fb0:	e008      	b.n	8005fc4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb2:	f7fe ff45 	bl	8004e40 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e099      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fc4:	4b24      	ldr	r3, [pc, #144]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1f0      	bne.n	8005fb2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fd0:	4b21      	ldr	r3, [pc, #132]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8005fd2:	68da      	ldr	r2, [r3, #12]
 8005fd4:	4b21      	ldr	r3, [pc, #132]	@ (800605c <HAL_RCC_OscConfig+0x77c>)
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005fdc:	687a      	ldr	r2, [r7, #4]
 8005fde:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005fe0:	3a01      	subs	r2, #1
 8005fe2:	0112      	lsls	r2, r2, #4
 8005fe4:	4311      	orrs	r1, r2
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005fea:	0212      	lsls	r2, r2, #8
 8005fec:	4311      	orrs	r1, r2
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ff2:	0852      	lsrs	r2, r2, #1
 8005ff4:	3a01      	subs	r2, #1
 8005ff6:	0552      	lsls	r2, r2, #21
 8005ff8:	4311      	orrs	r1, r2
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005ffe:	0852      	lsrs	r2, r2, #1
 8006000:	3a01      	subs	r2, #1
 8006002:	0652      	lsls	r2, r2, #25
 8006004:	4311      	orrs	r1, r2
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800600a:	06d2      	lsls	r2, r2, #27
 800600c:	430a      	orrs	r2, r1
 800600e:	4912      	ldr	r1, [pc, #72]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8006010:	4313      	orrs	r3, r2
 8006012:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006014:	4b10      	ldr	r3, [pc, #64]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a0f      	ldr	r2, [pc, #60]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 800601a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800601e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006020:	4b0d      	ldr	r3, [pc, #52]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	4a0c      	ldr	r2, [pc, #48]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8006026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800602a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800602c:	f7fe ff08 	bl	8004e40 <HAL_GetTick>
 8006030:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006034:	f7fe ff04 	bl	8004e40 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b02      	cmp	r3, #2
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e058      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006046:	4b04      	ldr	r3, [pc, #16]	@ (8006058 <HAL_RCC_OscConfig+0x778>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f0      	beq.n	8006034 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006052:	e050      	b.n	80060f6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006054:	2301      	movs	r3, #1
 8006056:	e04f      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
 8006058:	40021000 	.word	0x40021000
 800605c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006060:	4b27      	ldr	r3, [pc, #156]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d144      	bne.n	80060f6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800606c:	4b24      	ldr	r3, [pc, #144]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a23      	ldr	r2, [pc, #140]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 8006072:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006076:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006078:	4b21      	ldr	r3, [pc, #132]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	4a20      	ldr	r2, [pc, #128]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 800607e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006082:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006084:	f7fe fedc 	bl	8004e40 <HAL_GetTick>
 8006088:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800608a:	e008      	b.n	800609e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800608c:	f7fe fed8 	bl	8004e40 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	2b02      	cmp	r3, #2
 8006098:	d901      	bls.n	800609e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e02c      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800609e:	4b18      	ldr	r3, [pc, #96]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0f0      	beq.n	800608c <HAL_RCC_OscConfig+0x7ac>
 80060aa:	e024      	b.n	80060f6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	2b0c      	cmp	r3, #12
 80060b0:	d01f      	beq.n	80060f2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060b2:	4b13      	ldr	r3, [pc, #76]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a12      	ldr	r2, [pc, #72]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060be:	f7fe febf 	bl	8004e40 <HAL_GetTick>
 80060c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060c4:	e008      	b.n	80060d8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060c6:	f7fe febb 	bl	8004e40 <HAL_GetTick>
 80060ca:	4602      	mov	r2, r0
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e00f      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060d8:	4b09      	ldr	r3, [pc, #36]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1f0      	bne.n	80060c6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80060e4:	4b06      	ldr	r3, [pc, #24]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	4905      	ldr	r1, [pc, #20]	@ (8006100 <HAL_RCC_OscConfig+0x820>)
 80060ea:	4b06      	ldr	r3, [pc, #24]	@ (8006104 <HAL_RCC_OscConfig+0x824>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	60cb      	str	r3, [r1, #12]
 80060f0:	e001      	b.n	80060f6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40021000 	.word	0x40021000
 8006104:	feeefffc 	.word	0xfeeefffc

08006108 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e0e7      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800611c:	4b75      	ldr	r3, [pc, #468]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	429a      	cmp	r2, r3
 8006128:	d910      	bls.n	800614c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800612a:	4b72      	ldr	r3, [pc, #456]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f023 0207 	bic.w	r2, r3, #7
 8006132:	4970      	ldr	r1, [pc, #448]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	4313      	orrs	r3, r2
 8006138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800613a:	4b6e      	ldr	r3, [pc, #440]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0307 	and.w	r3, r3, #7
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	429a      	cmp	r2, r3
 8006146:	d001      	beq.n	800614c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e0cf      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d010      	beq.n	800617a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689a      	ldr	r2, [r3, #8]
 800615c:	4b66      	ldr	r3, [pc, #408]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006164:	429a      	cmp	r2, r3
 8006166:	d908      	bls.n	800617a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006168:	4b63      	ldr	r3, [pc, #396]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	4960      	ldr	r1, [pc, #384]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006176:	4313      	orrs	r3, r2
 8006178:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	2b00      	cmp	r3, #0
 8006184:	d04c      	beq.n	8006220 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	2b03      	cmp	r3, #3
 800618c:	d107      	bne.n	800619e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800618e:	4b5a      	ldr	r3, [pc, #360]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d121      	bne.n	80061de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e0a6      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d107      	bne.n	80061b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061a6:	4b54      	ldr	r3, [pc, #336]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d115      	bne.n	80061de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e09a      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d107      	bne.n	80061ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061be:	4b4e      	ldr	r3, [pc, #312]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d109      	bne.n	80061de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e08e      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061ce:	4b4a      	ldr	r3, [pc, #296]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e086      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061de:	4b46      	ldr	r3, [pc, #280]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	f023 0203 	bic.w	r2, r3, #3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	4943      	ldr	r1, [pc, #268]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061f0:	f7fe fe26 	bl	8004e40 <HAL_GetTick>
 80061f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061f6:	e00a      	b.n	800620e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061f8:	f7fe fe22 	bl	8004e40 <HAL_GetTick>
 80061fc:	4602      	mov	r2, r0
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006206:	4293      	cmp	r3, r2
 8006208:	d901      	bls.n	800620e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e06e      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800620e:	4b3a      	ldr	r3, [pc, #232]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 020c 	and.w	r2, r3, #12
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	429a      	cmp	r2, r3
 800621e:	d1eb      	bne.n	80061f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0302 	and.w	r3, r3, #2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d010      	beq.n	800624e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	689a      	ldr	r2, [r3, #8]
 8006230:	4b31      	ldr	r3, [pc, #196]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006238:	429a      	cmp	r2, r3
 800623a:	d208      	bcs.n	800624e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800623c:	4b2e      	ldr	r3, [pc, #184]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	492b      	ldr	r1, [pc, #172]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 800624a:	4313      	orrs	r3, r2
 800624c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800624e:	4b29      	ldr	r3, [pc, #164]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	429a      	cmp	r2, r3
 800625a:	d210      	bcs.n	800627e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800625c:	4b25      	ldr	r3, [pc, #148]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f023 0207 	bic.w	r2, r3, #7
 8006264:	4923      	ldr	r1, [pc, #140]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	4313      	orrs	r3, r2
 800626a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800626c:	4b21      	ldr	r3, [pc, #132]	@ (80062f4 <HAL_RCC_ClockConfig+0x1ec>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0307 	and.w	r3, r3, #7
 8006274:	683a      	ldr	r2, [r7, #0]
 8006276:	429a      	cmp	r2, r3
 8006278:	d001      	beq.n	800627e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e036      	b.n	80062ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0304 	and.w	r3, r3, #4
 8006286:	2b00      	cmp	r3, #0
 8006288:	d008      	beq.n	800629c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800628a:	4b1b      	ldr	r3, [pc, #108]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	4918      	ldr	r1, [pc, #96]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 8006298:	4313      	orrs	r3, r2
 800629a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0308 	and.w	r3, r3, #8
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d009      	beq.n	80062bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062a8:	4b13      	ldr	r3, [pc, #76]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	4910      	ldr	r1, [pc, #64]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80062bc:	f000 f824 	bl	8006308 <HAL_RCC_GetSysClockFreq>
 80062c0:	4602      	mov	r2, r0
 80062c2:	4b0d      	ldr	r3, [pc, #52]	@ (80062f8 <HAL_RCC_ClockConfig+0x1f0>)
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	091b      	lsrs	r3, r3, #4
 80062c8:	f003 030f 	and.w	r3, r3, #15
 80062cc:	490b      	ldr	r1, [pc, #44]	@ (80062fc <HAL_RCC_ClockConfig+0x1f4>)
 80062ce:	5ccb      	ldrb	r3, [r1, r3]
 80062d0:	f003 031f 	and.w	r3, r3, #31
 80062d4:	fa22 f303 	lsr.w	r3, r2, r3
 80062d8:	4a09      	ldr	r2, [pc, #36]	@ (8006300 <HAL_RCC_ClockConfig+0x1f8>)
 80062da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80062dc:	4b09      	ldr	r3, [pc, #36]	@ (8006304 <HAL_RCC_ClockConfig+0x1fc>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4618      	mov	r0, r3
 80062e2:	f7fe fd5d 	bl	8004da0 <HAL_InitTick>
 80062e6:	4603      	mov	r3, r0
 80062e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80062ea:	7afb      	ldrb	r3, [r7, #11]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40022000 	.word	0x40022000
 80062f8:	40021000 	.word	0x40021000
 80062fc:	0800acbc 	.word	0x0800acbc
 8006300:	20000000 	.word	0x20000000
 8006304:	20000004 	.word	0x20000004

08006308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006308:	b480      	push	{r7}
 800630a:	b089      	sub	sp, #36	@ 0x24
 800630c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	61fb      	str	r3, [r7, #28]
 8006312:	2300      	movs	r3, #0
 8006314:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006316:	4b3e      	ldr	r3, [pc, #248]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 030c 	and.w	r3, r3, #12
 800631e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006320:	4b3b      	ldr	r3, [pc, #236]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	f003 0303 	and.w	r3, r3, #3
 8006328:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d005      	beq.n	800633c <HAL_RCC_GetSysClockFreq+0x34>
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b0c      	cmp	r3, #12
 8006334:	d121      	bne.n	800637a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d11e      	bne.n	800637a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800633c:	4b34      	ldr	r3, [pc, #208]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	2b00      	cmp	r3, #0
 8006346:	d107      	bne.n	8006358 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006348:	4b31      	ldr	r3, [pc, #196]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 800634a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800634e:	0a1b      	lsrs	r3, r3, #8
 8006350:	f003 030f 	and.w	r3, r3, #15
 8006354:	61fb      	str	r3, [r7, #28]
 8006356:	e005      	b.n	8006364 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006358:	4b2d      	ldr	r3, [pc, #180]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	091b      	lsrs	r3, r3, #4
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006364:	4a2b      	ldr	r2, [pc, #172]	@ (8006414 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800636c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10d      	bne.n	8006390 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006374:	69fb      	ldr	r3, [r7, #28]
 8006376:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006378:	e00a      	b.n	8006390 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	2b04      	cmp	r3, #4
 800637e:	d102      	bne.n	8006386 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006380:	4b25      	ldr	r3, [pc, #148]	@ (8006418 <HAL_RCC_GetSysClockFreq+0x110>)
 8006382:	61bb      	str	r3, [r7, #24]
 8006384:	e004      	b.n	8006390 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d101      	bne.n	8006390 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800638c:	4b23      	ldr	r3, [pc, #140]	@ (800641c <HAL_RCC_GetSysClockFreq+0x114>)
 800638e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	2b0c      	cmp	r3, #12
 8006394:	d134      	bne.n	8006400 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006396:	4b1e      	ldr	r3, [pc, #120]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	f003 0303 	and.w	r3, r3, #3
 800639e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d003      	beq.n	80063ae <HAL_RCC_GetSysClockFreq+0xa6>
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	2b03      	cmp	r3, #3
 80063aa:	d003      	beq.n	80063b4 <HAL_RCC_GetSysClockFreq+0xac>
 80063ac:	e005      	b.n	80063ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80063ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006418 <HAL_RCC_GetSysClockFreq+0x110>)
 80063b0:	617b      	str	r3, [r7, #20]
      break;
 80063b2:	e005      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80063b4:	4b19      	ldr	r3, [pc, #100]	@ (800641c <HAL_RCC_GetSysClockFreq+0x114>)
 80063b6:	617b      	str	r3, [r7, #20]
      break;
 80063b8:	e002      	b.n	80063c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	617b      	str	r3, [r7, #20]
      break;
 80063be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063c0:	4b13      	ldr	r3, [pc, #76]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	091b      	lsrs	r3, r3, #4
 80063c6:	f003 0307 	and.w	r3, r3, #7
 80063ca:	3301      	adds	r3, #1
 80063cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80063ce:	4b10      	ldr	r3, [pc, #64]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	0a1b      	lsrs	r3, r3, #8
 80063d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	fb03 f202 	mul.w	r2, r3, r2
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80063e6:	4b0a      	ldr	r3, [pc, #40]	@ (8006410 <HAL_RCC_GetSysClockFreq+0x108>)
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	0e5b      	lsrs	r3, r3, #25
 80063ec:	f003 0303 	and.w	r3, r3, #3
 80063f0:	3301      	adds	r3, #1
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80063f6:	697a      	ldr	r2, [r7, #20]
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80063fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006400:	69bb      	ldr	r3, [r7, #24]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3724      	adds	r7, #36	@ 0x24
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	40021000 	.word	0x40021000
 8006414:	0800acd4 	.word	0x0800acd4
 8006418:	00f42400 	.word	0x00f42400
 800641c:	007a1200 	.word	0x007a1200

08006420 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006420:	b480      	push	{r7}
 8006422:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006424:	4b03      	ldr	r3, [pc, #12]	@ (8006434 <HAL_RCC_GetHCLKFreq+0x14>)
 8006426:	681b      	ldr	r3, [r3, #0]
}
 8006428:	4618      	mov	r0, r3
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	20000000 	.word	0x20000000

08006438 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800643c:	f7ff fff0 	bl	8006420 <HAL_RCC_GetHCLKFreq>
 8006440:	4602      	mov	r2, r0
 8006442:	4b06      	ldr	r3, [pc, #24]	@ (800645c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	0a1b      	lsrs	r3, r3, #8
 8006448:	f003 0307 	and.w	r3, r3, #7
 800644c:	4904      	ldr	r1, [pc, #16]	@ (8006460 <HAL_RCC_GetPCLK1Freq+0x28>)
 800644e:	5ccb      	ldrb	r3, [r1, r3]
 8006450:	f003 031f 	and.w	r3, r3, #31
 8006454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006458:	4618      	mov	r0, r3
 800645a:	bd80      	pop	{r7, pc}
 800645c:	40021000 	.word	0x40021000
 8006460:	0800accc 	.word	0x0800accc

08006464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006468:	f7ff ffda 	bl	8006420 <HAL_RCC_GetHCLKFreq>
 800646c:	4602      	mov	r2, r0
 800646e:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	0adb      	lsrs	r3, r3, #11
 8006474:	f003 0307 	and.w	r3, r3, #7
 8006478:	4904      	ldr	r1, [pc, #16]	@ (800648c <HAL_RCC_GetPCLK2Freq+0x28>)
 800647a:	5ccb      	ldrb	r3, [r1, r3]
 800647c:	f003 031f 	and.w	r3, r3, #31
 8006480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006484:	4618      	mov	r0, r3
 8006486:	bd80      	pop	{r7, pc}
 8006488:	40021000 	.word	0x40021000
 800648c:	0800accc 	.word	0x0800accc

08006490 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006498:	2300      	movs	r3, #0
 800649a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800649c:	4b2a      	ldr	r3, [pc, #168]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800649e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80064a8:	f7ff f9b6 	bl	8005818 <HAL_PWREx_GetVoltageRange>
 80064ac:	6178      	str	r0, [r7, #20]
 80064ae:	e014      	b.n	80064da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80064b0:	4b25      	ldr	r3, [pc, #148]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	4a24      	ldr	r2, [pc, #144]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80064b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80064bc:	4b22      	ldr	r3, [pc, #136]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80064be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064c4:	60fb      	str	r3, [r7, #12]
 80064c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80064c8:	f7ff f9a6 	bl	8005818 <HAL_PWREx_GetVoltageRange>
 80064cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80064ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006548 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80064d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064e0:	d10b      	bne.n	80064fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b80      	cmp	r3, #128	@ 0x80
 80064e6:	d919      	bls.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80064ec:	d902      	bls.n	80064f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80064ee:	2302      	movs	r3, #2
 80064f0:	613b      	str	r3, [r7, #16]
 80064f2:	e013      	b.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80064f4:	2301      	movs	r3, #1
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	e010      	b.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b80      	cmp	r3, #128	@ 0x80
 80064fe:	d902      	bls.n	8006506 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006500:	2303      	movs	r3, #3
 8006502:	613b      	str	r3, [r7, #16]
 8006504:	e00a      	b.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2b80      	cmp	r3, #128	@ 0x80
 800650a:	d102      	bne.n	8006512 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800650c:	2302      	movs	r3, #2
 800650e:	613b      	str	r3, [r7, #16]
 8006510:	e004      	b.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2b70      	cmp	r3, #112	@ 0x70
 8006516:	d101      	bne.n	800651c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006518:	2301      	movs	r3, #1
 800651a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800651c:	4b0b      	ldr	r3, [pc, #44]	@ (800654c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f023 0207 	bic.w	r2, r3, #7
 8006524:	4909      	ldr	r1, [pc, #36]	@ (800654c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	4313      	orrs	r3, r2
 800652a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800652c:	4b07      	ldr	r3, [pc, #28]	@ (800654c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0307 	and.w	r3, r3, #7
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	429a      	cmp	r2, r3
 8006538:	d001      	beq.n	800653e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	40021000 	.word	0x40021000
 800654c:	40022000 	.word	0x40022000

08006550 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006558:	2300      	movs	r3, #0
 800655a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800655c:	2300      	movs	r3, #0
 800655e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006568:	2b00      	cmp	r3, #0
 800656a:	d031      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006570:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006574:	d01a      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006576:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800657a:	d814      	bhi.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800657c:	2b00      	cmp	r3, #0
 800657e:	d009      	beq.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006580:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006584:	d10f      	bne.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006586:	4b5d      	ldr	r3, [pc, #372]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	4a5c      	ldr	r2, [pc, #368]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800658c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006590:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006592:	e00c      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	3304      	adds	r3, #4
 8006598:	2100      	movs	r1, #0
 800659a:	4618      	mov	r0, r3
 800659c:	f000 f9de 	bl	800695c <RCCEx_PLLSAI1_Config>
 80065a0:	4603      	mov	r3, r0
 80065a2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065a4:	e003      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	74fb      	strb	r3, [r7, #19]
      break;
 80065aa:	e000      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80065ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065ae:	7cfb      	ldrb	r3, [r7, #19]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10b      	bne.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065b4:	4b51      	ldr	r3, [pc, #324]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c2:	494e      	ldr	r1, [pc, #312]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065c4:	4313      	orrs	r3, r2
 80065c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80065ca:	e001      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065cc:	7cfb      	ldrb	r3, [r7, #19]
 80065ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f000 809e 	beq.w	800671a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065de:	2300      	movs	r3, #0
 80065e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80065e2:	4b46      	ldr	r3, [pc, #280]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d101      	bne.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80065ee:	2301      	movs	r3, #1
 80065f0:	e000      	b.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80065f2:	2300      	movs	r3, #0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00d      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065f8:	4b40      	ldr	r3, [pc, #256]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065fc:	4a3f      	ldr	r2, [pc, #252]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006602:	6593      	str	r3, [r2, #88]	@ 0x58
 8006604:	4b3d      	ldr	r3, [pc, #244]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006608:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800660c:	60bb      	str	r3, [r7, #8]
 800660e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006610:	2301      	movs	r3, #1
 8006612:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006614:	4b3a      	ldr	r3, [pc, #232]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a39      	ldr	r2, [pc, #228]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800661a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800661e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006620:	f7fe fc0e 	bl	8004e40 <HAL_GetTick>
 8006624:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006626:	e009      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006628:	f7fe fc0a 	bl	8004e40 <HAL_GetTick>
 800662c:	4602      	mov	r2, r0
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	2b02      	cmp	r3, #2
 8006634:	d902      	bls.n	800663c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	74fb      	strb	r3, [r7, #19]
        break;
 800663a:	e005      	b.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800663c:	4b30      	ldr	r3, [pc, #192]	@ (8006700 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006644:	2b00      	cmp	r3, #0
 8006646:	d0ef      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006648:	7cfb      	ldrb	r3, [r7, #19]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d15a      	bne.n	8006704 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800664e:	4b2b      	ldr	r3, [pc, #172]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006654:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006658:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d01e      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	429a      	cmp	r2, r3
 8006668:	d019      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800666a:	4b24      	ldr	r3, [pc, #144]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800666c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006670:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006674:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006676:	4b21      	ldr	r3, [pc, #132]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800667c:	4a1f      	ldr	r2, [pc, #124]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800667e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006682:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006686:	4b1d      	ldr	r3, [pc, #116]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006688:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668c:	4a1b      	ldr	r2, [pc, #108]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800668e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006692:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006696:	4a19      	ldr	r2, [pc, #100]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f003 0301 	and.w	r3, r3, #1
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d016      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a8:	f7fe fbca 	bl	8004e40 <HAL_GetTick>
 80066ac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066ae:	e00b      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066b0:	f7fe fbc6 	bl	8004e40 <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066be:	4293      	cmp	r3, r2
 80066c0:	d902      	bls.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	74fb      	strb	r3, [r7, #19]
            break;
 80066c6:	e006      	b.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066c8:	4b0c      	ldr	r3, [pc, #48]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d0ec      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80066d6:	7cfb      	ldrb	r3, [r7, #19]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10b      	bne.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80066dc:	4b07      	ldr	r3, [pc, #28]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066e2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ea:	4904      	ldr	r1, [pc, #16]	@ (80066fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80066f2:	e009      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80066f4:	7cfb      	ldrb	r3, [r7, #19]
 80066f6:	74bb      	strb	r3, [r7, #18]
 80066f8:	e006      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80066fa:	bf00      	nop
 80066fc:	40021000 	.word	0x40021000
 8006700:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006704:	7cfb      	ldrb	r3, [r7, #19]
 8006706:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006708:	7c7b      	ldrb	r3, [r7, #17]
 800670a:	2b01      	cmp	r3, #1
 800670c:	d105      	bne.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800670e:	4b8a      	ldr	r3, [pc, #552]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006712:	4a89      	ldr	r2, [pc, #548]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006714:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006718:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00a      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006726:	4b84      	ldr	r3, [pc, #528]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672c:	f023 0203 	bic.w	r2, r3, #3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a1b      	ldr	r3, [r3, #32]
 8006734:	4980      	ldr	r1, [pc, #512]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006736:	4313      	orrs	r3, r2
 8006738:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0302 	and.w	r3, r3, #2
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00a      	beq.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006748:	4b7b      	ldr	r3, [pc, #492]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800674a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800674e:	f023 020c 	bic.w	r2, r3, #12
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006756:	4978      	ldr	r1, [pc, #480]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006758:	4313      	orrs	r3, r2
 800675a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800676a:	4b73      	ldr	r3, [pc, #460]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800676c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006770:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006778:	496f      	ldr	r1, [pc, #444]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00a      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800678c:	4b6a      	ldr	r3, [pc, #424]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800678e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006792:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800679a:	4967      	ldr	r1, [pc, #412]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800679c:	4313      	orrs	r3, r2
 800679e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00a      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80067ae:	4b62      	ldr	r3, [pc, #392]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067b4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067bc:	495e      	ldr	r1, [pc, #376]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00a      	beq.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067d0:	4b59      	ldr	r3, [pc, #356]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067d6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067de:	4956      	ldr	r1, [pc, #344]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00a      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067f2:	4b51      	ldr	r3, [pc, #324]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006800:	494d      	ldr	r1, [pc, #308]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006802:	4313      	orrs	r3, r2
 8006804:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006810:	2b00      	cmp	r3, #0
 8006812:	d028      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006814:	4b48      	ldr	r3, [pc, #288]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800681a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	4945      	ldr	r1, [pc, #276]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006824:	4313      	orrs	r3, r2
 8006826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006832:	d106      	bne.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006834:	4b40      	ldr	r3, [pc, #256]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	4a3f      	ldr	r2, [pc, #252]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800683a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800683e:	60d3      	str	r3, [r2, #12]
 8006840:	e011      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006846:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800684a:	d10c      	bne.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	3304      	adds	r3, #4
 8006850:	2101      	movs	r1, #1
 8006852:	4618      	mov	r0, r3
 8006854:	f000 f882 	bl	800695c <RCCEx_PLLSAI1_Config>
 8006858:	4603      	mov	r3, r0
 800685a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800685c:	7cfb      	ldrb	r3, [r7, #19]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d001      	beq.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006862:	7cfb      	ldrb	r3, [r7, #19]
 8006864:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d028      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006872:	4b31      	ldr	r3, [pc, #196]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006874:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006878:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006880:	492d      	ldr	r1, [pc, #180]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006882:	4313      	orrs	r3, r2
 8006884:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006890:	d106      	bne.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006892:	4b29      	ldr	r3, [pc, #164]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	4a28      	ldr	r2, [pc, #160]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006898:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800689c:	60d3      	str	r3, [r2, #12]
 800689e:	e011      	b.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068a8:	d10c      	bne.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	3304      	adds	r3, #4
 80068ae:	2101      	movs	r1, #1
 80068b0:	4618      	mov	r0, r3
 80068b2:	f000 f853 	bl	800695c <RCCEx_PLLSAI1_Config>
 80068b6:	4603      	mov	r3, r0
 80068b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068ba:	7cfb      	ldrb	r3, [r7, #19]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80068c0:	7cfb      	ldrb	r3, [r7, #19]
 80068c2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d01c      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80068d0:	4b19      	ldr	r3, [pc, #100]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068de:	4916      	ldr	r1, [pc, #88]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80068e0:	4313      	orrs	r3, r2
 80068e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068ee:	d10c      	bne.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	2102      	movs	r1, #2
 80068f6:	4618      	mov	r0, r3
 80068f8:	f000 f830 	bl	800695c <RCCEx_PLLSAI1_Config>
 80068fc:	4603      	mov	r3, r0
 80068fe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006900:	7cfb      	ldrb	r3, [r7, #19]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006906:	7cfb      	ldrb	r3, [r7, #19]
 8006908:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d00a      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006916:	4b08      	ldr	r3, [pc, #32]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006924:	4904      	ldr	r1, [pc, #16]	@ (8006938 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006926:	4313      	orrs	r3, r2
 8006928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800692c:	7cbb      	ldrb	r3, [r7, #18]
}
 800692e:	4618      	mov	r0, r3
 8006930:	3718      	adds	r7, #24
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40021000 	.word	0x40021000

0800693c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800693c:	b480      	push	{r7}
 800693e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006940:	4b05      	ldr	r3, [pc, #20]	@ (8006958 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a04      	ldr	r2, [pc, #16]	@ (8006958 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006946:	f043 0304 	orr.w	r3, r3, #4
 800694a:	6013      	str	r3, [r2, #0]
}
 800694c:	bf00      	nop
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	40021000 	.word	0x40021000

0800695c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800696a:	4b74      	ldr	r3, [pc, #464]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f003 0303 	and.w	r3, r3, #3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d018      	beq.n	80069a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006976:	4b71      	ldr	r3, [pc, #452]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006978:	68db      	ldr	r3, [r3, #12]
 800697a:	f003 0203 	and.w	r2, r3, #3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	429a      	cmp	r2, r3
 8006984:	d10d      	bne.n	80069a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
       ||
 800698a:	2b00      	cmp	r3, #0
 800698c:	d009      	beq.n	80069a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800698e:	4b6b      	ldr	r3, [pc, #428]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	091b      	lsrs	r3, r3, #4
 8006994:	f003 0307 	and.w	r3, r3, #7
 8006998:	1c5a      	adds	r2, r3, #1
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
       ||
 800699e:	429a      	cmp	r2, r3
 80069a0:	d047      	beq.n	8006a32 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	73fb      	strb	r3, [r7, #15]
 80069a6:	e044      	b.n	8006a32 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b03      	cmp	r3, #3
 80069ae:	d018      	beq.n	80069e2 <RCCEx_PLLSAI1_Config+0x86>
 80069b0:	2b03      	cmp	r3, #3
 80069b2:	d825      	bhi.n	8006a00 <RCCEx_PLLSAI1_Config+0xa4>
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d002      	beq.n	80069be <RCCEx_PLLSAI1_Config+0x62>
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d009      	beq.n	80069d0 <RCCEx_PLLSAI1_Config+0x74>
 80069bc:	e020      	b.n	8006a00 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80069be:	4b5f      	ldr	r3, [pc, #380]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0302 	and.w	r3, r3, #2
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d11d      	bne.n	8006a06 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069ce:	e01a      	b.n	8006a06 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80069d0:	4b5a      	ldr	r3, [pc, #360]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d116      	bne.n	8006a0a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80069e0:	e013      	b.n	8006a0a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80069e2:	4b56      	ldr	r3, [pc, #344]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d10f      	bne.n	8006a0e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80069ee:	4b53      	ldr	r3, [pc, #332]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d109      	bne.n	8006a0e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80069fe:	e006      	b.n	8006a0e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	73fb      	strb	r3, [r7, #15]
      break;
 8006a04:	e004      	b.n	8006a10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a06:	bf00      	nop
 8006a08:	e002      	b.n	8006a10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a0a:	bf00      	nop
 8006a0c:	e000      	b.n	8006a10 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d10d      	bne.n	8006a32 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006a16:	4b49      	ldr	r3, [pc, #292]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6819      	ldr	r1, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	3b01      	subs	r3, #1
 8006a28:	011b      	lsls	r3, r3, #4
 8006a2a:	430b      	orrs	r3, r1
 8006a2c:	4943      	ldr	r1, [pc, #268]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d17c      	bne.n	8006b32 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006a38:	4b40      	ldr	r3, [pc, #256]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a44:	f7fe f9fc 	bl	8004e40 <HAL_GetTick>
 8006a48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a4a:	e009      	b.n	8006a60 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a4c:	f7fe f9f8 	bl	8004e40 <HAL_GetTick>
 8006a50:	4602      	mov	r2, r0
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d902      	bls.n	8006a60 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	73fb      	strb	r3, [r7, #15]
        break;
 8006a5e:	e005      	b.n	8006a6c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006a60:	4b36      	ldr	r3, [pc, #216]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1ef      	bne.n	8006a4c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d15f      	bne.n	8006b32 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d110      	bne.n	8006a9a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006a78:	4b30      	ldr	r3, [pc, #192]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8006a80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6892      	ldr	r2, [r2, #8]
 8006a88:	0211      	lsls	r1, r2, #8
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	68d2      	ldr	r2, [r2, #12]
 8006a8e:	06d2      	lsls	r2, r2, #27
 8006a90:	430a      	orrs	r2, r1
 8006a92:	492a      	ldr	r1, [pc, #168]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	610b      	str	r3, [r1, #16]
 8006a98:	e027      	b.n	8006aea <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d112      	bne.n	8006ac6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006aa0:	4b26      	ldr	r3, [pc, #152]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006aa2:	691b      	ldr	r3, [r3, #16]
 8006aa4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006aa8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006aac:	687a      	ldr	r2, [r7, #4]
 8006aae:	6892      	ldr	r2, [r2, #8]
 8006ab0:	0211      	lsls	r1, r2, #8
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	6912      	ldr	r2, [r2, #16]
 8006ab6:	0852      	lsrs	r2, r2, #1
 8006ab8:	3a01      	subs	r2, #1
 8006aba:	0552      	lsls	r2, r2, #21
 8006abc:	430a      	orrs	r2, r1
 8006abe:	491f      	ldr	r1, [pc, #124]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	610b      	str	r3, [r1, #16]
 8006ac4:	e011      	b.n	8006aea <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006ace:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6892      	ldr	r2, [r2, #8]
 8006ad6:	0211      	lsls	r1, r2, #8
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	6952      	ldr	r2, [r2, #20]
 8006adc:	0852      	lsrs	r2, r2, #1
 8006ade:	3a01      	subs	r2, #1
 8006ae0:	0652      	lsls	r2, r2, #25
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	4915      	ldr	r1, [pc, #84]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006aea:	4b14      	ldr	r3, [pc, #80]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a13      	ldr	r2, [pc, #76]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006af0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006af4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af6:	f7fe f9a3 	bl	8004e40 <HAL_GetTick>
 8006afa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006afc:	e009      	b.n	8006b12 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006afe:	f7fe f99f 	bl	8004e40 <HAL_GetTick>
 8006b02:	4602      	mov	r2, r0
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d902      	bls.n	8006b12 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	73fb      	strb	r3, [r7, #15]
          break;
 8006b10:	e005      	b.n	8006b1e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b12:	4b0a      	ldr	r3, [pc, #40]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0ef      	beq.n	8006afe <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006b24:	4b05      	ldr	r3, [pc, #20]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b26:	691a      	ldr	r2, [r3, #16]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	699b      	ldr	r3, [r3, #24]
 8006b2c:	4903      	ldr	r1, [pc, #12]	@ (8006b3c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b34:	4618      	mov	r0, r3
 8006b36:	3710      	adds	r7, #16
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	40021000 	.word	0x40021000

08006b40 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d101      	bne.n	8006b52 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e049      	b.n	8006be6 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	795b      	ldrb	r3, [r3, #5]
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d105      	bne.n	8006b68 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f7fd fea6 	bl	80048b4 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f042 0204 	orr.w	r2, r2, #4
 8006b7c:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b88:	2b40      	cmp	r3, #64	@ 0x40
 8006b8a:	d104      	bne.n	8006b96 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2204      	movs	r2, #4
 8006b90:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e027      	b.n	8006be6 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8006b96:	f7fe f953 	bl	8004e40 <HAL_GetTick>
 8006b9a:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8006b9c:	e015      	b.n	8006bca <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8006b9e:	f7fe f94f 	bl	8004e40 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d90e      	bls.n	8006bca <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d007      	beq.n	8006bca <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2204      	movs	r2, #4
 8006bbe:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2202      	movs	r2, #2
 8006bc4:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	e00d      	b.n	8006be6 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	d1e2      	bne.n	8006b9e <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3710      	adds	r7, #16
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b082      	sub	sp, #8
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e040      	b.n	8006c82 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d106      	bne.n	8006c16 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f7fd fe93 	bl	800493c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2224      	movs	r2, #36	@ 0x24
 8006c1a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0201 	bic.w	r2, r2, #1
 8006c2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d002      	beq.n	8006c3a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 fff3 	bl	8007c20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fdc4 	bl	80077c8 <UART_SetConfig>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d101      	bne.n	8006c4a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e01b      	b.n	8006c82 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689a      	ldr	r2, [r3, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f042 0201 	orr.w	r2, r2, #1
 8006c78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f001 f872 	bl	8007d64 <UART_CheckIdleState>
 8006c80:	4603      	mov	r3, r0
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3708      	adds	r7, #8
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b08a      	sub	sp, #40	@ 0x28
 8006c8e:	af02      	add	r7, sp, #8
 8006c90:	60f8      	str	r0, [r7, #12]
 8006c92:	60b9      	str	r1, [r7, #8]
 8006c94:	603b      	str	r3, [r7, #0]
 8006c96:	4613      	mov	r3, r2
 8006c98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c9e:	2b20      	cmp	r3, #32
 8006ca0:	f040 8081 	bne.w	8006da6 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d002      	beq.n	8006cb0 <HAL_UART_Transmit+0x26>
 8006caa:	88fb      	ldrh	r3, [r7, #6]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d101      	bne.n	8006cb4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	e079      	b.n	8006da8 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2221      	movs	r2, #33	@ 0x21
 8006cc0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cc2:	f7fe f8bd 	bl	8004e40 <HAL_GetTick>
 8006cc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	88fa      	ldrh	r2, [r7, #6]
 8006ccc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	88fa      	ldrh	r2, [r7, #6]
 8006cd4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ce0:	d108      	bne.n	8006cf4 <HAL_UART_Transmit+0x6a>
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	691b      	ldr	r3, [r3, #16]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d104      	bne.n	8006cf4 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8006cea:	2300      	movs	r3, #0
 8006cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	61bb      	str	r3, [r7, #24]
 8006cf2:	e003      	b.n	8006cfc <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006cfc:	e038      	b.n	8006d70 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	9300      	str	r3, [sp, #0]
 8006d02:	697b      	ldr	r3, [r7, #20]
 8006d04:	2200      	movs	r2, #0
 8006d06:	2180      	movs	r1, #128	@ 0x80
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f001 f8d3 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d004      	beq.n	8006d1e <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2220      	movs	r2, #32
 8006d18:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e044      	b.n	8006da8 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d10b      	bne.n	8006d3c <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	881b      	ldrh	r3, [r3, #0]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	3302      	adds	r3, #2
 8006d38:	61bb      	str	r3, [r7, #24]
 8006d3a:	e007      	b.n	8006d4c <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	781a      	ldrb	r2, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d50:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006d54:	2b21      	cmp	r3, #33	@ 0x21
 8006d56:	d109      	bne.n	8006d6c <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	3b01      	subs	r3, #1
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8006d6a:	e001      	b.n	8006d70 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e01b      	b.n	8006da8 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1c0      	bne.n	8006cfe <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	2200      	movs	r2, #0
 8006d84:	2140      	movs	r1, #64	@ 0x40
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f001 f894 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d004      	beq.n	8006d9c <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2220      	movs	r2, #32
 8006d96:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e005      	b.n	8006da8 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2220      	movs	r2, #32
 8006da0:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006da2:	2300      	movs	r3, #0
 8006da4:	e000      	b.n	8006da8 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006da6:	2302      	movs	r3, #2
  }
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3720      	adds	r7, #32
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b08a      	sub	sp, #40	@ 0x28
 8006db4:	af02      	add	r7, sp, #8
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	603b      	str	r3, [r7, #0]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dc6:	2b20      	cmp	r3, #32
 8006dc8:	f040 80bd 	bne.w	8006f46 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <HAL_UART_Receive+0x28>
 8006dd2:	88fb      	ldrh	r3, [r7, #6]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d101      	bne.n	8006ddc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e0b5      	b.n	8006f48 <HAL_UART_Receive+0x198>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2222      	movs	r2, #34	@ 0x22
 8006de8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006df2:	f7fe f825 	bl	8004e40 <HAL_GetTick>
 8006df6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	88fa      	ldrh	r2, [r7, #6]
 8006dfc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	88fa      	ldrh	r2, [r7, #6]
 8006e04:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e10:	d10e      	bne.n	8006e30 <HAL_UART_Receive+0x80>
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d105      	bne.n	8006e26 <HAL_UART_Receive+0x76>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006e20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e24:	e02d      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	22ff      	movs	r2, #255	@ 0xff
 8006e2a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e2e:	e028      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d10d      	bne.n	8006e54 <HAL_UART_Receive+0xa4>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d104      	bne.n	8006e4a <HAL_UART_Receive+0x9a>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	22ff      	movs	r2, #255	@ 0xff
 8006e44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e48:	e01b      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	227f      	movs	r2, #127	@ 0x7f
 8006e4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e52:	e016      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	689b      	ldr	r3, [r3, #8]
 8006e58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e5c:	d10d      	bne.n	8006e7a <HAL_UART_Receive+0xca>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d104      	bne.n	8006e70 <HAL_UART_Receive+0xc0>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	227f      	movs	r2, #127	@ 0x7f
 8006e6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e6e:	e008      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	223f      	movs	r2, #63	@ 0x3f
 8006e74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006e78:	e003      	b.n	8006e82 <HAL_UART_Receive+0xd2>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e88:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e92:	d108      	bne.n	8006ea6 <HAL_UART_Receive+0xf6>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d104      	bne.n	8006ea6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	e003      	b.n	8006eae <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006eae:	e03e      	b.n	8006f2e <HAL_UART_Receive+0x17e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	2120      	movs	r1, #32
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fffa 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d005      	beq.n	8006ed2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2220      	movs	r2, #32
 8006eca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e03a      	b.n	8006f48 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10c      	bne.n	8006ef2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	8a7b      	ldrh	r3, [r7, #18]
 8006ee2:	4013      	ands	r3, r2
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	3302      	adds	r3, #2
 8006eee:	61bb      	str	r3, [r7, #24]
 8006ef0:	e00c      	b.n	8006f0c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef8:	b2da      	uxtb	r2, r3
 8006efa:	8a7b      	ldrh	r3, [r7, #18]
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	4013      	ands	r3, r2
 8006f00:	b2da      	uxtb	r2, r3
 8006f02:	69fb      	ldr	r3, [r7, #28]
 8006f04:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	61fb      	str	r3, [r7, #28]
      }
      if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f12:	2b22      	cmp	r3, #34	@ 0x22
 8006f14:	d109      	bne.n	8006f2a <HAL_UART_Receive+0x17a>
      {
        huart->RxXferCount--;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	3b01      	subs	r3, #1
 8006f20:	b29a      	uxth	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
 8006f28:	e001      	b.n	8006f2e <HAL_UART_Receive+0x17e>
      }
      else
      {
        /* Process was aborted during the reception */
        return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e00c      	b.n	8006f48 <HAL_UART_Receive+0x198>
    while (huart->RxXferCount > 0U)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1ba      	bne.n	8006eb0 <HAL_UART_Receive+0x100>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006f42:	2300      	movs	r3, #0
 8006f44:	e000      	b.n	8006f48 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 8006f46:	2302      	movs	r3, #2
  }
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3720      	adds	r7, #32
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b08a      	sub	sp, #40	@ 0x28
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f64:	2b20      	cmp	r3, #32
 8006f66:	d137      	bne.n	8006fd8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <HAL_UART_Receive_IT+0x24>
 8006f6e:	88fb      	ldrh	r3, [r7, #6]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d101      	bne.n	8006f78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e030      	b.n	8006fda <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a18      	ldr	r2, [pc, #96]	@ (8006fe4 <HAL_UART_Receive_IT+0x94>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d01f      	beq.n	8006fc8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d018      	beq.n	8006fc8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006faa:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb4:	623b      	str	r3, [r7, #32]
 8006fb6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb8:	69f9      	ldr	r1, [r7, #28]
 8006fba:	6a3a      	ldr	r2, [r7, #32]
 8006fbc:	e841 2300 	strex	r3, r2, [r1]
 8006fc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1e6      	bne.n	8006f96 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006fc8:	88fb      	ldrh	r3, [r7, #6]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	68b9      	ldr	r1, [r7, #8]
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 ffde 	bl	8007f90 <UART_Start_Receive_IT>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	e000      	b.n	8006fda <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fd8:	2302      	movs	r3, #2
  }
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3728      	adds	r7, #40	@ 0x28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	40008000 	.word	0x40008000

08006fe8 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b09a      	sub	sp, #104	@ 0x68
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ff8:	e853 3f00 	ldrex	r3, [r3]
 8006ffc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007004:	667b      	str	r3, [r7, #100]	@ 0x64
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	461a      	mov	r2, r3
 800700c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800700e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007010:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007012:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007014:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007016:	e841 2300 	strex	r3, r2, [r1]
 800701a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800701c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1e6      	bne.n	8006ff0 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	3308      	adds	r3, #8
 8007028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702c:	e853 3f00 	ldrex	r3, [r3]
 8007030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	f023 0301 	bic.w	r3, r3, #1
 8007038:	663b      	str	r3, [r7, #96]	@ 0x60
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	3308      	adds	r3, #8
 8007040:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007042:	643a      	str	r2, [r7, #64]	@ 0x40
 8007044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1e5      	bne.n	8007022 <HAL_UART_AbortReceive_IT+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800705a:	2b01      	cmp	r3, #1
 800705c:	d118      	bne.n	8007090 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	e853 3f00 	ldrex	r3, [r3]
 800706a:	61fb      	str	r3, [r7, #28]
   return(result);
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	f023 0310 	bic.w	r3, r3, #16
 8007072:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800707c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800707e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007082:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007084:	e841 2300 	strex	r3, r2, [r1]
 8007088:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800708a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1e6      	bne.n	800705e <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709a:	2b40      	cmp	r3, #64	@ 0x40
 800709c:	d14b      	bne.n	8007136 <HAL_UART_AbortReceive_IT+0x14e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	3308      	adds	r3, #8
 80070a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	e853 3f00 	ldrex	r3, [r3]
 80070ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3308      	adds	r3, #8
 80070bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070be:	61ba      	str	r2, [r7, #24]
 80070c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c2:	6979      	ldr	r1, [r7, #20]
 80070c4:	69ba      	ldr	r2, [r7, #24]
 80070c6:	e841 2300 	strex	r3, r2, [r1]
 80070ca:	613b      	str	r3, [r7, #16]
   return(result);
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1e5      	bne.n	800709e <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d013      	beq.n	8007102 <HAL_UART_AbortReceive_IT+0x11a>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070de:	4a21      	ldr	r2, [pc, #132]	@ (8007164 <HAL_UART_AbortReceive_IT+0x17c>)
 80070e0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070e6:	4618      	mov	r0, r3
 80070e8:	f7fe f8e5 	bl	80052b6 <HAL_DMA_Abort_IT>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d032      	beq.n	8007158 <HAL_UART_AbortReceive_IT+0x170>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80070fc:	4610      	mov	r0, r2
 80070fe:	4798      	blx	r3
 8007100:	e02a      	b.n	8007158 <HAL_UART_AbortReceive_IT+0x170>
      }
    }
    else
    {
      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	220f      	movs	r2, #15
 800710e:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699a      	ldr	r2, [r3, #24]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0208 	orr.w	r2, r2, #8
 800711e:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2220      	movs	r2, #32
 8007124:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 fb34 	bl	800779c <HAL_UART_AbortReceiveCpltCallback>
 8007134:	e010      	b.n	8007158 <HAL_UART_AbortReceive_IT+0x170>
    }
  }
  else
  {
    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	220f      	movs	r2, #15
 8007142:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2220      	movs	r2, #32
 8007148:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fb22 	bl	800779c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8007158:	2300      	movs	r3, #0
}
 800715a:	4618      	mov	r0, r3
 800715c:	3768      	adds	r7, #104	@ 0x68
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	08008201 	.word	0x08008201

08007168 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b0ba      	sub	sp, #232	@ 0xe8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69db      	ldr	r3, [r3, #28]
 8007176:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800718e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007192:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007196:	4013      	ands	r3, r2
 8007198:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800719c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d115      	bne.n	80071d0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80071a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071a8:	f003 0320 	and.w	r3, r3, #32
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00f      	beq.n	80071d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071b4:	f003 0320 	and.w	r3, r3, #32
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d009      	beq.n	80071d0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 82ca 	beq.w	800775a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071ca:	6878      	ldr	r0, [r7, #4]
 80071cc:	4798      	blx	r3
      }
      return;
 80071ce:	e2c4      	b.n	800775a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80071d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8117 	beq.w	8007408 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80071da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d106      	bne.n	80071f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80071e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80071ea:	4b85      	ldr	r3, [pc, #532]	@ (8007400 <HAL_UART_IRQHandler+0x298>)
 80071ec:	4013      	ands	r3, r2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	f000 810a 	beq.w	8007408 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f8:	f003 0301 	and.w	r3, r3, #1
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d011      	beq.n	8007224 <HAL_UART_IRQHandler+0xbc>
 8007200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007208:	2b00      	cmp	r3, #0
 800720a:	d00b      	beq.n	8007224 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2201      	movs	r2, #1
 8007212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800721a:	f043 0201 	orr.w	r2, r3, #1
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007224:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007228:	f003 0302 	and.w	r3, r3, #2
 800722c:	2b00      	cmp	r3, #0
 800722e:	d011      	beq.n	8007254 <HAL_UART_IRQHandler+0xec>
 8007230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007234:	f003 0301 	and.w	r3, r3, #1
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00b      	beq.n	8007254 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2202      	movs	r2, #2
 8007242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800724a:	f043 0204 	orr.w	r2, r3, #4
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007258:	f003 0304 	and.w	r3, r3, #4
 800725c:	2b00      	cmp	r3, #0
 800725e:	d011      	beq.n	8007284 <HAL_UART_IRQHandler+0x11c>
 8007260:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007264:	f003 0301 	and.w	r3, r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00b      	beq.n	8007284 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	2204      	movs	r2, #4
 8007272:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800727a:	f043 0202 	orr.w	r2, r3, #2
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007288:	f003 0308 	and.w	r3, r3, #8
 800728c:	2b00      	cmp	r3, #0
 800728e:	d017      	beq.n	80072c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007294:	f003 0320 	and.w	r3, r3, #32
 8007298:	2b00      	cmp	r3, #0
 800729a:	d105      	bne.n	80072a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800729c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00b      	beq.n	80072c0 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2208      	movs	r2, #8
 80072ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072b6:	f043 0208 	orr.w	r2, r3, #8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80072c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d012      	beq.n	80072f2 <HAL_UART_IRQHandler+0x18a>
 80072cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00c      	beq.n	80072f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072e8:	f043 0220 	orr.w	r2, r3, #32
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	f000 8230 	beq.w	800775e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80072fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007302:	f003 0320 	and.w	r3, r3, #32
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00d      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800730a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800730e:	f003 0320 	and.w	r3, r3, #32
 8007312:	2b00      	cmp	r3, #0
 8007314:	d007      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800731a:	2b00      	cmp	r3, #0
 800731c:	d003      	beq.n	8007326 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800732c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800733a:	2b40      	cmp	r3, #64	@ 0x40
 800733c:	d005      	beq.n	800734a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800733e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007342:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007346:	2b00      	cmp	r3, #0
 8007348:	d04f      	beq.n	80073ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fee6 	bl	800811c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800735a:	2b40      	cmp	r3, #64	@ 0x40
 800735c:	d141      	bne.n	80073e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	3308      	adds	r3, #8
 8007364:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007368:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800736c:	e853 3f00 	ldrex	r3, [r3]
 8007370:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007374:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800737c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3308      	adds	r3, #8
 8007386:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800738a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800738e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007392:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007396:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1d9      	bne.n	800735e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d013      	beq.n	80073da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073b6:	4a13      	ldr	r2, [pc, #76]	@ (8007404 <HAL_UART_IRQHandler+0x29c>)
 80073b8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073be:	4618      	mov	r0, r3
 80073c0:	f7fd ff79 	bl	80052b6 <HAL_DMA_Abort_IT>
 80073c4:	4603      	mov	r3, r0
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d017      	beq.n	80073fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80073d4:	4610      	mov	r0, r2
 80073d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073d8:	e00f      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 f9d4 	bl	8007788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e0:	e00b      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f9d0 	bl	8007788 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e8:	e007      	b.n	80073fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f9cc 	bl	8007788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80073f8:	e1b1      	b.n	800775e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073fa:	bf00      	nop
    return;
 80073fc:	e1af      	b.n	800775e <HAL_UART_IRQHandler+0x5f6>
 80073fe:	bf00      	nop
 8007400:	04000120 	.word	0x04000120
 8007404:	080081e5 	.word	0x080081e5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800740c:	2b01      	cmp	r3, #1
 800740e:	f040 816a 	bne.w	80076e6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 8163 	beq.w	80076e6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007420:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007424:	f003 0310 	and.w	r3, r3, #16
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 815c 	beq.w	80076e6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2210      	movs	r2, #16
 8007434:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007440:	2b40      	cmp	r3, #64	@ 0x40
 8007442:	f040 80d4 	bne.w	80075ee <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007452:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007456:	2b00      	cmp	r3, #0
 8007458:	f000 80ad 	beq.w	80075b6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007466:	429a      	cmp	r2, r3
 8007468:	f080 80a5 	bcs.w	80075b6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007472:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0320 	and.w	r3, r3, #32
 8007482:	2b00      	cmp	r3, #0
 8007484:	f040 8086 	bne.w	8007594 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007494:	e853 3f00 	ldrex	r3, [r3]
 8007498:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800749c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	461a      	mov	r2, r3
 80074ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80074be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074c2:	e841 2300 	strex	r3, r2, [r1]
 80074c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1da      	bne.n	8007488 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	3308      	adds	r3, #8
 80074d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074e4:	f023 0301 	bic.w	r3, r3, #1
 80074e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3308      	adds	r3, #8
 80074f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007502:	e841 2300 	strex	r3, r2, [r1]
 8007506:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007508:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800750a:	2b00      	cmp	r3, #0
 800750c:	d1e1      	bne.n	80074d2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	3308      	adds	r3, #8
 8007514:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007516:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007518:	e853 3f00 	ldrex	r3, [r3]
 800751c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800751e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007520:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007524:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	3308      	adds	r3, #8
 800752e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007532:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007534:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007536:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007538:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007540:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1e3      	bne.n	800750e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2220      	movs	r2, #32
 800754a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007562:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007564:	f023 0310 	bic.w	r3, r3, #16
 8007568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	461a      	mov	r2, r3
 8007572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007576:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007578:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800757c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800757e:	e841 2300 	strex	r3, r2, [r1]
 8007582:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007584:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007586:	2b00      	cmp	r3, #0
 8007588:	d1e4      	bne.n	8007554 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800758e:	4618      	mov	r0, r3
 8007590:	f7fd fe50 	bl	8005234 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2202      	movs	r2, #2
 8007598:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	4619      	mov	r1, r3
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f8fe 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80075b4:	e0d5      	b.n	8007762 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075bc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80075c0:	429a      	cmp	r2, r3
 80075c2:	f040 80ce 	bne.w	8007762 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b20      	cmp	r3, #32
 80075d4:	f040 80c5 	bne.w	8007762 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2202      	movs	r2, #2
 80075dc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075e4:	4619      	mov	r1, r3
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f000 f8e2 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
      return;
 80075ec:	e0b9      	b.n	8007762 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007608:	b29b      	uxth	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	f000 80ab 	beq.w	8007766 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007610:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007614:	2b00      	cmp	r3, #0
 8007616:	f000 80a6 	beq.w	8007766 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	e853 3f00 	ldrex	r3, [r3]
 8007626:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800762a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800762e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	461a      	mov	r2, r3
 8007638:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800763c:	647b      	str	r3, [r7, #68]	@ 0x44
 800763e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007640:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007644:	e841 2300 	strex	r3, r2, [r1]
 8007648:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800764a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1e4      	bne.n	800761a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3308      	adds	r3, #8
 8007656:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	623b      	str	r3, [r7, #32]
   return(result);
 8007660:	6a3b      	ldr	r3, [r7, #32]
 8007662:	f023 0301 	bic.w	r3, r3, #1
 8007666:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3308      	adds	r3, #8
 8007670:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007674:	633a      	str	r2, [r7, #48]	@ 0x30
 8007676:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007678:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800767a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800767c:	e841 2300 	strex	r3, r2, [r1]
 8007680:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1e3      	bne.n	8007650 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2220      	movs	r2, #32
 800768c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f023 0310 	bic.w	r3, r3, #16
 80076b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	461a      	mov	r2, r3
 80076ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80076be:	61fb      	str	r3, [r7, #28]
 80076c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c2:	69b9      	ldr	r1, [r7, #24]
 80076c4:	69fa      	ldr	r2, [r7, #28]
 80076c6:	e841 2300 	strex	r3, r2, [r1]
 80076ca:	617b      	str	r3, [r7, #20]
   return(result);
 80076cc:	697b      	ldr	r3, [r7, #20]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1e4      	bne.n	800769c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2202      	movs	r2, #2
 80076d6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f866 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076e4:	e03f      	b.n	8007766 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00e      	beq.n	8007710 <HAL_UART_IRQHandler+0x5a8>
 80076f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d008      	beq.n	8007710 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007706:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 ff7d 	bl	8008608 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800770e:	e02d      	b.n	800776c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007714:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00e      	beq.n	800773a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800771c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007724:	2b00      	cmp	r3, #0
 8007726:	d008      	beq.n	800773a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800772c:	2b00      	cmp	r3, #0
 800772e:	d01c      	beq.n	800776a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	4798      	blx	r3
    }
    return;
 8007738:	e017      	b.n	800776a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800773a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800773e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	d012      	beq.n	800776c <HAL_UART_IRQHandler+0x604>
 8007746:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800774a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00c      	beq.n	800776c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 fd75 	bl	8008242 <UART_EndTransmit_IT>
    return;
 8007758:	e008      	b.n	800776c <HAL_UART_IRQHandler+0x604>
      return;
 800775a:	bf00      	nop
 800775c:	e006      	b.n	800776c <HAL_UART_IRQHandler+0x604>
    return;
 800775e:	bf00      	nop
 8007760:	e004      	b.n	800776c <HAL_UART_IRQHandler+0x604>
      return;
 8007762:	bf00      	nop
 8007764:	e002      	b.n	800776c <HAL_UART_IRQHandler+0x604>
      return;
 8007766:	bf00      	nop
 8007768:	e000      	b.n	800776c <HAL_UART_IRQHandler+0x604>
    return;
 800776a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800776c:	37e8      	adds	r7, #232	@ 0xe8
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop

08007774 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800777c:	bf00      	nop
 800777e:	370c      	adds	r7, #12
 8007780:	46bd      	mov	sp, r7
 8007782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007786:	4770      	bx	lr

08007788 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007790:	bf00      	nop
 8007792:	370c      	adds	r7, #12
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80077a4:	bf00      	nop
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	460b      	mov	r3, r1
 80077ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80077bc:	bf00      	nop
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr

080077c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077cc:	b08a      	sub	sp, #40	@ 0x28
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077d2:	2300      	movs	r3, #0
 80077d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	689a      	ldr	r2, [r3, #8]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	431a      	orrs	r2, r3
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	431a      	orrs	r2, r3
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	4313      	orrs	r3, r2
 80077ee:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	4bb4      	ldr	r3, [pc, #720]	@ (8007ac8 <UART_SetConfig+0x300>)
 80077f8:	4013      	ands	r3, r2
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007800:	430b      	orrs	r3, r1
 8007802:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	430a      	orrs	r2, r1
 8007818:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4aa9      	ldr	r2, [pc, #676]	@ (8007acc <UART_SetConfig+0x304>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d004      	beq.n	8007834 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6a1b      	ldr	r3, [r3, #32]
 800782e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007830:	4313      	orrs	r3, r2
 8007832:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007844:	430a      	orrs	r2, r1
 8007846:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4aa0      	ldr	r2, [pc, #640]	@ (8007ad0 <UART_SetConfig+0x308>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d126      	bne.n	80078a0 <UART_SetConfig+0xd8>
 8007852:	4ba0      	ldr	r3, [pc, #640]	@ (8007ad4 <UART_SetConfig+0x30c>)
 8007854:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007858:	f003 0303 	and.w	r3, r3, #3
 800785c:	2b03      	cmp	r3, #3
 800785e:	d81b      	bhi.n	8007898 <UART_SetConfig+0xd0>
 8007860:	a201      	add	r2, pc, #4	@ (adr r2, 8007868 <UART_SetConfig+0xa0>)
 8007862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007866:	bf00      	nop
 8007868:	08007879 	.word	0x08007879
 800786c:	08007889 	.word	0x08007889
 8007870:	08007881 	.word	0x08007881
 8007874:	08007891 	.word	0x08007891
 8007878:	2301      	movs	r3, #1
 800787a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800787e:	e080      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007880:	2302      	movs	r3, #2
 8007882:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007886:	e07c      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007888:	2304      	movs	r3, #4
 800788a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800788e:	e078      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007890:	2308      	movs	r3, #8
 8007892:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007896:	e074      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007898:	2310      	movs	r3, #16
 800789a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800789e:	e070      	b.n	8007982 <UART_SetConfig+0x1ba>
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	4a8c      	ldr	r2, [pc, #560]	@ (8007ad8 <UART_SetConfig+0x310>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d138      	bne.n	800791c <UART_SetConfig+0x154>
 80078aa:	4b8a      	ldr	r3, [pc, #552]	@ (8007ad4 <UART_SetConfig+0x30c>)
 80078ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078b0:	f003 030c 	and.w	r3, r3, #12
 80078b4:	2b0c      	cmp	r3, #12
 80078b6:	d82d      	bhi.n	8007914 <UART_SetConfig+0x14c>
 80078b8:	a201      	add	r2, pc, #4	@ (adr r2, 80078c0 <UART_SetConfig+0xf8>)
 80078ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078be:	bf00      	nop
 80078c0:	080078f5 	.word	0x080078f5
 80078c4:	08007915 	.word	0x08007915
 80078c8:	08007915 	.word	0x08007915
 80078cc:	08007915 	.word	0x08007915
 80078d0:	08007905 	.word	0x08007905
 80078d4:	08007915 	.word	0x08007915
 80078d8:	08007915 	.word	0x08007915
 80078dc:	08007915 	.word	0x08007915
 80078e0:	080078fd 	.word	0x080078fd
 80078e4:	08007915 	.word	0x08007915
 80078e8:	08007915 	.word	0x08007915
 80078ec:	08007915 	.word	0x08007915
 80078f0:	0800790d 	.word	0x0800790d
 80078f4:	2300      	movs	r3, #0
 80078f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80078fa:	e042      	b.n	8007982 <UART_SetConfig+0x1ba>
 80078fc:	2302      	movs	r3, #2
 80078fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007902:	e03e      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007904:	2304      	movs	r3, #4
 8007906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800790a:	e03a      	b.n	8007982 <UART_SetConfig+0x1ba>
 800790c:	2308      	movs	r3, #8
 800790e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007912:	e036      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007914:	2310      	movs	r3, #16
 8007916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800791a:	e032      	b.n	8007982 <UART_SetConfig+0x1ba>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a6a      	ldr	r2, [pc, #424]	@ (8007acc <UART_SetConfig+0x304>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d12a      	bne.n	800797c <UART_SetConfig+0x1b4>
 8007926:	4b6b      	ldr	r3, [pc, #428]	@ (8007ad4 <UART_SetConfig+0x30c>)
 8007928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800792c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007930:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007934:	d01a      	beq.n	800796c <UART_SetConfig+0x1a4>
 8007936:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800793a:	d81b      	bhi.n	8007974 <UART_SetConfig+0x1ac>
 800793c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007940:	d00c      	beq.n	800795c <UART_SetConfig+0x194>
 8007942:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007946:	d815      	bhi.n	8007974 <UART_SetConfig+0x1ac>
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <UART_SetConfig+0x18c>
 800794c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007950:	d008      	beq.n	8007964 <UART_SetConfig+0x19c>
 8007952:	e00f      	b.n	8007974 <UART_SetConfig+0x1ac>
 8007954:	2300      	movs	r3, #0
 8007956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800795a:	e012      	b.n	8007982 <UART_SetConfig+0x1ba>
 800795c:	2302      	movs	r3, #2
 800795e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007962:	e00e      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007964:	2304      	movs	r3, #4
 8007966:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800796a:	e00a      	b.n	8007982 <UART_SetConfig+0x1ba>
 800796c:	2308      	movs	r3, #8
 800796e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007972:	e006      	b.n	8007982 <UART_SetConfig+0x1ba>
 8007974:	2310      	movs	r3, #16
 8007976:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800797a:	e002      	b.n	8007982 <UART_SetConfig+0x1ba>
 800797c:	2310      	movs	r3, #16
 800797e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a51      	ldr	r2, [pc, #324]	@ (8007acc <UART_SetConfig+0x304>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d17a      	bne.n	8007a82 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800798c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007990:	2b08      	cmp	r3, #8
 8007992:	d824      	bhi.n	80079de <UART_SetConfig+0x216>
 8007994:	a201      	add	r2, pc, #4	@ (adr r2, 800799c <UART_SetConfig+0x1d4>)
 8007996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800799a:	bf00      	nop
 800799c:	080079c1 	.word	0x080079c1
 80079a0:	080079df 	.word	0x080079df
 80079a4:	080079c9 	.word	0x080079c9
 80079a8:	080079df 	.word	0x080079df
 80079ac:	080079cf 	.word	0x080079cf
 80079b0:	080079df 	.word	0x080079df
 80079b4:	080079df 	.word	0x080079df
 80079b8:	080079df 	.word	0x080079df
 80079bc:	080079d7 	.word	0x080079d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079c0:	f7fe fd3a 	bl	8006438 <HAL_RCC_GetPCLK1Freq>
 80079c4:	61f8      	str	r0, [r7, #28]
        break;
 80079c6:	e010      	b.n	80079ea <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079c8:	4b44      	ldr	r3, [pc, #272]	@ (8007adc <UART_SetConfig+0x314>)
 80079ca:	61fb      	str	r3, [r7, #28]
        break;
 80079cc:	e00d      	b.n	80079ea <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079ce:	f7fe fc9b 	bl	8006308 <HAL_RCC_GetSysClockFreq>
 80079d2:	61f8      	str	r0, [r7, #28]
        break;
 80079d4:	e009      	b.n	80079ea <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079da:	61fb      	str	r3, [r7, #28]
        break;
 80079dc:	e005      	b.n	80079ea <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80079de:	2300      	movs	r3, #0
 80079e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80079e2:	2301      	movs	r3, #1
 80079e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80079e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80079ea:	69fb      	ldr	r3, [r7, #28]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8107 	beq.w	8007c00 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	4613      	mov	r3, r2
 80079f8:	005b      	lsls	r3, r3, #1
 80079fa:	4413      	add	r3, r2
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d305      	bcc.n	8007a0e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d903      	bls.n	8007a16 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a14:	e0f4      	b.n	8007c00 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	461c      	mov	r4, r3
 8007a1c:	4615      	mov	r5, r2
 8007a1e:	f04f 0200 	mov.w	r2, #0
 8007a22:	f04f 0300 	mov.w	r3, #0
 8007a26:	022b      	lsls	r3, r5, #8
 8007a28:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007a2c:	0222      	lsls	r2, r4, #8
 8007a2e:	68f9      	ldr	r1, [r7, #12]
 8007a30:	6849      	ldr	r1, [r1, #4]
 8007a32:	0849      	lsrs	r1, r1, #1
 8007a34:	2000      	movs	r0, #0
 8007a36:	4688      	mov	r8, r1
 8007a38:	4681      	mov	r9, r0
 8007a3a:	eb12 0a08 	adds.w	sl, r2, r8
 8007a3e:	eb43 0b09 	adc.w	fp, r3, r9
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	603b      	str	r3, [r7, #0]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a50:	4650      	mov	r0, sl
 8007a52:	4659      	mov	r1, fp
 8007a54:	f7f8 fc14 	bl	8000280 <__aeabi_uldivmod>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	460b      	mov	r3, r1
 8007a5c:	4613      	mov	r3, r2
 8007a5e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a66:	d308      	bcc.n	8007a7a <UART_SetConfig+0x2b2>
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a6e:	d204      	bcs.n	8007a7a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	69ba      	ldr	r2, [r7, #24]
 8007a76:	60da      	str	r2, [r3, #12]
 8007a78:	e0c2      	b.n	8007c00 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007a80:	e0be      	b.n	8007c00 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	69db      	ldr	r3, [r3, #28]
 8007a86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a8a:	d16a      	bne.n	8007b62 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007a8c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007a90:	2b08      	cmp	r3, #8
 8007a92:	d834      	bhi.n	8007afe <UART_SetConfig+0x336>
 8007a94:	a201      	add	r2, pc, #4	@ (adr r2, 8007a9c <UART_SetConfig+0x2d4>)
 8007a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9a:	bf00      	nop
 8007a9c:	08007ac1 	.word	0x08007ac1
 8007aa0:	08007ae1 	.word	0x08007ae1
 8007aa4:	08007ae9 	.word	0x08007ae9
 8007aa8:	08007aff 	.word	0x08007aff
 8007aac:	08007aef 	.word	0x08007aef
 8007ab0:	08007aff 	.word	0x08007aff
 8007ab4:	08007aff 	.word	0x08007aff
 8007ab8:	08007aff 	.word	0x08007aff
 8007abc:	08007af7 	.word	0x08007af7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ac0:	f7fe fcba 	bl	8006438 <HAL_RCC_GetPCLK1Freq>
 8007ac4:	61f8      	str	r0, [r7, #28]
        break;
 8007ac6:	e020      	b.n	8007b0a <UART_SetConfig+0x342>
 8007ac8:	efff69f3 	.word	0xefff69f3
 8007acc:	40008000 	.word	0x40008000
 8007ad0:	40013800 	.word	0x40013800
 8007ad4:	40021000 	.word	0x40021000
 8007ad8:	40004400 	.word	0x40004400
 8007adc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ae0:	f7fe fcc0 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 8007ae4:	61f8      	str	r0, [r7, #28]
        break;
 8007ae6:	e010      	b.n	8007b0a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ae8:	4b4c      	ldr	r3, [pc, #304]	@ (8007c1c <UART_SetConfig+0x454>)
 8007aea:	61fb      	str	r3, [r7, #28]
        break;
 8007aec:	e00d      	b.n	8007b0a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aee:	f7fe fc0b 	bl	8006308 <HAL_RCC_GetSysClockFreq>
 8007af2:	61f8      	str	r0, [r7, #28]
        break;
 8007af4:	e009      	b.n	8007b0a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007af6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007afa:	61fb      	str	r3, [r7, #28]
        break;
 8007afc:	e005      	b.n	8007b0a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007afe:	2300      	movs	r3, #0
 8007b00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007b08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d077      	beq.n	8007c00 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	005a      	lsls	r2, r3, #1
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	085b      	lsrs	r3, r3, #1
 8007b1a:	441a      	add	r2, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	2b0f      	cmp	r3, #15
 8007b2a:	d916      	bls.n	8007b5a <UART_SetConfig+0x392>
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b32:	d212      	bcs.n	8007b5a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	f023 030f 	bic.w	r3, r3, #15
 8007b3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	085b      	lsrs	r3, r3, #1
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	f003 0307 	and.w	r3, r3, #7
 8007b48:	b29a      	uxth	r2, r3
 8007b4a:	8afb      	ldrh	r3, [r7, #22]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	8afa      	ldrh	r2, [r7, #22]
 8007b56:	60da      	str	r2, [r3, #12]
 8007b58:	e052      	b.n	8007c00 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007b60:	e04e      	b.n	8007c00 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007b66:	2b08      	cmp	r3, #8
 8007b68:	d827      	bhi.n	8007bba <UART_SetConfig+0x3f2>
 8007b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b70 <UART_SetConfig+0x3a8>)
 8007b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b70:	08007b95 	.word	0x08007b95
 8007b74:	08007b9d 	.word	0x08007b9d
 8007b78:	08007ba5 	.word	0x08007ba5
 8007b7c:	08007bbb 	.word	0x08007bbb
 8007b80:	08007bab 	.word	0x08007bab
 8007b84:	08007bbb 	.word	0x08007bbb
 8007b88:	08007bbb 	.word	0x08007bbb
 8007b8c:	08007bbb 	.word	0x08007bbb
 8007b90:	08007bb3 	.word	0x08007bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b94:	f7fe fc50 	bl	8006438 <HAL_RCC_GetPCLK1Freq>
 8007b98:	61f8      	str	r0, [r7, #28]
        break;
 8007b9a:	e014      	b.n	8007bc6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b9c:	f7fe fc62 	bl	8006464 <HAL_RCC_GetPCLK2Freq>
 8007ba0:	61f8      	str	r0, [r7, #28]
        break;
 8007ba2:	e010      	b.n	8007bc6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c1c <UART_SetConfig+0x454>)
 8007ba6:	61fb      	str	r3, [r7, #28]
        break;
 8007ba8:	e00d      	b.n	8007bc6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007baa:	f7fe fbad 	bl	8006308 <HAL_RCC_GetSysClockFreq>
 8007bae:	61f8      	str	r0, [r7, #28]
        break;
 8007bb0:	e009      	b.n	8007bc6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bb6:	61fb      	str	r3, [r7, #28]
        break;
 8007bb8:	e005      	b.n	8007bc6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007bc4:	bf00      	nop
    }

    if (pclk != 0U)
 8007bc6:	69fb      	ldr	r3, [r7, #28]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d019      	beq.n	8007c00 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	085a      	lsrs	r2, r3, #1
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	441a      	add	r2, r3
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bde:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	2b0f      	cmp	r3, #15
 8007be4:	d909      	bls.n	8007bfa <UART_SetConfig+0x432>
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bec:	d205      	bcs.n	8007bfa <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60da      	str	r2, [r3, #12]
 8007bf8:	e002      	b.n	8007c00 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2200      	movs	r2, #0
 8007c04:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c0c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3728      	adds	r7, #40	@ 0x28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c1a:	bf00      	nop
 8007c1c:	00f42400 	.word	0x00f42400

08007c20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2c:	f003 0308 	and.w	r3, r3, #8
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00a      	beq.n	8007c4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	430a      	orrs	r2, r1
 8007c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4e:	f003 0301 	and.w	r3, r3, #1
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00a      	beq.n	8007c6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	430a      	orrs	r2, r1
 8007c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00a      	beq.n	8007c8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d00a      	beq.n	8007cb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	430a      	orrs	r2, r1
 8007cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb4:	f003 0310 	and.w	r3, r3, #16
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00a      	beq.n	8007cd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	430a      	orrs	r2, r1
 8007cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	430a      	orrs	r2, r1
 8007cf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d01a      	beq.n	8007d36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d1e:	d10a      	bne.n	8007d36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00a      	beq.n	8007d58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	430a      	orrs	r2, r1
 8007d56:	605a      	str	r2, [r3, #4]
  }
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr

08007d64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b098      	sub	sp, #96	@ 0x60
 8007d68:	af02      	add	r7, sp, #8
 8007d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d74:	f7fd f864 	bl	8004e40 <HAL_GetTick>
 8007d78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0308 	and.w	r3, r3, #8
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d12e      	bne.n	8007de6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d90:	2200      	movs	r2, #0
 8007d92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f88c 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d021      	beq.n	8007de6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007daa:	e853 3f00 	ldrex	r3, [r3]
 8007dae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007dc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dc8:	e841 2300 	strex	r3, r2, [r1]
 8007dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1e6      	bne.n	8007da2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2220      	movs	r2, #32
 8007dd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e062      	b.n	8007eac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0304 	and.w	r3, r3, #4
 8007df0:	2b04      	cmp	r3, #4
 8007df2:	d149      	bne.n	8007e88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007df4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f856 	bl	8007eb4 <UART_WaitOnFlagUntilTimeout>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d03c      	beq.n	8007e88 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	e853 3f00 	ldrex	r3, [r3]
 8007e1a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e1c:	6a3b      	ldr	r3, [r7, #32]
 8007e1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	461a      	mov	r2, r3
 8007e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e34:	e841 2300 	strex	r3, r2, [r1]
 8007e38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d1e6      	bne.n	8007e0e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	3308      	adds	r3, #8
 8007e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	e853 3f00 	ldrex	r3, [r3]
 8007e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f023 0301 	bic.w	r3, r3, #1
 8007e56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e60:	61fa      	str	r2, [r7, #28]
 8007e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e64:	69b9      	ldr	r1, [r7, #24]
 8007e66:	69fa      	ldr	r2, [r7, #28]
 8007e68:	e841 2300 	strex	r3, r2, [r1]
 8007e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d1e5      	bne.n	8007e40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2220      	movs	r2, #32
 8007e78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e011      	b.n	8007eac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2220      	movs	r2, #32
 8007e92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3758      	adds	r7, #88	@ 0x58
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	603b      	str	r3, [r7, #0]
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ec4:	e04f      	b.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ecc:	d04b      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ece:	f7fc ffb7 	bl	8004e40 <HAL_GetTick>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	1ad3      	subs	r3, r2, r3
 8007ed8:	69ba      	ldr	r2, [r7, #24]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d302      	bcc.n	8007ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d101      	bne.n	8007ee8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e04e      	b.n	8007f86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0304 	and.w	r3, r3, #4
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d037      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	2b80      	cmp	r3, #128	@ 0x80
 8007efa:	d034      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	2b40      	cmp	r3, #64	@ 0x40
 8007f00:	d031      	beq.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	69db      	ldr	r3, [r3, #28]
 8007f08:	f003 0308 	and.w	r3, r3, #8
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d110      	bne.n	8007f32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2208      	movs	r2, #8
 8007f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f000 f8ff 	bl	800811c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2208      	movs	r2, #8
 8007f22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e029      	b.n	8007f86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	69db      	ldr	r3, [r3, #28]
 8007f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f40:	d111      	bne.n	8007f66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f000 f8e5 	bl	800811c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2220      	movs	r2, #32
 8007f56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f62:	2303      	movs	r3, #3
 8007f64:	e00f      	b.n	8007f86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	69da      	ldr	r2, [r3, #28]
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	4013      	ands	r3, r2
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	bf0c      	ite	eq
 8007f76:	2301      	moveq	r3, #1
 8007f78:	2300      	movne	r3, #0
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	79fb      	ldrb	r3, [r7, #7]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d0a0      	beq.n	8007ec6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3710      	adds	r7, #16
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
	...

08007f90 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b097      	sub	sp, #92	@ 0x5c
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	88fa      	ldrh	r2, [r7, #6]
 8007fa8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	88fa      	ldrh	r2, [r7, #6]
 8007fb0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fc2:	d10e      	bne.n	8007fe2 <UART_Start_Receive_IT+0x52>
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	691b      	ldr	r3, [r3, #16]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d105      	bne.n	8007fd8 <UART_Start_Receive_IT+0x48>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fd2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fd6:	e02d      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	22ff      	movs	r2, #255	@ 0xff
 8007fdc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fe0:	e028      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10d      	bne.n	8008006 <UART_Start_Receive_IT+0x76>
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d104      	bne.n	8007ffc <UART_Start_Receive_IT+0x6c>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	22ff      	movs	r2, #255	@ 0xff
 8007ff6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007ffa:	e01b      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	227f      	movs	r2, #127	@ 0x7f
 8008000:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008004:	e016      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800800e:	d10d      	bne.n	800802c <UART_Start_Receive_IT+0x9c>
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	691b      	ldr	r3, [r3, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d104      	bne.n	8008022 <UART_Start_Receive_IT+0x92>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	227f      	movs	r2, #127	@ 0x7f
 800801c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008020:	e008      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	223f      	movs	r2, #63	@ 0x3f
 8008026:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800802a:	e003      	b.n	8008034 <UART_Start_Receive_IT+0xa4>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2200      	movs	r2, #0
 8008030:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2222      	movs	r2, #34	@ 0x22
 8008040:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3308      	adds	r3, #8
 800804a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800804e:	e853 3f00 	ldrex	r3, [r3]
 8008052:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008056:	f043 0301 	orr.w	r3, r3, #1
 800805a:	657b      	str	r3, [r7, #84]	@ 0x54
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	3308      	adds	r3, #8
 8008062:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008064:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008066:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008068:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800806a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800806c:	e841 2300 	strex	r3, r2, [r1]
 8008070:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1e5      	bne.n	8008044 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008080:	d107      	bne.n	8008092 <UART_Start_Receive_IT+0x102>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	691b      	ldr	r3, [r3, #16]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d103      	bne.n	8008092 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4a21      	ldr	r2, [pc, #132]	@ (8008114 <UART_Start_Receive_IT+0x184>)
 800808e:	669a      	str	r2, [r3, #104]	@ 0x68
 8008090:	e002      	b.n	8008098 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	4a20      	ldr	r2, [pc, #128]	@ (8008118 <UART_Start_Receive_IT+0x188>)
 8008096:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	691b      	ldr	r3, [r3, #16]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d019      	beq.n	80080d4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080b0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80080b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080be:	637b      	str	r3, [r7, #52]	@ 0x34
 80080c0:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80080c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80080cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e6      	bne.n	80080a0 <UART_Start_Receive_IT+0x110>
 80080d2:	e018      	b.n	8008106 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	e853 3f00 	ldrex	r3, [r3]
 80080e0:	613b      	str	r3, [r7, #16]
   return(result);
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	f043 0320 	orr.w	r3, r3, #32
 80080e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	461a      	mov	r2, r3
 80080f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080f2:	623b      	str	r3, [r7, #32]
 80080f4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f6:	69f9      	ldr	r1, [r7, #28]
 80080f8:	6a3a      	ldr	r2, [r7, #32]
 80080fa:	e841 2300 	strex	r3, r2, [r1]
 80080fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1e6      	bne.n	80080d4 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	375c      	adds	r7, #92	@ 0x5c
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr
 8008114:	08008451 	.word	0x08008451
 8008118:	08008299 	.word	0x08008299

0800811c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800811c:	b480      	push	{r7}
 800811e:	b095      	sub	sp, #84	@ 0x54
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800812c:	e853 3f00 	ldrex	r3, [r3]
 8008130:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008134:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008138:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	461a      	mov	r2, r3
 8008140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008142:	643b      	str	r3, [r7, #64]	@ 0x40
 8008144:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008146:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008148:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800814a:	e841 2300 	strex	r3, r2, [r1]
 800814e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008152:	2b00      	cmp	r3, #0
 8008154:	d1e6      	bne.n	8008124 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	3308      	adds	r3, #8
 800815c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815e:	6a3b      	ldr	r3, [r7, #32]
 8008160:	e853 3f00 	ldrex	r3, [r3]
 8008164:	61fb      	str	r3, [r7, #28]
   return(result);
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	f023 0301 	bic.w	r3, r3, #1
 800816c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	3308      	adds	r3, #8
 8008174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008178:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800817c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800817e:	e841 2300 	strex	r3, r2, [r1]
 8008182:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008186:	2b00      	cmp	r3, #0
 8008188:	d1e5      	bne.n	8008156 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800818e:	2b01      	cmp	r3, #1
 8008190:	d118      	bne.n	80081c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	e853 3f00 	ldrex	r3, [r3]
 800819e:	60bb      	str	r3, [r7, #8]
   return(result);
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f023 0310 	bic.w	r3, r3, #16
 80081a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	461a      	mov	r2, r3
 80081ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081b0:	61bb      	str	r3, [r7, #24]
 80081b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b4:	6979      	ldr	r1, [r7, #20]
 80081b6:	69ba      	ldr	r2, [r7, #24]
 80081b8:	e841 2300 	strex	r3, r2, [r1]
 80081bc:	613b      	str	r3, [r7, #16]
   return(result);
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d1e6      	bne.n	8008192 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2220      	movs	r2, #32
 80081c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2200      	movs	r2, #0
 80081d6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80081d8:	bf00      	nop
 80081da:	3754      	adds	r7, #84	@ 0x54
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr

080081e4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f7ff fac8 	bl	8007788 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081f8:	bf00      	nop
 80081fa:	3710      	adds	r7, #16
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820c:	60fb      	str	r3, [r7, #12]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	220f      	movs	r2, #15
 8008214:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	699a      	ldr	r2, [r3, #24]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f042 0208 	orr.w	r2, r2, #8
 8008224:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2220      	movs	r2, #32
 800822a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2200      	movs	r2, #0
 8008232:	661a      	str	r2, [r3, #96]	@ 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f7ff fab1 	bl	800779c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800823a:	bf00      	nop
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}

08008242 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b088      	sub	sp, #32
 8008246:	af00      	add	r7, sp, #0
 8008248:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	e853 3f00 	ldrex	r3, [r3]
 8008256:	60bb      	str	r3, [r7, #8]
   return(result);
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800825e:	61fb      	str	r3, [r7, #28]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	61bb      	str	r3, [r7, #24]
 800826a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826c:	6979      	ldr	r1, [r7, #20]
 800826e:	69ba      	ldr	r2, [r7, #24]
 8008270:	e841 2300 	strex	r3, r2, [r1]
 8008274:	613b      	str	r3, [r7, #16]
   return(result);
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d1e6      	bne.n	800824a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2220      	movs	r2, #32
 8008280:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f7ff fa73 	bl	8007774 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800828e:	bf00      	nop
 8008290:	3720      	adds	r7, #32
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
	...

08008298 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b09c      	sub	sp, #112	@ 0x70
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b0:	2b22      	cmp	r3, #34	@ 0x22
 80082b2:	f040 80be 	bne.w	8008432 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80082c0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80082c4:	b2d9      	uxtb	r1, r3
 80082c6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80082ca:	b2da      	uxtb	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d0:	400a      	ands	r2, r1
 80082d2:	b2d2      	uxtb	r2, r2
 80082d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082da:	1c5a      	adds	r2, r3, #1
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f040 80a1 	bne.w	8008442 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800830e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008310:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800831e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008320:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008324:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800832c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1e6      	bne.n	8008300 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3308      	adds	r3, #8
 8008338:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833c:	e853 3f00 	ldrex	r3, [r3]
 8008340:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	667b      	str	r3, [r7, #100]	@ 0x64
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008352:	647a      	str	r2, [r7, #68]	@ 0x44
 8008354:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e5      	bne.n	8008332 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2220      	movs	r2, #32
 800836a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a33      	ldr	r2, [pc, #204]	@ (800844c <UART_RxISR_8BIT+0x1b4>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d01f      	beq.n	80083c4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800838e:	2b00      	cmp	r3, #0
 8008390:	d018      	beq.n	80083c4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839a:	e853 3f00 	ldrex	r3, [r3]
 800839e:	623b      	str	r3, [r7, #32]
   return(result);
 80083a0:	6a3b      	ldr	r3, [r7, #32]
 80083a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80083a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	461a      	mov	r2, r3
 80083ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80083b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b8:	e841 2300 	strex	r3, r2, [r1]
 80083bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d1e6      	bne.n	8008392 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d12e      	bne.n	800842a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2200      	movs	r2, #0
 80083d0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	e853 3f00 	ldrex	r3, [r3]
 80083de:	60fb      	str	r3, [r7, #12]
   return(result);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f023 0310 	bic.w	r3, r3, #16
 80083e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	461a      	mov	r2, r3
 80083ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083f0:	61fb      	str	r3, [r7, #28]
 80083f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f4:	69b9      	ldr	r1, [r7, #24]
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	e841 2300 	strex	r3, r2, [r1]
 80083fc:	617b      	str	r3, [r7, #20]
   return(result);
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d1e6      	bne.n	80083d2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	f003 0310 	and.w	r3, r3, #16
 800840e:	2b10      	cmp	r3, #16
 8008410:	d103      	bne.n	800841a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2210      	movs	r2, #16
 8008418:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008420:	4619      	mov	r1, r3
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f7ff f9c4 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008428:	e00b      	b.n	8008442 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f7f9 fa3a 	bl	80018a4 <HAL_UART_RxCpltCallback>
}
 8008430:	e007      	b.n	8008442 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	699a      	ldr	r2, [r3, #24]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f042 0208 	orr.w	r2, r2, #8
 8008440:	619a      	str	r2, [r3, #24]
}
 8008442:	bf00      	nop
 8008444:	3770      	adds	r7, #112	@ 0x70
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}
 800844a:	bf00      	nop
 800844c:	40008000 	.word	0x40008000

08008450 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b09c      	sub	sp, #112	@ 0x70
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800845e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008468:	2b22      	cmp	r3, #34	@ 0x22
 800846a:	f040 80be 	bne.w	80085ea <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008474:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800847c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800847e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008482:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008486:	4013      	ands	r3, r2
 8008488:	b29a      	uxth	r2, r3
 800848a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800848c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008492:	1c9a      	adds	r2, r3, #2
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800849e:	b29b      	uxth	r3, r3
 80084a0:	3b01      	subs	r3, #1
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80084b0:	b29b      	uxth	r3, r3
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f040 80a1 	bne.w	80085fa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084c0:	e853 3f00 	ldrex	r3, [r3]
 80084c4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80084c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084cc:	667b      	str	r3, [r7, #100]	@ 0x64
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80084d8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80084dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80084e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e6      	bne.n	80084b8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3308      	adds	r3, #8
 80084f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fc:	f023 0301 	bic.w	r3, r3, #1
 8008500:	663b      	str	r3, [r7, #96]	@ 0x60
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800850a:	643a      	str	r2, [r7, #64]	@ 0x40
 800850c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008510:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008512:	e841 2300 	strex	r3, r2, [r1]
 8008516:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1e5      	bne.n	80084ea <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2220      	movs	r2, #32
 8008522:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2200      	movs	r2, #0
 800852a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2200      	movs	r2, #0
 8008530:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a33      	ldr	r2, [pc, #204]	@ (8008604 <UART_RxISR_16BIT+0x1b4>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d01f      	beq.n	800857c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008546:	2b00      	cmp	r3, #0
 8008548:	d018      	beq.n	800857c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	e853 3f00 	ldrex	r3, [r3]
 8008556:	61fb      	str	r3, [r7, #28]
   return(result);
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800855e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	461a      	mov	r2, r3
 8008566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008568:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800856a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800856e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008570:	e841 2300 	strex	r3, r2, [r1]
 8008574:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1e6      	bne.n	800854a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008580:	2b01      	cmp	r3, #1
 8008582:	d12e      	bne.n	80085e2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	e853 3f00 	ldrex	r3, [r3]
 8008596:	60bb      	str	r3, [r7, #8]
   return(result);
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f023 0310 	bic.w	r3, r3, #16
 800859e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	461a      	mov	r2, r3
 80085a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085a8:	61bb      	str	r3, [r7, #24]
 80085aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ac:	6979      	ldr	r1, [r7, #20]
 80085ae:	69ba      	ldr	r2, [r7, #24]
 80085b0:	e841 2300 	strex	r3, r2, [r1]
 80085b4:	613b      	str	r3, [r7, #16]
   return(result);
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1e6      	bne.n	800858a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	69db      	ldr	r3, [r3, #28]
 80085c2:	f003 0310 	and.w	r3, r3, #16
 80085c6:	2b10      	cmp	r3, #16
 80085c8:	d103      	bne.n	80085d2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2210      	movs	r2, #16
 80085d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80085d8:	4619      	mov	r1, r3
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7ff f8e8 	bl	80077b0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80085e0:	e00b      	b.n	80085fa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f7f9 f95e 	bl	80018a4 <HAL_UART_RxCpltCallback>
}
 80085e8:	e007      	b.n	80085fa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	699a      	ldr	r2, [r3, #24]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f042 0208 	orr.w	r2, r2, #8
 80085f8:	619a      	str	r2, [r3, #24]
}
 80085fa:	bf00      	nop
 80085fc:	3770      	adds	r7, #112	@ 0x70
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	40008000 	.word	0x40008000

08008608 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008610:	bf00      	nop
 8008612:	370c      	adds	r7, #12
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <atoi>:
 800861c:	220a      	movs	r2, #10
 800861e:	2100      	movs	r1, #0
 8008620:	f000 b87a 	b.w	8008718 <strtol>

08008624 <_strtol_l.isra.0>:
 8008624:	2b24      	cmp	r3, #36	@ 0x24
 8008626:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800862a:	4686      	mov	lr, r0
 800862c:	4690      	mov	r8, r2
 800862e:	d801      	bhi.n	8008634 <_strtol_l.isra.0+0x10>
 8008630:	2b01      	cmp	r3, #1
 8008632:	d106      	bne.n	8008642 <_strtol_l.isra.0+0x1e>
 8008634:	f000 f95e 	bl	80088f4 <__errno>
 8008638:	2316      	movs	r3, #22
 800863a:	6003      	str	r3, [r0, #0]
 800863c:	2000      	movs	r0, #0
 800863e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008642:	4834      	ldr	r0, [pc, #208]	@ (8008714 <_strtol_l.isra.0+0xf0>)
 8008644:	460d      	mov	r5, r1
 8008646:	462a      	mov	r2, r5
 8008648:	f815 4b01 	ldrb.w	r4, [r5], #1
 800864c:	5d06      	ldrb	r6, [r0, r4]
 800864e:	f016 0608 	ands.w	r6, r6, #8
 8008652:	d1f8      	bne.n	8008646 <_strtol_l.isra.0+0x22>
 8008654:	2c2d      	cmp	r4, #45	@ 0x2d
 8008656:	d110      	bne.n	800867a <_strtol_l.isra.0+0x56>
 8008658:	782c      	ldrb	r4, [r5, #0]
 800865a:	2601      	movs	r6, #1
 800865c:	1c95      	adds	r5, r2, #2
 800865e:	f033 0210 	bics.w	r2, r3, #16
 8008662:	d115      	bne.n	8008690 <_strtol_l.isra.0+0x6c>
 8008664:	2c30      	cmp	r4, #48	@ 0x30
 8008666:	d10d      	bne.n	8008684 <_strtol_l.isra.0+0x60>
 8008668:	782a      	ldrb	r2, [r5, #0]
 800866a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800866e:	2a58      	cmp	r2, #88	@ 0x58
 8008670:	d108      	bne.n	8008684 <_strtol_l.isra.0+0x60>
 8008672:	786c      	ldrb	r4, [r5, #1]
 8008674:	3502      	adds	r5, #2
 8008676:	2310      	movs	r3, #16
 8008678:	e00a      	b.n	8008690 <_strtol_l.isra.0+0x6c>
 800867a:	2c2b      	cmp	r4, #43	@ 0x2b
 800867c:	bf04      	itt	eq
 800867e:	782c      	ldrbeq	r4, [r5, #0]
 8008680:	1c95      	addeq	r5, r2, #2
 8008682:	e7ec      	b.n	800865e <_strtol_l.isra.0+0x3a>
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1f6      	bne.n	8008676 <_strtol_l.isra.0+0x52>
 8008688:	2c30      	cmp	r4, #48	@ 0x30
 800868a:	bf14      	ite	ne
 800868c:	230a      	movne	r3, #10
 800868e:	2308      	moveq	r3, #8
 8008690:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008694:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008698:	2200      	movs	r2, #0
 800869a:	fbbc f9f3 	udiv	r9, ip, r3
 800869e:	4610      	mov	r0, r2
 80086a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80086a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80086a8:	2f09      	cmp	r7, #9
 80086aa:	d80f      	bhi.n	80086cc <_strtol_l.isra.0+0xa8>
 80086ac:	463c      	mov	r4, r7
 80086ae:	42a3      	cmp	r3, r4
 80086b0:	dd1b      	ble.n	80086ea <_strtol_l.isra.0+0xc6>
 80086b2:	1c57      	adds	r7, r2, #1
 80086b4:	d007      	beq.n	80086c6 <_strtol_l.isra.0+0xa2>
 80086b6:	4581      	cmp	r9, r0
 80086b8:	d314      	bcc.n	80086e4 <_strtol_l.isra.0+0xc0>
 80086ba:	d101      	bne.n	80086c0 <_strtol_l.isra.0+0x9c>
 80086bc:	45a2      	cmp	sl, r4
 80086be:	db11      	blt.n	80086e4 <_strtol_l.isra.0+0xc0>
 80086c0:	fb00 4003 	mla	r0, r0, r3, r4
 80086c4:	2201      	movs	r2, #1
 80086c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086ca:	e7eb      	b.n	80086a4 <_strtol_l.isra.0+0x80>
 80086cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80086d0:	2f19      	cmp	r7, #25
 80086d2:	d801      	bhi.n	80086d8 <_strtol_l.isra.0+0xb4>
 80086d4:	3c37      	subs	r4, #55	@ 0x37
 80086d6:	e7ea      	b.n	80086ae <_strtol_l.isra.0+0x8a>
 80086d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80086dc:	2f19      	cmp	r7, #25
 80086de:	d804      	bhi.n	80086ea <_strtol_l.isra.0+0xc6>
 80086e0:	3c57      	subs	r4, #87	@ 0x57
 80086e2:	e7e4      	b.n	80086ae <_strtol_l.isra.0+0x8a>
 80086e4:	f04f 32ff 	mov.w	r2, #4294967295
 80086e8:	e7ed      	b.n	80086c6 <_strtol_l.isra.0+0xa2>
 80086ea:	1c53      	adds	r3, r2, #1
 80086ec:	d108      	bne.n	8008700 <_strtol_l.isra.0+0xdc>
 80086ee:	2322      	movs	r3, #34	@ 0x22
 80086f0:	f8ce 3000 	str.w	r3, [lr]
 80086f4:	4660      	mov	r0, ip
 80086f6:	f1b8 0f00 	cmp.w	r8, #0
 80086fa:	d0a0      	beq.n	800863e <_strtol_l.isra.0+0x1a>
 80086fc:	1e69      	subs	r1, r5, #1
 80086fe:	e006      	b.n	800870e <_strtol_l.isra.0+0xea>
 8008700:	b106      	cbz	r6, 8008704 <_strtol_l.isra.0+0xe0>
 8008702:	4240      	negs	r0, r0
 8008704:	f1b8 0f00 	cmp.w	r8, #0
 8008708:	d099      	beq.n	800863e <_strtol_l.isra.0+0x1a>
 800870a:	2a00      	cmp	r2, #0
 800870c:	d1f6      	bne.n	80086fc <_strtol_l.isra.0+0xd8>
 800870e:	f8c8 1000 	str.w	r1, [r8]
 8008712:	e794      	b.n	800863e <_strtol_l.isra.0+0x1a>
 8008714:	0800ad05 	.word	0x0800ad05

08008718 <strtol>:
 8008718:	4613      	mov	r3, r2
 800871a:	460a      	mov	r2, r1
 800871c:	4601      	mov	r1, r0
 800871e:	4802      	ldr	r0, [pc, #8]	@ (8008728 <strtol+0x10>)
 8008720:	6800      	ldr	r0, [r0, #0]
 8008722:	f7ff bf7f 	b.w	8008624 <_strtol_l.isra.0>
 8008726:	bf00      	nop
 8008728:	2000000c 	.word	0x2000000c

0800872c <sniprintf>:
 800872c:	b40c      	push	{r2, r3}
 800872e:	b530      	push	{r4, r5, lr}
 8008730:	4b18      	ldr	r3, [pc, #96]	@ (8008794 <sniprintf+0x68>)
 8008732:	1e0c      	subs	r4, r1, #0
 8008734:	681d      	ldr	r5, [r3, #0]
 8008736:	b09d      	sub	sp, #116	@ 0x74
 8008738:	da08      	bge.n	800874c <sniprintf+0x20>
 800873a:	238b      	movs	r3, #139	@ 0x8b
 800873c:	602b      	str	r3, [r5, #0]
 800873e:	f04f 30ff 	mov.w	r0, #4294967295
 8008742:	b01d      	add	sp, #116	@ 0x74
 8008744:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008748:	b002      	add	sp, #8
 800874a:	4770      	bx	lr
 800874c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008750:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008754:	f04f 0300 	mov.w	r3, #0
 8008758:	931b      	str	r3, [sp, #108]	@ 0x6c
 800875a:	bf14      	ite	ne
 800875c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008760:	4623      	moveq	r3, r4
 8008762:	9304      	str	r3, [sp, #16]
 8008764:	9307      	str	r3, [sp, #28]
 8008766:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800876a:	9002      	str	r0, [sp, #8]
 800876c:	9006      	str	r0, [sp, #24]
 800876e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008772:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008774:	ab21      	add	r3, sp, #132	@ 0x84
 8008776:	a902      	add	r1, sp, #8
 8008778:	4628      	mov	r0, r5
 800877a:	9301      	str	r3, [sp, #4]
 800877c:	f000 fa50 	bl	8008c20 <_svfiprintf_r>
 8008780:	1c43      	adds	r3, r0, #1
 8008782:	bfbc      	itt	lt
 8008784:	238b      	movlt	r3, #139	@ 0x8b
 8008786:	602b      	strlt	r3, [r5, #0]
 8008788:	2c00      	cmp	r4, #0
 800878a:	d0da      	beq.n	8008742 <sniprintf+0x16>
 800878c:	9b02      	ldr	r3, [sp, #8]
 800878e:	2200      	movs	r2, #0
 8008790:	701a      	strb	r2, [r3, #0]
 8008792:	e7d6      	b.n	8008742 <sniprintf+0x16>
 8008794:	2000000c 	.word	0x2000000c

08008798 <siprintf>:
 8008798:	b40e      	push	{r1, r2, r3}
 800879a:	b510      	push	{r4, lr}
 800879c:	b09d      	sub	sp, #116	@ 0x74
 800879e:	ab1f      	add	r3, sp, #124	@ 0x7c
 80087a0:	9002      	str	r0, [sp, #8]
 80087a2:	9006      	str	r0, [sp, #24]
 80087a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80087a8:	480a      	ldr	r0, [pc, #40]	@ (80087d4 <siprintf+0x3c>)
 80087aa:	9107      	str	r1, [sp, #28]
 80087ac:	9104      	str	r1, [sp, #16]
 80087ae:	490a      	ldr	r1, [pc, #40]	@ (80087d8 <siprintf+0x40>)
 80087b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b4:	9105      	str	r1, [sp, #20]
 80087b6:	2400      	movs	r4, #0
 80087b8:	a902      	add	r1, sp, #8
 80087ba:	6800      	ldr	r0, [r0, #0]
 80087bc:	9301      	str	r3, [sp, #4]
 80087be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80087c0:	f000 fa2e 	bl	8008c20 <_svfiprintf_r>
 80087c4:	9b02      	ldr	r3, [sp, #8]
 80087c6:	701c      	strb	r4, [r3, #0]
 80087c8:	b01d      	add	sp, #116	@ 0x74
 80087ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ce:	b003      	add	sp, #12
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	2000000c 	.word	0x2000000c
 80087d8:	ffff0208 	.word	0xffff0208

080087dc <_vsniprintf_r>:
 80087dc:	b530      	push	{r4, r5, lr}
 80087de:	4614      	mov	r4, r2
 80087e0:	2c00      	cmp	r4, #0
 80087e2:	b09b      	sub	sp, #108	@ 0x6c
 80087e4:	4605      	mov	r5, r0
 80087e6:	461a      	mov	r2, r3
 80087e8:	da05      	bge.n	80087f6 <_vsniprintf_r+0x1a>
 80087ea:	238b      	movs	r3, #139	@ 0x8b
 80087ec:	6003      	str	r3, [r0, #0]
 80087ee:	f04f 30ff 	mov.w	r0, #4294967295
 80087f2:	b01b      	add	sp, #108	@ 0x6c
 80087f4:	bd30      	pop	{r4, r5, pc}
 80087f6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80087fa:	f8ad 300c 	strh.w	r3, [sp, #12]
 80087fe:	f04f 0300 	mov.w	r3, #0
 8008802:	9319      	str	r3, [sp, #100]	@ 0x64
 8008804:	bf14      	ite	ne
 8008806:	f104 33ff 	addne.w	r3, r4, #4294967295
 800880a:	4623      	moveq	r3, r4
 800880c:	9302      	str	r3, [sp, #8]
 800880e:	9305      	str	r3, [sp, #20]
 8008810:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008814:	9100      	str	r1, [sp, #0]
 8008816:	9104      	str	r1, [sp, #16]
 8008818:	f8ad 300e 	strh.w	r3, [sp, #14]
 800881c:	4669      	mov	r1, sp
 800881e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8008820:	f000 f9fe 	bl	8008c20 <_svfiprintf_r>
 8008824:	1c43      	adds	r3, r0, #1
 8008826:	bfbc      	itt	lt
 8008828:	238b      	movlt	r3, #139	@ 0x8b
 800882a:	602b      	strlt	r3, [r5, #0]
 800882c:	2c00      	cmp	r4, #0
 800882e:	d0e0      	beq.n	80087f2 <_vsniprintf_r+0x16>
 8008830:	9b00      	ldr	r3, [sp, #0]
 8008832:	2200      	movs	r2, #0
 8008834:	701a      	strb	r2, [r3, #0]
 8008836:	e7dc      	b.n	80087f2 <_vsniprintf_r+0x16>

08008838 <vsniprintf>:
 8008838:	b507      	push	{r0, r1, r2, lr}
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	4613      	mov	r3, r2
 800883e:	460a      	mov	r2, r1
 8008840:	4601      	mov	r1, r0
 8008842:	4803      	ldr	r0, [pc, #12]	@ (8008850 <vsniprintf+0x18>)
 8008844:	6800      	ldr	r0, [r0, #0]
 8008846:	f7ff ffc9 	bl	80087dc <_vsniprintf_r>
 800884a:	b003      	add	sp, #12
 800884c:	f85d fb04 	ldr.w	pc, [sp], #4
 8008850:	2000000c 	.word	0x2000000c

08008854 <memset>:
 8008854:	4402      	add	r2, r0
 8008856:	4603      	mov	r3, r0
 8008858:	4293      	cmp	r3, r2
 800885a:	d100      	bne.n	800885e <memset+0xa>
 800885c:	4770      	bx	lr
 800885e:	f803 1b01 	strb.w	r1, [r3], #1
 8008862:	e7f9      	b.n	8008858 <memset+0x4>

08008864 <strchr>:
 8008864:	b2c9      	uxtb	r1, r1
 8008866:	4603      	mov	r3, r0
 8008868:	4618      	mov	r0, r3
 800886a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800886e:	b112      	cbz	r2, 8008876 <strchr+0x12>
 8008870:	428a      	cmp	r2, r1
 8008872:	d1f9      	bne.n	8008868 <strchr+0x4>
 8008874:	4770      	bx	lr
 8008876:	2900      	cmp	r1, #0
 8008878:	bf18      	it	ne
 800887a:	2000      	movne	r0, #0
 800887c:	4770      	bx	lr

0800887e <strncmp>:
 800887e:	b510      	push	{r4, lr}
 8008880:	b16a      	cbz	r2, 800889e <strncmp+0x20>
 8008882:	3901      	subs	r1, #1
 8008884:	1884      	adds	r4, r0, r2
 8008886:	f810 2b01 	ldrb.w	r2, [r0], #1
 800888a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800888e:	429a      	cmp	r2, r3
 8008890:	d103      	bne.n	800889a <strncmp+0x1c>
 8008892:	42a0      	cmp	r0, r4
 8008894:	d001      	beq.n	800889a <strncmp+0x1c>
 8008896:	2a00      	cmp	r2, #0
 8008898:	d1f5      	bne.n	8008886 <strncmp+0x8>
 800889a:	1ad0      	subs	r0, r2, r3
 800889c:	bd10      	pop	{r4, pc}
 800889e:	4610      	mov	r0, r2
 80088a0:	e7fc      	b.n	800889c <strncmp+0x1e>

080088a2 <strncpy>:
 80088a2:	b510      	push	{r4, lr}
 80088a4:	3901      	subs	r1, #1
 80088a6:	4603      	mov	r3, r0
 80088a8:	b132      	cbz	r2, 80088b8 <strncpy+0x16>
 80088aa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80088ae:	f803 4b01 	strb.w	r4, [r3], #1
 80088b2:	3a01      	subs	r2, #1
 80088b4:	2c00      	cmp	r4, #0
 80088b6:	d1f7      	bne.n	80088a8 <strncpy+0x6>
 80088b8:	441a      	add	r2, r3
 80088ba:	2100      	movs	r1, #0
 80088bc:	4293      	cmp	r3, r2
 80088be:	d100      	bne.n	80088c2 <strncpy+0x20>
 80088c0:	bd10      	pop	{r4, pc}
 80088c2:	f803 1b01 	strb.w	r1, [r3], #1
 80088c6:	e7f9      	b.n	80088bc <strncpy+0x1a>

080088c8 <strstr>:
 80088c8:	780a      	ldrb	r2, [r1, #0]
 80088ca:	b570      	push	{r4, r5, r6, lr}
 80088cc:	b96a      	cbnz	r2, 80088ea <strstr+0x22>
 80088ce:	bd70      	pop	{r4, r5, r6, pc}
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d109      	bne.n	80088e8 <strstr+0x20>
 80088d4:	460c      	mov	r4, r1
 80088d6:	4605      	mov	r5, r0
 80088d8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d0f6      	beq.n	80088ce <strstr+0x6>
 80088e0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80088e4:	429e      	cmp	r6, r3
 80088e6:	d0f7      	beq.n	80088d8 <strstr+0x10>
 80088e8:	3001      	adds	r0, #1
 80088ea:	7803      	ldrb	r3, [r0, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d1ef      	bne.n	80088d0 <strstr+0x8>
 80088f0:	4618      	mov	r0, r3
 80088f2:	e7ec      	b.n	80088ce <strstr+0x6>

080088f4 <__errno>:
 80088f4:	4b01      	ldr	r3, [pc, #4]	@ (80088fc <__errno+0x8>)
 80088f6:	6818      	ldr	r0, [r3, #0]
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop
 80088fc:	2000000c 	.word	0x2000000c

08008900 <__libc_init_array>:
 8008900:	b570      	push	{r4, r5, r6, lr}
 8008902:	4d0d      	ldr	r5, [pc, #52]	@ (8008938 <__libc_init_array+0x38>)
 8008904:	4c0d      	ldr	r4, [pc, #52]	@ (800893c <__libc_init_array+0x3c>)
 8008906:	1b64      	subs	r4, r4, r5
 8008908:	10a4      	asrs	r4, r4, #2
 800890a:	2600      	movs	r6, #0
 800890c:	42a6      	cmp	r6, r4
 800890e:	d109      	bne.n	8008924 <__libc_init_array+0x24>
 8008910:	4d0b      	ldr	r5, [pc, #44]	@ (8008940 <__libc_init_array+0x40>)
 8008912:	4c0c      	ldr	r4, [pc, #48]	@ (8008944 <__libc_init_array+0x44>)
 8008914:	f000 fc6c 	bl	80091f0 <_init>
 8008918:	1b64      	subs	r4, r4, r5
 800891a:	10a4      	asrs	r4, r4, #2
 800891c:	2600      	movs	r6, #0
 800891e:	42a6      	cmp	r6, r4
 8008920:	d105      	bne.n	800892e <__libc_init_array+0x2e>
 8008922:	bd70      	pop	{r4, r5, r6, pc}
 8008924:	f855 3b04 	ldr.w	r3, [r5], #4
 8008928:	4798      	blx	r3
 800892a:	3601      	adds	r6, #1
 800892c:	e7ee      	b.n	800890c <__libc_init_array+0xc>
 800892e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008932:	4798      	blx	r3
 8008934:	3601      	adds	r6, #1
 8008936:	e7f2      	b.n	800891e <__libc_init_array+0x1e>
 8008938:	0800ae40 	.word	0x0800ae40
 800893c:	0800ae40 	.word	0x0800ae40
 8008940:	0800ae40 	.word	0x0800ae40
 8008944:	0800ae44 	.word	0x0800ae44

08008948 <__retarget_lock_acquire_recursive>:
 8008948:	4770      	bx	lr

0800894a <__retarget_lock_release_recursive>:
 800894a:	4770      	bx	lr

0800894c <strcpy>:
 800894c:	4603      	mov	r3, r0
 800894e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008952:	f803 2b01 	strb.w	r2, [r3], #1
 8008956:	2a00      	cmp	r2, #0
 8008958:	d1f9      	bne.n	800894e <strcpy+0x2>
 800895a:	4770      	bx	lr

0800895c <memcpy>:
 800895c:	440a      	add	r2, r1
 800895e:	4291      	cmp	r1, r2
 8008960:	f100 33ff 	add.w	r3, r0, #4294967295
 8008964:	d100      	bne.n	8008968 <memcpy+0xc>
 8008966:	4770      	bx	lr
 8008968:	b510      	push	{r4, lr}
 800896a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800896e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008972:	4291      	cmp	r1, r2
 8008974:	d1f9      	bne.n	800896a <memcpy+0xe>
 8008976:	bd10      	pop	{r4, pc}

08008978 <_free_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4605      	mov	r5, r0
 800897c:	2900      	cmp	r1, #0
 800897e:	d041      	beq.n	8008a04 <_free_r+0x8c>
 8008980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008984:	1f0c      	subs	r4, r1, #4
 8008986:	2b00      	cmp	r3, #0
 8008988:	bfb8      	it	lt
 800898a:	18e4      	addlt	r4, r4, r3
 800898c:	f000 f8e0 	bl	8008b50 <__malloc_lock>
 8008990:	4a1d      	ldr	r2, [pc, #116]	@ (8008a08 <_free_r+0x90>)
 8008992:	6813      	ldr	r3, [r2, #0]
 8008994:	b933      	cbnz	r3, 80089a4 <_free_r+0x2c>
 8008996:	6063      	str	r3, [r4, #4]
 8008998:	6014      	str	r4, [r2, #0]
 800899a:	4628      	mov	r0, r5
 800899c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089a0:	f000 b8dc 	b.w	8008b5c <__malloc_unlock>
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	d908      	bls.n	80089ba <_free_r+0x42>
 80089a8:	6820      	ldr	r0, [r4, #0]
 80089aa:	1821      	adds	r1, r4, r0
 80089ac:	428b      	cmp	r3, r1
 80089ae:	bf01      	itttt	eq
 80089b0:	6819      	ldreq	r1, [r3, #0]
 80089b2:	685b      	ldreq	r3, [r3, #4]
 80089b4:	1809      	addeq	r1, r1, r0
 80089b6:	6021      	streq	r1, [r4, #0]
 80089b8:	e7ed      	b.n	8008996 <_free_r+0x1e>
 80089ba:	461a      	mov	r2, r3
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	b10b      	cbz	r3, 80089c4 <_free_r+0x4c>
 80089c0:	42a3      	cmp	r3, r4
 80089c2:	d9fa      	bls.n	80089ba <_free_r+0x42>
 80089c4:	6811      	ldr	r1, [r2, #0]
 80089c6:	1850      	adds	r0, r2, r1
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d10b      	bne.n	80089e4 <_free_r+0x6c>
 80089cc:	6820      	ldr	r0, [r4, #0]
 80089ce:	4401      	add	r1, r0
 80089d0:	1850      	adds	r0, r2, r1
 80089d2:	4283      	cmp	r3, r0
 80089d4:	6011      	str	r1, [r2, #0]
 80089d6:	d1e0      	bne.n	800899a <_free_r+0x22>
 80089d8:	6818      	ldr	r0, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	6053      	str	r3, [r2, #4]
 80089de:	4408      	add	r0, r1
 80089e0:	6010      	str	r0, [r2, #0]
 80089e2:	e7da      	b.n	800899a <_free_r+0x22>
 80089e4:	d902      	bls.n	80089ec <_free_r+0x74>
 80089e6:	230c      	movs	r3, #12
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	e7d6      	b.n	800899a <_free_r+0x22>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	1821      	adds	r1, r4, r0
 80089f0:	428b      	cmp	r3, r1
 80089f2:	bf04      	itt	eq
 80089f4:	6819      	ldreq	r1, [r3, #0]
 80089f6:	685b      	ldreq	r3, [r3, #4]
 80089f8:	6063      	str	r3, [r4, #4]
 80089fa:	bf04      	itt	eq
 80089fc:	1809      	addeq	r1, r1, r0
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	6054      	str	r4, [r2, #4]
 8008a02:	e7ca      	b.n	800899a <_free_r+0x22>
 8008a04:	bd38      	pop	{r3, r4, r5, pc}
 8008a06:	bf00      	nop
 8008a08:	20006a14 	.word	0x20006a14

08008a0c <sbrk_aligned>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	4e0f      	ldr	r6, [pc, #60]	@ (8008a4c <sbrk_aligned+0x40>)
 8008a10:	460c      	mov	r4, r1
 8008a12:	6831      	ldr	r1, [r6, #0]
 8008a14:	4605      	mov	r5, r0
 8008a16:	b911      	cbnz	r1, 8008a1e <sbrk_aligned+0x12>
 8008a18:	f000 fba4 	bl	8009164 <_sbrk_r>
 8008a1c:	6030      	str	r0, [r6, #0]
 8008a1e:	4621      	mov	r1, r4
 8008a20:	4628      	mov	r0, r5
 8008a22:	f000 fb9f 	bl	8009164 <_sbrk_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	d103      	bne.n	8008a32 <sbrk_aligned+0x26>
 8008a2a:	f04f 34ff 	mov.w	r4, #4294967295
 8008a2e:	4620      	mov	r0, r4
 8008a30:	bd70      	pop	{r4, r5, r6, pc}
 8008a32:	1cc4      	adds	r4, r0, #3
 8008a34:	f024 0403 	bic.w	r4, r4, #3
 8008a38:	42a0      	cmp	r0, r4
 8008a3a:	d0f8      	beq.n	8008a2e <sbrk_aligned+0x22>
 8008a3c:	1a21      	subs	r1, r4, r0
 8008a3e:	4628      	mov	r0, r5
 8008a40:	f000 fb90 	bl	8009164 <_sbrk_r>
 8008a44:	3001      	adds	r0, #1
 8008a46:	d1f2      	bne.n	8008a2e <sbrk_aligned+0x22>
 8008a48:	e7ef      	b.n	8008a2a <sbrk_aligned+0x1e>
 8008a4a:	bf00      	nop
 8008a4c:	20006a10 	.word	0x20006a10

08008a50 <_malloc_r>:
 8008a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a54:	1ccd      	adds	r5, r1, #3
 8008a56:	f025 0503 	bic.w	r5, r5, #3
 8008a5a:	3508      	adds	r5, #8
 8008a5c:	2d0c      	cmp	r5, #12
 8008a5e:	bf38      	it	cc
 8008a60:	250c      	movcc	r5, #12
 8008a62:	2d00      	cmp	r5, #0
 8008a64:	4606      	mov	r6, r0
 8008a66:	db01      	blt.n	8008a6c <_malloc_r+0x1c>
 8008a68:	42a9      	cmp	r1, r5
 8008a6a:	d904      	bls.n	8008a76 <_malloc_r+0x26>
 8008a6c:	230c      	movs	r3, #12
 8008a6e:	6033      	str	r3, [r6, #0]
 8008a70:	2000      	movs	r0, #0
 8008a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b4c <_malloc_r+0xfc>
 8008a7a:	f000 f869 	bl	8008b50 <__malloc_lock>
 8008a7e:	f8d8 3000 	ldr.w	r3, [r8]
 8008a82:	461c      	mov	r4, r3
 8008a84:	bb44      	cbnz	r4, 8008ad8 <_malloc_r+0x88>
 8008a86:	4629      	mov	r1, r5
 8008a88:	4630      	mov	r0, r6
 8008a8a:	f7ff ffbf 	bl	8008a0c <sbrk_aligned>
 8008a8e:	1c43      	adds	r3, r0, #1
 8008a90:	4604      	mov	r4, r0
 8008a92:	d158      	bne.n	8008b46 <_malloc_r+0xf6>
 8008a94:	f8d8 4000 	ldr.w	r4, [r8]
 8008a98:	4627      	mov	r7, r4
 8008a9a:	2f00      	cmp	r7, #0
 8008a9c:	d143      	bne.n	8008b26 <_malloc_r+0xd6>
 8008a9e:	2c00      	cmp	r4, #0
 8008aa0:	d04b      	beq.n	8008b3a <_malloc_r+0xea>
 8008aa2:	6823      	ldr	r3, [r4, #0]
 8008aa4:	4639      	mov	r1, r7
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	eb04 0903 	add.w	r9, r4, r3
 8008aac:	f000 fb5a 	bl	8009164 <_sbrk_r>
 8008ab0:	4581      	cmp	r9, r0
 8008ab2:	d142      	bne.n	8008b3a <_malloc_r+0xea>
 8008ab4:	6821      	ldr	r1, [r4, #0]
 8008ab6:	1a6d      	subs	r5, r5, r1
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4630      	mov	r0, r6
 8008abc:	f7ff ffa6 	bl	8008a0c <sbrk_aligned>
 8008ac0:	3001      	adds	r0, #1
 8008ac2:	d03a      	beq.n	8008b3a <_malloc_r+0xea>
 8008ac4:	6823      	ldr	r3, [r4, #0]
 8008ac6:	442b      	add	r3, r5
 8008ac8:	6023      	str	r3, [r4, #0]
 8008aca:	f8d8 3000 	ldr.w	r3, [r8]
 8008ace:	685a      	ldr	r2, [r3, #4]
 8008ad0:	bb62      	cbnz	r2, 8008b2c <_malloc_r+0xdc>
 8008ad2:	f8c8 7000 	str.w	r7, [r8]
 8008ad6:	e00f      	b.n	8008af8 <_malloc_r+0xa8>
 8008ad8:	6822      	ldr	r2, [r4, #0]
 8008ada:	1b52      	subs	r2, r2, r5
 8008adc:	d420      	bmi.n	8008b20 <_malloc_r+0xd0>
 8008ade:	2a0b      	cmp	r2, #11
 8008ae0:	d917      	bls.n	8008b12 <_malloc_r+0xc2>
 8008ae2:	1961      	adds	r1, r4, r5
 8008ae4:	42a3      	cmp	r3, r4
 8008ae6:	6025      	str	r5, [r4, #0]
 8008ae8:	bf18      	it	ne
 8008aea:	6059      	strne	r1, [r3, #4]
 8008aec:	6863      	ldr	r3, [r4, #4]
 8008aee:	bf08      	it	eq
 8008af0:	f8c8 1000 	streq.w	r1, [r8]
 8008af4:	5162      	str	r2, [r4, r5]
 8008af6:	604b      	str	r3, [r1, #4]
 8008af8:	4630      	mov	r0, r6
 8008afa:	f000 f82f 	bl	8008b5c <__malloc_unlock>
 8008afe:	f104 000b 	add.w	r0, r4, #11
 8008b02:	1d23      	adds	r3, r4, #4
 8008b04:	f020 0007 	bic.w	r0, r0, #7
 8008b08:	1ac2      	subs	r2, r0, r3
 8008b0a:	bf1c      	itt	ne
 8008b0c:	1a1b      	subne	r3, r3, r0
 8008b0e:	50a3      	strne	r3, [r4, r2]
 8008b10:	e7af      	b.n	8008a72 <_malloc_r+0x22>
 8008b12:	6862      	ldr	r2, [r4, #4]
 8008b14:	42a3      	cmp	r3, r4
 8008b16:	bf0c      	ite	eq
 8008b18:	f8c8 2000 	streq.w	r2, [r8]
 8008b1c:	605a      	strne	r2, [r3, #4]
 8008b1e:	e7eb      	b.n	8008af8 <_malloc_r+0xa8>
 8008b20:	4623      	mov	r3, r4
 8008b22:	6864      	ldr	r4, [r4, #4]
 8008b24:	e7ae      	b.n	8008a84 <_malloc_r+0x34>
 8008b26:	463c      	mov	r4, r7
 8008b28:	687f      	ldr	r7, [r7, #4]
 8008b2a:	e7b6      	b.n	8008a9a <_malloc_r+0x4a>
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	42a3      	cmp	r3, r4
 8008b32:	d1fb      	bne.n	8008b2c <_malloc_r+0xdc>
 8008b34:	2300      	movs	r3, #0
 8008b36:	6053      	str	r3, [r2, #4]
 8008b38:	e7de      	b.n	8008af8 <_malloc_r+0xa8>
 8008b3a:	230c      	movs	r3, #12
 8008b3c:	6033      	str	r3, [r6, #0]
 8008b3e:	4630      	mov	r0, r6
 8008b40:	f000 f80c 	bl	8008b5c <__malloc_unlock>
 8008b44:	e794      	b.n	8008a70 <_malloc_r+0x20>
 8008b46:	6005      	str	r5, [r0, #0]
 8008b48:	e7d6      	b.n	8008af8 <_malloc_r+0xa8>
 8008b4a:	bf00      	nop
 8008b4c:	20006a14 	.word	0x20006a14

08008b50 <__malloc_lock>:
 8008b50:	4801      	ldr	r0, [pc, #4]	@ (8008b58 <__malloc_lock+0x8>)
 8008b52:	f7ff bef9 	b.w	8008948 <__retarget_lock_acquire_recursive>
 8008b56:	bf00      	nop
 8008b58:	20006a0c 	.word	0x20006a0c

08008b5c <__malloc_unlock>:
 8008b5c:	4801      	ldr	r0, [pc, #4]	@ (8008b64 <__malloc_unlock+0x8>)
 8008b5e:	f7ff bef4 	b.w	800894a <__retarget_lock_release_recursive>
 8008b62:	bf00      	nop
 8008b64:	20006a0c 	.word	0x20006a0c

08008b68 <__ssputs_r>:
 8008b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b6c:	688e      	ldr	r6, [r1, #8]
 8008b6e:	461f      	mov	r7, r3
 8008b70:	42be      	cmp	r6, r7
 8008b72:	680b      	ldr	r3, [r1, #0]
 8008b74:	4682      	mov	sl, r0
 8008b76:	460c      	mov	r4, r1
 8008b78:	4690      	mov	r8, r2
 8008b7a:	d82d      	bhi.n	8008bd8 <__ssputs_r+0x70>
 8008b7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b84:	d026      	beq.n	8008bd4 <__ssputs_r+0x6c>
 8008b86:	6965      	ldr	r5, [r4, #20]
 8008b88:	6909      	ldr	r1, [r1, #16]
 8008b8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b8e:	eba3 0901 	sub.w	r9, r3, r1
 8008b92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b96:	1c7b      	adds	r3, r7, #1
 8008b98:	444b      	add	r3, r9
 8008b9a:	106d      	asrs	r5, r5, #1
 8008b9c:	429d      	cmp	r5, r3
 8008b9e:	bf38      	it	cc
 8008ba0:	461d      	movcc	r5, r3
 8008ba2:	0553      	lsls	r3, r2, #21
 8008ba4:	d527      	bpl.n	8008bf6 <__ssputs_r+0x8e>
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	f7ff ff52 	bl	8008a50 <_malloc_r>
 8008bac:	4606      	mov	r6, r0
 8008bae:	b360      	cbz	r0, 8008c0a <__ssputs_r+0xa2>
 8008bb0:	6921      	ldr	r1, [r4, #16]
 8008bb2:	464a      	mov	r2, r9
 8008bb4:	f7ff fed2 	bl	800895c <memcpy>
 8008bb8:	89a3      	ldrh	r3, [r4, #12]
 8008bba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bc2:	81a3      	strh	r3, [r4, #12]
 8008bc4:	6126      	str	r6, [r4, #16]
 8008bc6:	6165      	str	r5, [r4, #20]
 8008bc8:	444e      	add	r6, r9
 8008bca:	eba5 0509 	sub.w	r5, r5, r9
 8008bce:	6026      	str	r6, [r4, #0]
 8008bd0:	60a5      	str	r5, [r4, #8]
 8008bd2:	463e      	mov	r6, r7
 8008bd4:	42be      	cmp	r6, r7
 8008bd6:	d900      	bls.n	8008bda <__ssputs_r+0x72>
 8008bd8:	463e      	mov	r6, r7
 8008bda:	6820      	ldr	r0, [r4, #0]
 8008bdc:	4632      	mov	r2, r6
 8008bde:	4641      	mov	r1, r8
 8008be0:	f000 faa6 	bl	8009130 <memmove>
 8008be4:	68a3      	ldr	r3, [r4, #8]
 8008be6:	1b9b      	subs	r3, r3, r6
 8008be8:	60a3      	str	r3, [r4, #8]
 8008bea:	6823      	ldr	r3, [r4, #0]
 8008bec:	4433      	add	r3, r6
 8008bee:	6023      	str	r3, [r4, #0]
 8008bf0:	2000      	movs	r0, #0
 8008bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf6:	462a      	mov	r2, r5
 8008bf8:	f000 fac4 	bl	8009184 <_realloc_r>
 8008bfc:	4606      	mov	r6, r0
 8008bfe:	2800      	cmp	r0, #0
 8008c00:	d1e0      	bne.n	8008bc4 <__ssputs_r+0x5c>
 8008c02:	6921      	ldr	r1, [r4, #16]
 8008c04:	4650      	mov	r0, sl
 8008c06:	f7ff feb7 	bl	8008978 <_free_r>
 8008c0a:	230c      	movs	r3, #12
 8008c0c:	f8ca 3000 	str.w	r3, [sl]
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c16:	81a3      	strh	r3, [r4, #12]
 8008c18:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1c:	e7e9      	b.n	8008bf2 <__ssputs_r+0x8a>
	...

08008c20 <_svfiprintf_r>:
 8008c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c24:	4698      	mov	r8, r3
 8008c26:	898b      	ldrh	r3, [r1, #12]
 8008c28:	061b      	lsls	r3, r3, #24
 8008c2a:	b09d      	sub	sp, #116	@ 0x74
 8008c2c:	4607      	mov	r7, r0
 8008c2e:	460d      	mov	r5, r1
 8008c30:	4614      	mov	r4, r2
 8008c32:	d510      	bpl.n	8008c56 <_svfiprintf_r+0x36>
 8008c34:	690b      	ldr	r3, [r1, #16]
 8008c36:	b973      	cbnz	r3, 8008c56 <_svfiprintf_r+0x36>
 8008c38:	2140      	movs	r1, #64	@ 0x40
 8008c3a:	f7ff ff09 	bl	8008a50 <_malloc_r>
 8008c3e:	6028      	str	r0, [r5, #0]
 8008c40:	6128      	str	r0, [r5, #16]
 8008c42:	b930      	cbnz	r0, 8008c52 <_svfiprintf_r+0x32>
 8008c44:	230c      	movs	r3, #12
 8008c46:	603b      	str	r3, [r7, #0]
 8008c48:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4c:	b01d      	add	sp, #116	@ 0x74
 8008c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c52:	2340      	movs	r3, #64	@ 0x40
 8008c54:	616b      	str	r3, [r5, #20]
 8008c56:	2300      	movs	r3, #0
 8008c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c5a:	2320      	movs	r3, #32
 8008c5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c60:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c64:	2330      	movs	r3, #48	@ 0x30
 8008c66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008e04 <_svfiprintf_r+0x1e4>
 8008c6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c6e:	f04f 0901 	mov.w	r9, #1
 8008c72:	4623      	mov	r3, r4
 8008c74:	469a      	mov	sl, r3
 8008c76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c7a:	b10a      	cbz	r2, 8008c80 <_svfiprintf_r+0x60>
 8008c7c:	2a25      	cmp	r2, #37	@ 0x25
 8008c7e:	d1f9      	bne.n	8008c74 <_svfiprintf_r+0x54>
 8008c80:	ebba 0b04 	subs.w	fp, sl, r4
 8008c84:	d00b      	beq.n	8008c9e <_svfiprintf_r+0x7e>
 8008c86:	465b      	mov	r3, fp
 8008c88:	4622      	mov	r2, r4
 8008c8a:	4629      	mov	r1, r5
 8008c8c:	4638      	mov	r0, r7
 8008c8e:	f7ff ff6b 	bl	8008b68 <__ssputs_r>
 8008c92:	3001      	adds	r0, #1
 8008c94:	f000 80a7 	beq.w	8008de6 <_svfiprintf_r+0x1c6>
 8008c98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c9a:	445a      	add	r2, fp
 8008c9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	f000 809f 	beq.w	8008de6 <_svfiprintf_r+0x1c6>
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f04f 32ff 	mov.w	r2, #4294967295
 8008cae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cb2:	f10a 0a01 	add.w	sl, sl, #1
 8008cb6:	9304      	str	r3, [sp, #16]
 8008cb8:	9307      	str	r3, [sp, #28]
 8008cba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cbe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cc0:	4654      	mov	r4, sl
 8008cc2:	2205      	movs	r2, #5
 8008cc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc8:	484e      	ldr	r0, [pc, #312]	@ (8008e04 <_svfiprintf_r+0x1e4>)
 8008cca:	f7f7 fa89 	bl	80001e0 <memchr>
 8008cce:	9a04      	ldr	r2, [sp, #16]
 8008cd0:	b9d8      	cbnz	r0, 8008d0a <_svfiprintf_r+0xea>
 8008cd2:	06d0      	lsls	r0, r2, #27
 8008cd4:	bf44      	itt	mi
 8008cd6:	2320      	movmi	r3, #32
 8008cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cdc:	0711      	lsls	r1, r2, #28
 8008cde:	bf44      	itt	mi
 8008ce0:	232b      	movmi	r3, #43	@ 0x2b
 8008ce2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ce6:	f89a 3000 	ldrb.w	r3, [sl]
 8008cea:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cec:	d015      	beq.n	8008d1a <_svfiprintf_r+0xfa>
 8008cee:	9a07      	ldr	r2, [sp, #28]
 8008cf0:	4654      	mov	r4, sl
 8008cf2:	2000      	movs	r0, #0
 8008cf4:	f04f 0c0a 	mov.w	ip, #10
 8008cf8:	4621      	mov	r1, r4
 8008cfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cfe:	3b30      	subs	r3, #48	@ 0x30
 8008d00:	2b09      	cmp	r3, #9
 8008d02:	d94b      	bls.n	8008d9c <_svfiprintf_r+0x17c>
 8008d04:	b1b0      	cbz	r0, 8008d34 <_svfiprintf_r+0x114>
 8008d06:	9207      	str	r2, [sp, #28]
 8008d08:	e014      	b.n	8008d34 <_svfiprintf_r+0x114>
 8008d0a:	eba0 0308 	sub.w	r3, r0, r8
 8008d0e:	fa09 f303 	lsl.w	r3, r9, r3
 8008d12:	4313      	orrs	r3, r2
 8008d14:	9304      	str	r3, [sp, #16]
 8008d16:	46a2      	mov	sl, r4
 8008d18:	e7d2      	b.n	8008cc0 <_svfiprintf_r+0xa0>
 8008d1a:	9b03      	ldr	r3, [sp, #12]
 8008d1c:	1d19      	adds	r1, r3, #4
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	9103      	str	r1, [sp, #12]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	bfbb      	ittet	lt
 8008d26:	425b      	neglt	r3, r3
 8008d28:	f042 0202 	orrlt.w	r2, r2, #2
 8008d2c:	9307      	strge	r3, [sp, #28]
 8008d2e:	9307      	strlt	r3, [sp, #28]
 8008d30:	bfb8      	it	lt
 8008d32:	9204      	strlt	r2, [sp, #16]
 8008d34:	7823      	ldrb	r3, [r4, #0]
 8008d36:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d38:	d10a      	bne.n	8008d50 <_svfiprintf_r+0x130>
 8008d3a:	7863      	ldrb	r3, [r4, #1]
 8008d3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d3e:	d132      	bne.n	8008da6 <_svfiprintf_r+0x186>
 8008d40:	9b03      	ldr	r3, [sp, #12]
 8008d42:	1d1a      	adds	r2, r3, #4
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	9203      	str	r2, [sp, #12]
 8008d48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d4c:	3402      	adds	r4, #2
 8008d4e:	9305      	str	r3, [sp, #20]
 8008d50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008e14 <_svfiprintf_r+0x1f4>
 8008d54:	7821      	ldrb	r1, [r4, #0]
 8008d56:	2203      	movs	r2, #3
 8008d58:	4650      	mov	r0, sl
 8008d5a:	f7f7 fa41 	bl	80001e0 <memchr>
 8008d5e:	b138      	cbz	r0, 8008d70 <_svfiprintf_r+0x150>
 8008d60:	9b04      	ldr	r3, [sp, #16]
 8008d62:	eba0 000a 	sub.w	r0, r0, sl
 8008d66:	2240      	movs	r2, #64	@ 0x40
 8008d68:	4082      	lsls	r2, r0
 8008d6a:	4313      	orrs	r3, r2
 8008d6c:	3401      	adds	r4, #1
 8008d6e:	9304      	str	r3, [sp, #16]
 8008d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d74:	4824      	ldr	r0, [pc, #144]	@ (8008e08 <_svfiprintf_r+0x1e8>)
 8008d76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d7a:	2206      	movs	r2, #6
 8008d7c:	f7f7 fa30 	bl	80001e0 <memchr>
 8008d80:	2800      	cmp	r0, #0
 8008d82:	d036      	beq.n	8008df2 <_svfiprintf_r+0x1d2>
 8008d84:	4b21      	ldr	r3, [pc, #132]	@ (8008e0c <_svfiprintf_r+0x1ec>)
 8008d86:	bb1b      	cbnz	r3, 8008dd0 <_svfiprintf_r+0x1b0>
 8008d88:	9b03      	ldr	r3, [sp, #12]
 8008d8a:	3307      	adds	r3, #7
 8008d8c:	f023 0307 	bic.w	r3, r3, #7
 8008d90:	3308      	adds	r3, #8
 8008d92:	9303      	str	r3, [sp, #12]
 8008d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d96:	4433      	add	r3, r6
 8008d98:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d9a:	e76a      	b.n	8008c72 <_svfiprintf_r+0x52>
 8008d9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008da0:	460c      	mov	r4, r1
 8008da2:	2001      	movs	r0, #1
 8008da4:	e7a8      	b.n	8008cf8 <_svfiprintf_r+0xd8>
 8008da6:	2300      	movs	r3, #0
 8008da8:	3401      	adds	r4, #1
 8008daa:	9305      	str	r3, [sp, #20]
 8008dac:	4619      	mov	r1, r3
 8008dae:	f04f 0c0a 	mov.w	ip, #10
 8008db2:	4620      	mov	r0, r4
 8008db4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008db8:	3a30      	subs	r2, #48	@ 0x30
 8008dba:	2a09      	cmp	r2, #9
 8008dbc:	d903      	bls.n	8008dc6 <_svfiprintf_r+0x1a6>
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0c6      	beq.n	8008d50 <_svfiprintf_r+0x130>
 8008dc2:	9105      	str	r1, [sp, #20]
 8008dc4:	e7c4      	b.n	8008d50 <_svfiprintf_r+0x130>
 8008dc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dca:	4604      	mov	r4, r0
 8008dcc:	2301      	movs	r3, #1
 8008dce:	e7f0      	b.n	8008db2 <_svfiprintf_r+0x192>
 8008dd0:	ab03      	add	r3, sp, #12
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	462a      	mov	r2, r5
 8008dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8008e10 <_svfiprintf_r+0x1f0>)
 8008dd8:	a904      	add	r1, sp, #16
 8008dda:	4638      	mov	r0, r7
 8008ddc:	f3af 8000 	nop.w
 8008de0:	1c42      	adds	r2, r0, #1
 8008de2:	4606      	mov	r6, r0
 8008de4:	d1d6      	bne.n	8008d94 <_svfiprintf_r+0x174>
 8008de6:	89ab      	ldrh	r3, [r5, #12]
 8008de8:	065b      	lsls	r3, r3, #25
 8008dea:	f53f af2d 	bmi.w	8008c48 <_svfiprintf_r+0x28>
 8008dee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008df0:	e72c      	b.n	8008c4c <_svfiprintf_r+0x2c>
 8008df2:	ab03      	add	r3, sp, #12
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	462a      	mov	r2, r5
 8008df8:	4b05      	ldr	r3, [pc, #20]	@ (8008e10 <_svfiprintf_r+0x1f0>)
 8008dfa:	a904      	add	r1, sp, #16
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	f000 f879 	bl	8008ef4 <_printf_i>
 8008e02:	e7ed      	b.n	8008de0 <_svfiprintf_r+0x1c0>
 8008e04:	0800ae05 	.word	0x0800ae05
 8008e08:	0800ae0f 	.word	0x0800ae0f
 8008e0c:	00000000 	.word	0x00000000
 8008e10:	08008b69 	.word	0x08008b69
 8008e14:	0800ae0b 	.word	0x0800ae0b

08008e18 <_printf_common>:
 8008e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e1c:	4616      	mov	r6, r2
 8008e1e:	4698      	mov	r8, r3
 8008e20:	688a      	ldr	r2, [r1, #8]
 8008e22:	690b      	ldr	r3, [r1, #16]
 8008e24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	bfb8      	it	lt
 8008e2c:	4613      	movlt	r3, r2
 8008e2e:	6033      	str	r3, [r6, #0]
 8008e30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e34:	4607      	mov	r7, r0
 8008e36:	460c      	mov	r4, r1
 8008e38:	b10a      	cbz	r2, 8008e3e <_printf_common+0x26>
 8008e3a:	3301      	adds	r3, #1
 8008e3c:	6033      	str	r3, [r6, #0]
 8008e3e:	6823      	ldr	r3, [r4, #0]
 8008e40:	0699      	lsls	r1, r3, #26
 8008e42:	bf42      	ittt	mi
 8008e44:	6833      	ldrmi	r3, [r6, #0]
 8008e46:	3302      	addmi	r3, #2
 8008e48:	6033      	strmi	r3, [r6, #0]
 8008e4a:	6825      	ldr	r5, [r4, #0]
 8008e4c:	f015 0506 	ands.w	r5, r5, #6
 8008e50:	d106      	bne.n	8008e60 <_printf_common+0x48>
 8008e52:	f104 0a19 	add.w	sl, r4, #25
 8008e56:	68e3      	ldr	r3, [r4, #12]
 8008e58:	6832      	ldr	r2, [r6, #0]
 8008e5a:	1a9b      	subs	r3, r3, r2
 8008e5c:	42ab      	cmp	r3, r5
 8008e5e:	dc26      	bgt.n	8008eae <_printf_common+0x96>
 8008e60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e64:	6822      	ldr	r2, [r4, #0]
 8008e66:	3b00      	subs	r3, #0
 8008e68:	bf18      	it	ne
 8008e6a:	2301      	movne	r3, #1
 8008e6c:	0692      	lsls	r2, r2, #26
 8008e6e:	d42b      	bmi.n	8008ec8 <_printf_common+0xb0>
 8008e70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e74:	4641      	mov	r1, r8
 8008e76:	4638      	mov	r0, r7
 8008e78:	47c8      	blx	r9
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	d01e      	beq.n	8008ebc <_printf_common+0xa4>
 8008e7e:	6823      	ldr	r3, [r4, #0]
 8008e80:	6922      	ldr	r2, [r4, #16]
 8008e82:	f003 0306 	and.w	r3, r3, #6
 8008e86:	2b04      	cmp	r3, #4
 8008e88:	bf02      	ittt	eq
 8008e8a:	68e5      	ldreq	r5, [r4, #12]
 8008e8c:	6833      	ldreq	r3, [r6, #0]
 8008e8e:	1aed      	subeq	r5, r5, r3
 8008e90:	68a3      	ldr	r3, [r4, #8]
 8008e92:	bf0c      	ite	eq
 8008e94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e98:	2500      	movne	r5, #0
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	bfc4      	itt	gt
 8008e9e:	1a9b      	subgt	r3, r3, r2
 8008ea0:	18ed      	addgt	r5, r5, r3
 8008ea2:	2600      	movs	r6, #0
 8008ea4:	341a      	adds	r4, #26
 8008ea6:	42b5      	cmp	r5, r6
 8008ea8:	d11a      	bne.n	8008ee0 <_printf_common+0xc8>
 8008eaa:	2000      	movs	r0, #0
 8008eac:	e008      	b.n	8008ec0 <_printf_common+0xa8>
 8008eae:	2301      	movs	r3, #1
 8008eb0:	4652      	mov	r2, sl
 8008eb2:	4641      	mov	r1, r8
 8008eb4:	4638      	mov	r0, r7
 8008eb6:	47c8      	blx	r9
 8008eb8:	3001      	adds	r0, #1
 8008eba:	d103      	bne.n	8008ec4 <_printf_common+0xac>
 8008ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ec4:	3501      	adds	r5, #1
 8008ec6:	e7c6      	b.n	8008e56 <_printf_common+0x3e>
 8008ec8:	18e1      	adds	r1, r4, r3
 8008eca:	1c5a      	adds	r2, r3, #1
 8008ecc:	2030      	movs	r0, #48	@ 0x30
 8008ece:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008ed2:	4422      	add	r2, r4
 8008ed4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ed8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008edc:	3302      	adds	r3, #2
 8008ede:	e7c7      	b.n	8008e70 <_printf_common+0x58>
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	4641      	mov	r1, r8
 8008ee6:	4638      	mov	r0, r7
 8008ee8:	47c8      	blx	r9
 8008eea:	3001      	adds	r0, #1
 8008eec:	d0e6      	beq.n	8008ebc <_printf_common+0xa4>
 8008eee:	3601      	adds	r6, #1
 8008ef0:	e7d9      	b.n	8008ea6 <_printf_common+0x8e>
	...

08008ef4 <_printf_i>:
 8008ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef8:	7e0f      	ldrb	r7, [r1, #24]
 8008efa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008efc:	2f78      	cmp	r7, #120	@ 0x78
 8008efe:	4691      	mov	r9, r2
 8008f00:	4680      	mov	r8, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	469a      	mov	sl, r3
 8008f06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f0a:	d807      	bhi.n	8008f1c <_printf_i+0x28>
 8008f0c:	2f62      	cmp	r7, #98	@ 0x62
 8008f0e:	d80a      	bhi.n	8008f26 <_printf_i+0x32>
 8008f10:	2f00      	cmp	r7, #0
 8008f12:	f000 80d1 	beq.w	80090b8 <_printf_i+0x1c4>
 8008f16:	2f58      	cmp	r7, #88	@ 0x58
 8008f18:	f000 80b8 	beq.w	800908c <_printf_i+0x198>
 8008f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f24:	e03a      	b.n	8008f9c <_printf_i+0xa8>
 8008f26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f2a:	2b15      	cmp	r3, #21
 8008f2c:	d8f6      	bhi.n	8008f1c <_printf_i+0x28>
 8008f2e:	a101      	add	r1, pc, #4	@ (adr r1, 8008f34 <_printf_i+0x40>)
 8008f30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f34:	08008f8d 	.word	0x08008f8d
 8008f38:	08008fa1 	.word	0x08008fa1
 8008f3c:	08008f1d 	.word	0x08008f1d
 8008f40:	08008f1d 	.word	0x08008f1d
 8008f44:	08008f1d 	.word	0x08008f1d
 8008f48:	08008f1d 	.word	0x08008f1d
 8008f4c:	08008fa1 	.word	0x08008fa1
 8008f50:	08008f1d 	.word	0x08008f1d
 8008f54:	08008f1d 	.word	0x08008f1d
 8008f58:	08008f1d 	.word	0x08008f1d
 8008f5c:	08008f1d 	.word	0x08008f1d
 8008f60:	0800909f 	.word	0x0800909f
 8008f64:	08008fcb 	.word	0x08008fcb
 8008f68:	08009059 	.word	0x08009059
 8008f6c:	08008f1d 	.word	0x08008f1d
 8008f70:	08008f1d 	.word	0x08008f1d
 8008f74:	080090c1 	.word	0x080090c1
 8008f78:	08008f1d 	.word	0x08008f1d
 8008f7c:	08008fcb 	.word	0x08008fcb
 8008f80:	08008f1d 	.word	0x08008f1d
 8008f84:	08008f1d 	.word	0x08008f1d
 8008f88:	08009061 	.word	0x08009061
 8008f8c:	6833      	ldr	r3, [r6, #0]
 8008f8e:	1d1a      	adds	r2, r3, #4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6032      	str	r2, [r6, #0]
 8008f94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	e09c      	b.n	80090da <_printf_i+0x1e6>
 8008fa0:	6833      	ldr	r3, [r6, #0]
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	1d19      	adds	r1, r3, #4
 8008fa6:	6031      	str	r1, [r6, #0]
 8008fa8:	0606      	lsls	r6, r0, #24
 8008faa:	d501      	bpl.n	8008fb0 <_printf_i+0xbc>
 8008fac:	681d      	ldr	r5, [r3, #0]
 8008fae:	e003      	b.n	8008fb8 <_printf_i+0xc4>
 8008fb0:	0645      	lsls	r5, r0, #25
 8008fb2:	d5fb      	bpl.n	8008fac <_printf_i+0xb8>
 8008fb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008fb8:	2d00      	cmp	r5, #0
 8008fba:	da03      	bge.n	8008fc4 <_printf_i+0xd0>
 8008fbc:	232d      	movs	r3, #45	@ 0x2d
 8008fbe:	426d      	negs	r5, r5
 8008fc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fc4:	4858      	ldr	r0, [pc, #352]	@ (8009128 <_printf_i+0x234>)
 8008fc6:	230a      	movs	r3, #10
 8008fc8:	e011      	b.n	8008fee <_printf_i+0xfa>
 8008fca:	6821      	ldr	r1, [r4, #0]
 8008fcc:	6833      	ldr	r3, [r6, #0]
 8008fce:	0608      	lsls	r0, r1, #24
 8008fd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008fd4:	d402      	bmi.n	8008fdc <_printf_i+0xe8>
 8008fd6:	0649      	lsls	r1, r1, #25
 8008fd8:	bf48      	it	mi
 8008fda:	b2ad      	uxthmi	r5, r5
 8008fdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8008fde:	4852      	ldr	r0, [pc, #328]	@ (8009128 <_printf_i+0x234>)
 8008fe0:	6033      	str	r3, [r6, #0]
 8008fe2:	bf14      	ite	ne
 8008fe4:	230a      	movne	r3, #10
 8008fe6:	2308      	moveq	r3, #8
 8008fe8:	2100      	movs	r1, #0
 8008fea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008fee:	6866      	ldr	r6, [r4, #4]
 8008ff0:	60a6      	str	r6, [r4, #8]
 8008ff2:	2e00      	cmp	r6, #0
 8008ff4:	db05      	blt.n	8009002 <_printf_i+0x10e>
 8008ff6:	6821      	ldr	r1, [r4, #0]
 8008ff8:	432e      	orrs	r6, r5
 8008ffa:	f021 0104 	bic.w	r1, r1, #4
 8008ffe:	6021      	str	r1, [r4, #0]
 8009000:	d04b      	beq.n	800909a <_printf_i+0x1a6>
 8009002:	4616      	mov	r6, r2
 8009004:	fbb5 f1f3 	udiv	r1, r5, r3
 8009008:	fb03 5711 	mls	r7, r3, r1, r5
 800900c:	5dc7      	ldrb	r7, [r0, r7]
 800900e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009012:	462f      	mov	r7, r5
 8009014:	42bb      	cmp	r3, r7
 8009016:	460d      	mov	r5, r1
 8009018:	d9f4      	bls.n	8009004 <_printf_i+0x110>
 800901a:	2b08      	cmp	r3, #8
 800901c:	d10b      	bne.n	8009036 <_printf_i+0x142>
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	07df      	lsls	r7, r3, #31
 8009022:	d508      	bpl.n	8009036 <_printf_i+0x142>
 8009024:	6923      	ldr	r3, [r4, #16]
 8009026:	6861      	ldr	r1, [r4, #4]
 8009028:	4299      	cmp	r1, r3
 800902a:	bfde      	ittt	le
 800902c:	2330      	movle	r3, #48	@ 0x30
 800902e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009032:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009036:	1b92      	subs	r2, r2, r6
 8009038:	6122      	str	r2, [r4, #16]
 800903a:	f8cd a000 	str.w	sl, [sp]
 800903e:	464b      	mov	r3, r9
 8009040:	aa03      	add	r2, sp, #12
 8009042:	4621      	mov	r1, r4
 8009044:	4640      	mov	r0, r8
 8009046:	f7ff fee7 	bl	8008e18 <_printf_common>
 800904a:	3001      	adds	r0, #1
 800904c:	d14a      	bne.n	80090e4 <_printf_i+0x1f0>
 800904e:	f04f 30ff 	mov.w	r0, #4294967295
 8009052:	b004      	add	sp, #16
 8009054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	f043 0320 	orr.w	r3, r3, #32
 800905e:	6023      	str	r3, [r4, #0]
 8009060:	4832      	ldr	r0, [pc, #200]	@ (800912c <_printf_i+0x238>)
 8009062:	2778      	movs	r7, #120	@ 0x78
 8009064:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009068:	6823      	ldr	r3, [r4, #0]
 800906a:	6831      	ldr	r1, [r6, #0]
 800906c:	061f      	lsls	r7, r3, #24
 800906e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009072:	d402      	bmi.n	800907a <_printf_i+0x186>
 8009074:	065f      	lsls	r7, r3, #25
 8009076:	bf48      	it	mi
 8009078:	b2ad      	uxthmi	r5, r5
 800907a:	6031      	str	r1, [r6, #0]
 800907c:	07d9      	lsls	r1, r3, #31
 800907e:	bf44      	itt	mi
 8009080:	f043 0320 	orrmi.w	r3, r3, #32
 8009084:	6023      	strmi	r3, [r4, #0]
 8009086:	b11d      	cbz	r5, 8009090 <_printf_i+0x19c>
 8009088:	2310      	movs	r3, #16
 800908a:	e7ad      	b.n	8008fe8 <_printf_i+0xf4>
 800908c:	4826      	ldr	r0, [pc, #152]	@ (8009128 <_printf_i+0x234>)
 800908e:	e7e9      	b.n	8009064 <_printf_i+0x170>
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	f023 0320 	bic.w	r3, r3, #32
 8009096:	6023      	str	r3, [r4, #0]
 8009098:	e7f6      	b.n	8009088 <_printf_i+0x194>
 800909a:	4616      	mov	r6, r2
 800909c:	e7bd      	b.n	800901a <_printf_i+0x126>
 800909e:	6833      	ldr	r3, [r6, #0]
 80090a0:	6825      	ldr	r5, [r4, #0]
 80090a2:	6961      	ldr	r1, [r4, #20]
 80090a4:	1d18      	adds	r0, r3, #4
 80090a6:	6030      	str	r0, [r6, #0]
 80090a8:	062e      	lsls	r6, r5, #24
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	d501      	bpl.n	80090b2 <_printf_i+0x1be>
 80090ae:	6019      	str	r1, [r3, #0]
 80090b0:	e002      	b.n	80090b8 <_printf_i+0x1c4>
 80090b2:	0668      	lsls	r0, r5, #25
 80090b4:	d5fb      	bpl.n	80090ae <_printf_i+0x1ba>
 80090b6:	8019      	strh	r1, [r3, #0]
 80090b8:	2300      	movs	r3, #0
 80090ba:	6123      	str	r3, [r4, #16]
 80090bc:	4616      	mov	r6, r2
 80090be:	e7bc      	b.n	800903a <_printf_i+0x146>
 80090c0:	6833      	ldr	r3, [r6, #0]
 80090c2:	1d1a      	adds	r2, r3, #4
 80090c4:	6032      	str	r2, [r6, #0]
 80090c6:	681e      	ldr	r6, [r3, #0]
 80090c8:	6862      	ldr	r2, [r4, #4]
 80090ca:	2100      	movs	r1, #0
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7f7 f887 	bl	80001e0 <memchr>
 80090d2:	b108      	cbz	r0, 80090d8 <_printf_i+0x1e4>
 80090d4:	1b80      	subs	r0, r0, r6
 80090d6:	6060      	str	r0, [r4, #4]
 80090d8:	6863      	ldr	r3, [r4, #4]
 80090da:	6123      	str	r3, [r4, #16]
 80090dc:	2300      	movs	r3, #0
 80090de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090e2:	e7aa      	b.n	800903a <_printf_i+0x146>
 80090e4:	6923      	ldr	r3, [r4, #16]
 80090e6:	4632      	mov	r2, r6
 80090e8:	4649      	mov	r1, r9
 80090ea:	4640      	mov	r0, r8
 80090ec:	47d0      	blx	sl
 80090ee:	3001      	adds	r0, #1
 80090f0:	d0ad      	beq.n	800904e <_printf_i+0x15a>
 80090f2:	6823      	ldr	r3, [r4, #0]
 80090f4:	079b      	lsls	r3, r3, #30
 80090f6:	d413      	bmi.n	8009120 <_printf_i+0x22c>
 80090f8:	68e0      	ldr	r0, [r4, #12]
 80090fa:	9b03      	ldr	r3, [sp, #12]
 80090fc:	4298      	cmp	r0, r3
 80090fe:	bfb8      	it	lt
 8009100:	4618      	movlt	r0, r3
 8009102:	e7a6      	b.n	8009052 <_printf_i+0x15e>
 8009104:	2301      	movs	r3, #1
 8009106:	4632      	mov	r2, r6
 8009108:	4649      	mov	r1, r9
 800910a:	4640      	mov	r0, r8
 800910c:	47d0      	blx	sl
 800910e:	3001      	adds	r0, #1
 8009110:	d09d      	beq.n	800904e <_printf_i+0x15a>
 8009112:	3501      	adds	r5, #1
 8009114:	68e3      	ldr	r3, [r4, #12]
 8009116:	9903      	ldr	r1, [sp, #12]
 8009118:	1a5b      	subs	r3, r3, r1
 800911a:	42ab      	cmp	r3, r5
 800911c:	dcf2      	bgt.n	8009104 <_printf_i+0x210>
 800911e:	e7eb      	b.n	80090f8 <_printf_i+0x204>
 8009120:	2500      	movs	r5, #0
 8009122:	f104 0619 	add.w	r6, r4, #25
 8009126:	e7f5      	b.n	8009114 <_printf_i+0x220>
 8009128:	0800ae16 	.word	0x0800ae16
 800912c:	0800ae27 	.word	0x0800ae27

08009130 <memmove>:
 8009130:	4288      	cmp	r0, r1
 8009132:	b510      	push	{r4, lr}
 8009134:	eb01 0402 	add.w	r4, r1, r2
 8009138:	d902      	bls.n	8009140 <memmove+0x10>
 800913a:	4284      	cmp	r4, r0
 800913c:	4623      	mov	r3, r4
 800913e:	d807      	bhi.n	8009150 <memmove+0x20>
 8009140:	1e43      	subs	r3, r0, #1
 8009142:	42a1      	cmp	r1, r4
 8009144:	d008      	beq.n	8009158 <memmove+0x28>
 8009146:	f811 2b01 	ldrb.w	r2, [r1], #1
 800914a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800914e:	e7f8      	b.n	8009142 <memmove+0x12>
 8009150:	4402      	add	r2, r0
 8009152:	4601      	mov	r1, r0
 8009154:	428a      	cmp	r2, r1
 8009156:	d100      	bne.n	800915a <memmove+0x2a>
 8009158:	bd10      	pop	{r4, pc}
 800915a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800915e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009162:	e7f7      	b.n	8009154 <memmove+0x24>

08009164 <_sbrk_r>:
 8009164:	b538      	push	{r3, r4, r5, lr}
 8009166:	4d06      	ldr	r5, [pc, #24]	@ (8009180 <_sbrk_r+0x1c>)
 8009168:	2300      	movs	r3, #0
 800916a:	4604      	mov	r4, r0
 800916c:	4608      	mov	r0, r1
 800916e:	602b      	str	r3, [r5, #0]
 8009170:	f7fb fd8c 	bl	8004c8c <_sbrk>
 8009174:	1c43      	adds	r3, r0, #1
 8009176:	d102      	bne.n	800917e <_sbrk_r+0x1a>
 8009178:	682b      	ldr	r3, [r5, #0]
 800917a:	b103      	cbz	r3, 800917e <_sbrk_r+0x1a>
 800917c:	6023      	str	r3, [r4, #0]
 800917e:	bd38      	pop	{r3, r4, r5, pc}
 8009180:	20006a08 	.word	0x20006a08

08009184 <_realloc_r>:
 8009184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009188:	4607      	mov	r7, r0
 800918a:	4614      	mov	r4, r2
 800918c:	460d      	mov	r5, r1
 800918e:	b921      	cbnz	r1, 800919a <_realloc_r+0x16>
 8009190:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009194:	4611      	mov	r1, r2
 8009196:	f7ff bc5b 	b.w	8008a50 <_malloc_r>
 800919a:	b92a      	cbnz	r2, 80091a8 <_realloc_r+0x24>
 800919c:	f7ff fbec 	bl	8008978 <_free_r>
 80091a0:	4625      	mov	r5, r4
 80091a2:	4628      	mov	r0, r5
 80091a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091a8:	f000 f81a 	bl	80091e0 <_malloc_usable_size_r>
 80091ac:	4284      	cmp	r4, r0
 80091ae:	4606      	mov	r6, r0
 80091b0:	d802      	bhi.n	80091b8 <_realloc_r+0x34>
 80091b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80091b6:	d8f4      	bhi.n	80091a2 <_realloc_r+0x1e>
 80091b8:	4621      	mov	r1, r4
 80091ba:	4638      	mov	r0, r7
 80091bc:	f7ff fc48 	bl	8008a50 <_malloc_r>
 80091c0:	4680      	mov	r8, r0
 80091c2:	b908      	cbnz	r0, 80091c8 <_realloc_r+0x44>
 80091c4:	4645      	mov	r5, r8
 80091c6:	e7ec      	b.n	80091a2 <_realloc_r+0x1e>
 80091c8:	42b4      	cmp	r4, r6
 80091ca:	4622      	mov	r2, r4
 80091cc:	4629      	mov	r1, r5
 80091ce:	bf28      	it	cs
 80091d0:	4632      	movcs	r2, r6
 80091d2:	f7ff fbc3 	bl	800895c <memcpy>
 80091d6:	4629      	mov	r1, r5
 80091d8:	4638      	mov	r0, r7
 80091da:	f7ff fbcd 	bl	8008978 <_free_r>
 80091de:	e7f1      	b.n	80091c4 <_realloc_r+0x40>

080091e0 <_malloc_usable_size_r>:
 80091e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e4:	1f18      	subs	r0, r3, #4
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	bfbc      	itt	lt
 80091ea:	580b      	ldrlt	r3, [r1, r0]
 80091ec:	18c0      	addlt	r0, r0, r3
 80091ee:	4770      	bx	lr

080091f0 <_init>:
 80091f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f2:	bf00      	nop
 80091f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091f6:	bc08      	pop	{r3}
 80091f8:	469e      	mov	lr, r3
 80091fa:	4770      	bx	lr

080091fc <_fini>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	bf00      	nop
 8009200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009202:	bc08      	pop	{r3}
 8009204:	469e      	mov	lr, r3
 8009206:	4770      	bx	lr
