module timing (clock, j);

input clock;
output wire j;
reg i;

always @(posedge clock)
begin

if (i=!50000000)
i<=i+1;

else
begin
i=0;
j=1;
end

end
endmodule 