0.6
2019.1
May 24 2019
14:51:52
/home/IT.ACADEMY/student/plis/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/IT.ACADEMY/student/plis/smp_ckt.sv,1765376387,systemVerilog,,/home/IT.ACADEMY/student/plis/tb_smp_ckt.sv,,smp_ckt,,,,,,,,
/home/IT.ACADEMY/student/plis/tb_smp_ckt.sv,1765375922,systemVerilog,,,,tb_smp_ckt,,,,,,,,
