// Seed: 2124484798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output supply0 id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  assign id_5 = id_3;
  wire id_7;
  wire id_8;
  assign id_4 = 1;
  final $clog2(27);
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wor id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
