<?xml version="1.0" encoding="UTF-8"?>
<rpt>
	<heads>
		<h><![CDATA[HqFpga(TM) Release V2.14.4 (Winter 2023) Build 021824]]></h>
		<h><![CDATA[[资源位置分配报告]]]></h>
	</heads>
	<subheads>
		<sh name="日期">Tue Mar 19 23:39:15 2024</sh>
		<sh name="器件">SA5Z-30-D1-8U213C</sh>
	</subheads>
	<sec title="IO端口位置" >
		<tbl>
			<cols>
				<c>端口名</c>
				<c>方向</c>
				<c>位置</c>
				<c>IO标准</c>
				<c>Bank</c>
				<c>VCCIO</c>
				<c>DRIVE</c>
				<c>SLEWRATE</c>
				<c>PULLMODE</c>
			</cols>

			<r>
				<v>clk_27M</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_25M</v> <v>INPUT</v> <v>H13</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>clk_p3</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_p4</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>clk_p5</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>flash_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SWCLK</v> <v>INPUT</v> <v>H1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[2]</v> <v>INPUT</v> <v>F5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[1]</v> <v>INPUT</v> <v>E5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>key_pin[0]</v> <v>INPUT</v> <v>D5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>DOWN</v>
			</r>
			<r>
				<v>uart_DAP_rx</v> <v>INPUT</v> <v>C5</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v></v> <v></v> <v>UP</v>
			</r>
			<r>
				<v>uart_ch340_rx</v> <v>INPUT</v> <v>C15</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v></v> <v></v> <v>UP</v>
			</r>
			<r>
				<v>sd_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_rstn</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_intn</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>w5500_miso</v> <v>INPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>led_core</v> <v>OUTPUT</v> <v>B6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>pll_i2c_scl</v> <v>OUTPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[18]</v> <v>OUTPUT</v> <v>R5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[17]</v> <v>OUTPUT</v> <v>P15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[16]</v> <v>OUTPUT</v> <v>R15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[15]</v> <v>OUTPUT</v> <v>P14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[14]</v> <v>OUTPUT</v> <v>P4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[13]</v> <v>OUTPUT</v> <v>R4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[12]</v> <v>OUTPUT</v> <v>P3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[11]</v> <v>OUTPUT</v> <v>R3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[10]</v> <v>OUTPUT</v> <v>R2</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[9]</v> <v>OUTPUT</v> <v>M3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[8]</v> <v>OUTPUT</v> <v>N3</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[7]</v> <v>OUTPUT</v> <v>L5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[6]</v> <v>OUTPUT</v> <v>M4</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[5]</v> <v>OUTPUT</v> <v>N5</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[4]</v> <v>OUTPUT</v> <v>M12</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[3]</v> <v>OUTPUT</v> <v>N14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[2]</v> <v>OUTPUT</v> <v>N15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[1]</v> <v>OUTPUT</v> <v>M13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_ADDR[0]</v> <v>OUTPUT</v> <v>L11</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nWE</v> <v>OUTPUT</v> <v>L6</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nOE</v> <v>OUTPUT</v> <v>R14</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nCE</v> <v>OUTPUT</v> <v>N12</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nLB</v> <v>OUTPUT</v> <v>R13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>SRAM_nUB</v> <v>OUTPUT</v> <v>P13</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_sclk</v> <v>OUTPUT</v> <v>A1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_cs</v> <v>OUTPUT</v> <v>A8</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>flash_mosi</v> <v>OUTPUT</v> <v>G2</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[3]</v> <v>OUTPUT</v> <v>E14</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[2]</v> <v>OUTPUT</v> <v>F14</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[1]</v> <v>OUTPUT</v> <v>G15</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>led_pin[0]</v> <v>OUTPUT</v> <v>D15</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>beep_pin</v> <v>OUTPUT</v> <v>E13</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>uart_DAP_tx</v> <v>OUTPUT</v> <v>C12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>UP</v>
			</r>
			<r>
				<v>uart_ch340_tx</v> <v>OUTPUT</v> <v>E12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>UP</v>
			</r>
			<r>
				<v>sd_sclk</v> <v>OUTPUT</v> <v>E11</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>sd_cs</v> <v>OUTPUT</v> <v>D11</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>sd_mosi</v> <v>OUTPUT</v> <v>D12</v> <v>LVCMOS33</v> <v>2</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_sclk</v> <v>OUTPUT</v> <v>L15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_cs</v> <v>OUTPUT</v> <v>K9</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>w5500_mosi</v> <v>OUTPUT</v> <v>M15</v> <v>LVCMOS33</v> <v>3</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_SH_CP</v> <v>OUTPUT</v> <v>E4</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_ST_CP</v> <v>OUTPUT</v> <v>G6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>seg7_DS</v> <v>OUTPUT</v> <v>H2</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>i2c_scl</v> <v>OUTPUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>osc_c6_pin</v> <v>OUTPUT</v> <v>C6</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v></v>
			</r>
			<r>
				<v>pll_i2c_sda</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[15]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[14]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[13]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[12]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[11]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[10]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[9]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[8]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[7]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[6]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[5]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[4]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[3]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[2]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[1]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SRAM_DQ[0]</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
			<r>
				<v>SWDIO</v> <v>INOUT</v> <v>C1</v> <v>LVCMOS33</v> <v>1</v> <v>3.3</v> <v>8</v> <v>SLOW</v> <v>DOWN</v>
			</r>
			<r>
				<v>i2c_sda</v> <v>INOUT</v> <v>-NOT USED-</v> <v>-NOT USED-</v> <v></v> <v></v> <v></v> <v></v> <v></v>
			</r>
		</tbl>
	</sec>
	<sec title="单元位置" >
		<tbl>
			<cols>
				<c>元件</c>
				<c>元件类型</c>
				<c>位置</c>
			</cols>

			<r>
				<v>uart_ch340_rx_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T89C</v>
			</r>
			<r>
				<v>led_pin[3]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92D</v>
			</r>
			<r>
				<v>led_pin[2]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92A</v>
			</r>
			<r>
				<v>led_pin[1]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T92B</v>
			</r>
			<r>
				<v>led_pin[0]_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T95D</v>
			</r>
			<r>
				<v>uart_ch340_tx_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T70A</v>
			</r>
			<r>
				<v>seg7_SH_CP_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T37C</v>
			</r>
			<r>
				<v>seg7_ST_CP_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T40B</v>
			</r>
			<r>
				<v>seg7_DS_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T16A</v>
			</r>
			<r>
				<v>osc_c6_pin_MGIOL</v> <v>IOLOGIC</v> <v>IOL_T43C</v>
			</r>
			<r>
				<v>PLL_25to200_1/PLLInst_0</v> <v>PLL_25K</v> <v>LPLL1</v>
			</r>
			<r>
				<v>inst</v> <v>CM3</v> <v>CM3</v>
			</r>
			<r>
				<v>led_wf1/n_35[1]</v> <v>SLICEL</v> <v>R14C79M</v>
			</r>
			<r>
				<v>led_wf1/n_35[5]</v> <v>SLICEL</v> <v>R14C80M</v>
			</r>
			<r>
				<v>led_wf1/n_35[9]</v> <v>SLICEL</v> <v>R14C81M</v>
			</r>
			<r>
				<v>led_wf1/n_35[13]</v> <v>SLICEL</v> <v>R14C82M</v>
			</r>
			<r>
				<v>led_wf1/n_35[17]</v> <v>SLICEL</v> <v>R14C83M</v>
			</r>
			<r>
				<v>led_wf1/n_35[21]</v> <v>SLICEL</v> <v>R14C84M</v>
			</r>
			<r>
				<v>ahb_uart1/n_829[1]</v> <v>SLICEL</v> <v>R22C29L</v>
			</r>
			<r>
				<v>ahb_uart1/n_829[5]</v> <v>SLICEL</v> <v>R22C30L</v>
			</r>
			<r>
				<v>ahb_uart1/n_829[9]</v> <v>SLICEL</v> <v>R22C31L</v>
			</r>
			<r>
				<v>ahb_uart1/n_829[13]</v> <v>SLICEL</v> <v>R22C32L</v>
			</r>
			<r>
				<v>ahb_uart1/n_836[1]</v> <v>SLICEL</v> <v>R21C28L</v>
			</r>
			<r>
				<v>ahb_uart1/n_836[5]</v> <v>SLICEL</v> <v>R21C29L</v>
			</r>
			<r>
				<v>ahb_uart1/n_836[9]</v> <v>SLICEL</v> <v>R21C30L</v>
			</r>
			<r>
				<v>ahb_uart1/n_836[13]</v> <v>SLICEL</v> <v>R21C31L</v>
			</r>
			<r>
				<v>seg_inst/n_1020[1]</v> <v>SLICEL</v> <v>R19C26M</v>
			</r>
			<r>
				<v>seg_inst/n_1020[5]</v> <v>SLICEL</v> <v>R19C27M</v>
			</r>
			<r>
				<v>seg_inst/n_1026[1]</v> <v>SLICEL</v> <v>R7C20M</v>
			</r>
			<r>
				<v>seg_inst/n_1026[5]</v> <v>SLICEL</v> <v>R7C21M</v>
			</r>
			<r>
				<v>TARGEXP1HRDATA[4]</v> <v>SLICEL</v> <v>R25C14L</v>
			</r>
			<r>
				<v>net_extracted_nHQX9</v> <v>SLICEL</v> <v>R20C17M</v>
			</r>
			<r>
				<v>_n_2244</v> <v>SLICEL</v> <v>R22C26L</v>
			</r>
			<r>
				<v>ahb_uart1/n_101</v> <v>SLICEL</v> <v>R22C27L</v>
			</r>
			<r>
				<v>_n_2255</v> <v>SLICEL</v> <v>R22C26M</v>
			</r>
			<r>
				<v>ahb_uart1/n_122</v> <v>SLICEL</v> <v>R22C27M</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[8]</v> <v>SLICEL</v> <v>R18C46L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[9]</v> <v>SLICEL</v> <v>R19C47L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[10]</v> <v>SLICEL</v> <v>R19C46L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[11]</v> <v>SLICEL</v> <v>R18C47L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[12]</v> <v>SLICEL</v> <v>R14C47M</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[13]</v> <v>SLICEL</v> <v>R14C47L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[14]</v> <v>SLICEL</v> <v>R14C45L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[15]</v> <v>SLICEL</v> <v>R14C45M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[0]</v> <v>SLICEL</v> <v>R18C36L</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[1]</v> <v>SLICEL</v> <v>R19C38M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[2]</v> <v>SLICEL</v> <v>R18C36M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[3]</v> <v>SLICEL</v> <v>R20C38M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[4]</v> <v>SLICEL</v> <v>R15C36L</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[5]</v> <v>SLICEL</v> <v>R15C37M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[6]</v> <v>SLICEL</v> <v>R21C37M</v>
			</r>
			<r>
				<v>ahb_uart1/n_275[7]</v> <v>SLICEL</v> <v>R21C37L</v>
			</r>
			<r>
				<v>seg_inst/seg_2_dec[0]</v> <v>SLICEL</v> <v>R24C20M</v>
			</r>
			<r>
				<v>seg_inst/seg_2_dec[1]</v> <v>SLICEL</v> <v>R24C19M</v>
			</r>
			<r>
				<v>seg_inst/seg_2_dec[2]</v> <v>SLICEL</v> <v>R23C18M</v>
			</r>
			<r>
				<v>seg_inst/seg_2_dec[3]</v> <v>SLICEL</v> <v>R23C19M</v>
			</r>
			<r>
				<v>seg_inst/seg_2_dec[4]</v> <v>SLICEL</v> <v>R24C19L</v>
			</r>
			<r>
				<v>seg_inst/size_reg[1]</v> <v>SLICEL</v> <v>R25C15M</v>
			</r>
			<r>
				<v>seg_inst/n_927</v> <v>SLICEL</v> <v>R27C14L</v>
			</r>
			<r>
				<v>seg7_DS_c</v> <v>SLICEL</v> <v>R21C21L</v>
			</r>
			<r>
				<v>seg_inst/seg_data_shifer_reg[7]</v> <v>SLICEL</v> <v>R21C22M</v>
			</r>
			<r>
				<v>seg_inst/seg_data_shifer_reg[4]</v> <v>SLICEL</v> <v>R21C22L</v>
			</r>
			<r>
				<v>seg_inst/n_1038</v> <v>SLICEL</v> <v>R21C21M</v>
			</r>
			<r>
				<v>seg_inst/n_963</v> <v>SLICEL</v> <v>R25C16M</v>
			</r>
			<r>
				<v>ahb_uart1/n_696</v> <v>SLICEL</v> <v>R18C47M</v>
			</r>
			<r>
				<v>ahb_uart1/n_454</v> <v>SLICEL</v> <v>R19C36M</v>
			</r>
			<r>
				<v>ahb_uart1/n_421</v> <v>SLICEL</v> <v>R20C37M</v>
			</r>
			<r>
				<v>ahb_uart1/n_410</v> <v>SLICEL</v> <v>R19C37L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[0][5]</v> <v>SLICEL</v> <v>R19C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[0][3]</v> <v>SLICEL</v> <v>R19C35M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_recving</v> <v>SLICEL</v> <v>R13C50L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[0]</v> <v>SLICEL</v> <v>R20C21M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_shift_reg[7]</v> <v>SLICEL</v> <v>R15C50M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[0][6]</v> <v>SLICEL</v> <v>R15C47L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[0][4]</v> <v>SLICEL</v> <v>R15C47M</v>
			</r>
			<r>
				<v>net_extracted_nHQX13</v> <v>SLICEL</v> <v>R13C49M</v>
			</r>
			<r>
				<v>ahb_uart1/n_224</v> <v>SLICEL</v> <v>R13C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_wr_ptr[4]</v> <v>SLICEL</v> <v>R19C45M</v>
			</r>
			<r>
				<v>ahb_uart1/n_117</v> <v>SLICEL</v> <v>R18C40M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_rd_ptr[3]</v> <v>SLICEL</v> <v>R20C38L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_rd_ptr[1]</v> <v>SLICEL</v> <v>R18C45M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_rd_ptr[0]</v> <v>SLICEL</v> <v>R18C45L</v>
			</r>
			<r>
				<v>ahb_uart1/n_714</v> <v>SLICEL</v> <v>R20C27L</v>
			</r>
			<r>
				<v>ahb_uart1/n_713</v> <v>SLICEL</v> <v>R20C21L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_wr_ptr[2]</v> <v>SLICEL</v> <v>R20C37L</v>
			</r>
			<r>
				<v>ahb_uart1/n_81</v> <v>SLICEL</v> <v>R20C36M</v>
			</r>
			<r>
				<v>led_wf1/cnt[7]</v> <v>SLICEL</v> <v>R14C79L</v>
			</r>
			<r>
				<v>led_wf1/cnt[15]</v> <v>SLICEL</v> <v>R14C81L</v>
			</r>
			<r>
				<v>led_wf1/cnt[16]</v> <v>SLICEL</v> <v>R14C82L</v>
			</r>
			<r>
				<v>led_wf1/_i_2/_i_0_rkd_14</v> <v>SLICEL</v> <v>R14C80L</v>
			</r>
			<r>
				<v>TARGEXP1HRDATA[7]</v> <v>SLICEL</v> <v>R24C14M</v>
			</r>
			<r>
				<v>_n_2169</v> <v>SLICEL</v> <v>R20C36L</v>
			</r>
			<r>
				<v>_n_2174</v> <v>SLICEL</v> <v>R19C45L</v>
			</r>
			<r>
				<v>seg_inst/clk_1M_cnt[7]</v> <v>SLICEL</v> <v>R20C27M</v>
			</r>
			<r>
				<v>seg_inst/clk_DRV</v> <v>SLICEL</v> <v>R19C26L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_DIV_cnt[1]</v> <v>SLICEL</v> <v>R21C31M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_DIV_cnt[13]</v> <v>SLICEL</v> <v>R21C29M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_DIV_cnt[15]</v> <v>SLICEL</v> <v>R21C30M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_DIV_cnt[2]</v> <v>SLICEL</v> <v>R22C29M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_DIV_cnt[12]</v> <v>SLICEL</v> <v>R22C30M</v>
			</r>
			<r>
				<v>ahb_uart1/n_644</v> <v>SLICEL</v> <v>R19C47M</v>
			</r>
			<r>
				<v>ahb_uart1/n_618</v> <v>SLICEL</v> <v>R15C45M</v>
			</r>
			<r>
				<v>ahb_uart1/n_501</v> <v>SLICEL</v> <v>R15C45L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_shiftIN_cnt[3]</v> <v>SLICEL</v> <v>R13C50M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_shiftIN_cnt[2]</v> <v>SLICEL</v> <v>R12C49M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_shift_reg[4]</v> <v>SLICEL</v> <v>R18C38L</v>
			</r>
			<r>
				<v>ahb_uart1/n_737</v> <v>SLICEL</v> <v>R18C39L</v>
			</r>
			<r>
				<v>seg_inst/HC595_CLK_CNT[4]</v> <v>SLICEL</v> <v>R7C20L</v>
			</r>
			<r>
				<v>seg_inst/seg_data_shifer_reg[11]</v> <v>SLICEL</v> <v>R22C21M</v>
			</r>
			<r>
				<v>net_extracted_nHQX15</v> <v>SLICEL</v> <v>R19C37M</v>
			</r>
			<r>
				<v>ahb_uart1/n_736</v> <v>SLICEL</v> <v>R18C40L</v>
			</r>
			<r>
				<v>net_extracted_nHQX17</v> <v>SLICEL</v> <v>R20C35L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_shift_reg[8]</v> <v>SLICEL</v> <v>R18C38M</v>
			</r>
			<r>
				<v>seg_inst/seg_data_shifer_reg[15]</v> <v>SLICEL</v> <v>R22C21L</v>
			</r>
			<r>
				<v>ahb_uart1/n_58</v> <v>SLICEL</v> <v>R6C19M</v>
			</r>
			<r>
				<v>led_wf1/n_3</v> <v>SLICEL</v> <v>R14C83L</v>
			</r>
			<r>
				<v>seg_inst/clk_1M_cnt[0]</v> <v>SLICEL</v> <v>R19C27L</v>
			</r>
			<r>
				<v>seg_inst/HC595_CLK_CNT[0]</v> <v>SLICEL</v> <v>R7C21L</v>
			</r>
			<r>
				<v>led_pin[1]_c</v> <v>SLICEL</v> <v>R3C92L</v>
			</r>
			<r>
				<v>led_pin[3]_c</v> <v>SLICEL</v> <v>R3C92M</v>
			</r>
			<r>
				<v>ahb_uart1/addr[5]</v> <v>SLICEL</v> <v>R20C15L</v>
			</r>
			<r>
				<v>ahb_uart1/addr[6]</v> <v>SLICEL</v> <v>R21C17L</v>
			</r>
			<r>
				<v>ahb_uart1/addr[8]</v> <v>SLICEL</v> <v>R20C15M</v>
			</r>
			<r>
				<v>ahb_uart1/addr[10]</v> <v>SLICEL</v> <v>R20C16L</v>
			</r>
			<r>
				<v>ahb_uart1/addr[12]</v> <v>SLICEL</v> <v>R20C19M</v>
			</r>
			<r>
				<v>ahb_uart1/addr[14]</v> <v>SLICEL</v> <v>R20C17L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[21]</v> <v>SLICEL</v> <v>R22C15M</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[28]</v> <v>SLICEL</v> <v>R22C14L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[29]</v> <v>SLICEL</v> <v>R22C16L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[30]</v> <v>SLICEL</v> <v>R22C15L</v>
			</r>
			<r>
				<v>TARGEXP0HRDATA[31]</v> <v>SLICEL</v> <v>R22C14M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[2][3]</v> <v>SLICEL</v> <v>R19C39L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[2][4]</v> <v>SLICEL</v> <v>R18C35L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[2][7]</v> <v>SLICEL</v> <v>R21C39M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[3][2]</v> <v>SLICEL</v> <v>R20C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[3][3]</v> <v>SLICEL</v> <v>R22C38L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[3][5]</v> <v>SLICEL</v> <v>R15C38M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[3][7]</v> <v>SLICEL</v> <v>R21C38M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[4][2]</v> <v>SLICEL</v> <v>R14C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[4][3]</v> <v>SLICEL</v> <v>R19C34L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[4][5]</v> <v>SLICEL</v> <v>R13C36M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[4][7]</v> <v>SLICEL</v> <v>R23C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[5][2]</v> <v>SLICEL</v> <v>R18C37M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[5][3]</v> <v>SLICEL</v> <v>R18C39M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[5][5]</v> <v>SLICEL</v> <v>R15C37L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[5][7]</v> <v>SLICEL</v> <v>R19C40M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[6][2]</v> <v>SLICEL</v> <v>R18C34M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[6][3]</v> <v>SLICEL</v> <v>R22C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[6][5]</v> <v>SLICEL</v> <v>R15C36M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[6][7]</v> <v>SLICEL</v> <v>R23C36M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[7][2]</v> <v>SLICEL</v> <v>R18C34L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[7][3]</v> <v>SLICEL</v> <v>R20C34M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[7][5]</v> <v>SLICEL</v> <v>R15C35L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[7][7]</v> <v>SLICEL</v> <v>R22C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[8][2]</v> <v>SLICEL</v> <v>R21C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[8][3]</v> <v>SLICEL</v> <v>R21C38L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[8][5]</v> <v>SLICEL</v> <v>R14C37M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[8][7]</v> <v>SLICEL</v> <v>R23C37M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[9][2]</v> <v>SLICEL</v> <v>R20C34L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[9][3]</v> <v>SLICEL</v> <v>R22C38M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[9][5]</v> <v>SLICEL</v> <v>R15C38L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[9][7]</v> <v>SLICEL</v> <v>R22C37L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[10][2]</v> <v>SLICEL</v> <v>R18C37L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[10][3]</v> <v>SLICEL</v> <v>R15C39L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[10][5]</v> <v>SLICEL</v> <v>R13C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[10][7]</v> <v>SLICEL</v> <v>R19C40L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[11][4]</v> <v>SLICEL</v> <v>R15C39M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[11][5]</v> <v>SLICEL</v> <v>R14C37L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[11][7]</v> <v>SLICEL</v> <v>R20C39M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[12][2]</v> <v>SLICEL</v> <v>R21C36L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[12][3]</v> <v>SLICEL</v> <v>R23C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[12][5]</v> <v>SLICEL</v> <v>R18C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[12][7]</v> <v>SLICEL</v> <v>R21C36M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[13][2]</v> <v>SLICEL</v> <v>R14C36M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[13][3]</v> <v>SLICEL</v> <v>R19C39M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[13][5]</v> <v>SLICEL</v> <v>R15C35M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[13][7]</v> <v>SLICEL</v> <v>R19C38L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[14][3]</v> <v>SLICEL</v> <v>R23C38L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[14][5]</v> <v>SLICEL</v> <v>R19C35L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[14][7]</v> <v>SLICEL</v> <v>R22C37M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[15][4]</v> <v>SLICEL</v> <v>R21C35L</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[15][5]</v> <v>SLICEL</v> <v>R19C34M</v>
			</r>
			<r>
				<v>ahb_uart1/TX_fifo_buff[15][7]</v> <v>SLICEL</v> <v>R22C36M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[2][2]</v> <v>SLICEL</v> <v>R15C46L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[2][3]</v> <v>SLICEL</v> <v>R20C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[2][5]</v> <v>SLICEL</v> <v>R13C48M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[3][2]</v> <v>SLICEL</v> <v>R19C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[3][3]</v> <v>SLICEL</v> <v>R18C49M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[3][5]</v> <v>SLICEL</v> <v>R14C49L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[3][7]</v> <v>SLICEL</v> <v>R13C45M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[4][2]</v> <v>SLICEL</v> <v>R20C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[4][3]</v> <v>SLICEL</v> <v>R21C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[4][5]</v> <v>SLICEL</v> <v>R11C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[4][7]</v> <v>SLICEL</v> <v>R10C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[5][2]</v> <v>SLICEL</v> <v>R20C46L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[5][3]</v> <v>SLICEL</v> <v>R19C49L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[5][5]</v> <v>SLICEL</v> <v>R15C49M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[5][7]</v> <v>SLICEL</v> <v>R15C44M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[6][3]</v> <v>SLICEL</v> <v>R15C49L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[6][4]</v> <v>SLICEL</v> <v>R14C46L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[6][6]</v> <v>SLICEL</v> <v>R14C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[7][2]</v> <v>SLICEL</v> <v>R15C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[7][3]</v> <v>SLICEL</v> <v>R13C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[7][5]</v> <v>SLICEL</v> <v>R11C47L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[7][7]</v> <v>SLICEL</v> <v>R11C45M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[8][2]</v> <v>SLICEL</v> <v>R20C45L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[8][3]</v> <v>SLICEL</v> <v>R20C47L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[8][5]</v> <v>SLICEL</v> <v>R13C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[8][7]</v> <v>SLICEL</v> <v>R12C45M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[9][2]</v> <v>SLICEL</v> <v>R20C45M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[9][3]</v> <v>SLICEL</v> <v>R19C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[9][5]</v> <v>SLICEL</v> <v>R13C49L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[9][7]</v> <v>SLICEL</v> <v>R11C45L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[10][2]</v> <v>SLICEL</v> <v>R20C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[10][3]</v> <v>SLICEL</v> <v>R12C47L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[10][5]</v> <v>SLICEL</v> <v>R12C46L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[10][7]</v> <v>SLICEL</v> <v>R14C44L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[11][2]</v> <v>SLICEL</v> <v>R19C48M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[11][3]</v> <v>SLICEL</v> <v>R19C49M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[11][5]</v> <v>SLICEL</v> <v>R14C49M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[11][7]</v> <v>SLICEL</v> <v>R13C45L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[12][2]</v> <v>SLICEL</v> <v>R18C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[12][3]</v> <v>SLICEL</v> <v>R18C49L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[12][5]</v> <v>SLICEL</v> <v>R14C48M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[12][7]</v> <v>SLICEL</v> <v>R14C44M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[13][4]</v> <v>SLICEL</v> <v>R14C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[13][5]</v> <v>SLICEL</v> <v>R15C48L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[13][7]</v> <v>SLICEL</v> <v>R12C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[14][4]</v> <v>SLICEL</v> <v>R15C48M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[14][5]</v> <v>SLICEL</v> <v>R13C47L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[14][7]</v> <v>SLICEL</v> <v>R13C46L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[15][2]</v> <v>SLICEL</v> <v>R18C46M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[15][3]</v> <v>SLICEL</v> <v>R18C48M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[15][5]</v> <v>SLICEL</v> <v>R12C47M</v>
			</r>
			<r>
				<v>ahb_uart1/RX_fifo_buff[15][7]</v> <v>SLICEL</v> <v>R12C45L</v>
			</r>
			<r>
				<v>ahb_uart1/RX_samp_regs[4]</v> <v>SLICEL</v> <v>R12C48M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_0[1]</v> <v>SLICEL</v> <v>R25C18M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_0[3]</v> <v>SLICEL</v> <v>R25C17L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_1[2]</v> <v>SLICEL</v> <v>R24C18M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_1[3]</v> <v>SLICEL</v> <v>R25C19L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_2[2]</v> <v>SLICEL</v> <v>R24C16M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_2[3]</v> <v>SLICEL</v> <v>R24C17L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_3[2]</v> <v>SLICEL</v> <v>R24C20L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_3[3]</v> <v>SLICEL</v> <v>R23C19L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_4[2]</v> <v>SLICEL</v> <v>R25C18L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_4[3]</v> <v>SLICEL</v> <v>R25C17M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_5[2]</v> <v>SLICEL</v> <v>R24C18L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_5[3]</v> <v>SLICEL</v> <v>R25C19M</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_6[2]</v> <v>SLICEL</v> <v>R24C16L</v>
			</r>
			<r>
				<v>seg_inst/segx_reg_6[3]</v> <v>SLICEL</v> <v>R24C17M</v>
			</r>
			<r>
				<v>seg_inst/addr_reg[6]</v> <v>SLICEL</v> <v>R26C15L</v>
			</r>
			<r>
				<v>seg_inst/addr_reg[8]</v> <v>SLICEL</v> <v>R26C15M</v>
			</r>
			<r>
				<v>seg_inst/addr_reg[10]</v> <v>SLICEL</v> <v>R25C14M</v>
			</r>
			<r>
				<v>seg_inst/addr_reg[12]</v> <v>SLICEL</v> <v>R24C14L</v>
			</r>
			<r>
				<v>seg_inst/addr_reg[14]</v> <v>SLICEL</v> <v>R25C15L</v>
			</r>
		</tbl>
	</sec>
</rpt>
