Design Name: pl_riscv_cpu
Run Directory: /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52
----------------------------------------

Magic DRC Summary:
Source: /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/logs/signoff/41-pl_riscv_cpu.lef.lvs.log
Number of nets: 22876                      |Number of nets: 22876                      
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/logs/signoff/44-arc.log
Pin violations: 145
Net violations: 107
