

================================================================
== Vitis HLS Report for 'cipher_Pipeline_VITIS_LOOP_136_1'
================================================================
* Date:           Thu Nov  6 13:35:39 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        tmp_hls_smoke_debug
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      173|      173|  1.730 us|  1.730 us|  173|  173|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |      171|      171|        19|         19|          1|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 19, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%round = alloca i32 1"   --->   Operation 22 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %round"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11AddRoundKeyiPA4_A4_hPKh.exit"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%round_1 = load i4 %round" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 25 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 15"   --->   Operation 26 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 11"   --->   Operation 27 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 7"   --->   Operation 28 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 29 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i8 %state, i64 0, i64 14"   --->   Operation 30 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i8 %state, i64 0, i64 10"   --->   Operation 31 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 6"   --->   Operation 32 'getelementptr' 'state_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 33 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 13"   --->   Operation 34 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i8 %state, i64 0, i64 9"   --->   Operation 35 'getelementptr' 'state_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i8 %state, i64 0, i64 5"   --->   Operation 36 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_11 = getelementptr i8 %state, i64 0, i64 1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 37 'getelementptr' 'state_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr_12 = getelementptr i8 %state, i64 0, i64 12"   --->   Operation 38 'getelementptr' 'state_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_13 = getelementptr i8 %state, i64 0, i64 8"   --->   Operation 39 'getelementptr' 'state_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%state_addr_14 = getelementptr i8 %state, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'state_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%state_addr_15 = getelementptr i8 %state, i64 0, i64 0" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 41 'getelementptr' 'state_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln136 = icmp_eq  i4 %round_1, i4 10" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 43 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %.split18, void %.preheader.preheader.preheader.exitStub" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 45 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.66ns)   --->   "%state_load_1 = load i4 %state_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 46 'load' 'state_load_1' <Predicate = (!icmp_ln136)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 47 [2/2] (0.66ns)   --->   "%state_load_13 = load i4 %state_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 47 'load' 'state_load_13' <Predicate = (!icmp_ln136)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %round_1, i4 0" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln79_4 = or i8 %tmp_s, i8 6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 49 'or' 'or_ln79_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i8 %or_ln79_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 50 'zext' 'zext_ln79_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%RoundKey_addr_6 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 51 'getelementptr' 'RoundKey_addr_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.62ns)   --->   "%RoundKey_load_6 = load i8 %RoundKey_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 52 'load' 'RoundKey_load_6' <Predicate = (!icmp_ln136)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_16 = or i8 %tmp_s, i8 12" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 53 'or' 'empty_16' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln79_12 = zext i8 %empty_16" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 54 'zext' 'zext_ln79_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%RoundKey_addr_12 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 55 'getelementptr' 'RoundKey_addr_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.62ns)   --->   "%RoundKey_load_12 = load i8 %RoundKey_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 56 'load' 'RoundKey_load_12' <Predicate = (!icmp_ln136)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln136 = add i4 %round_1, i4 1" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 57 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln136 = store i4 %add_ln136, i4 %round" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 58 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.38>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 374 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 59 [1/2] (0.66ns)   --->   "%state_load_1 = load i4 %state_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 59 'load' 'state_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 60 [2/2] (0.66ns)   --->   "%state_load_5 = load i4 %state_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 60 'load' 'state_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 61 [2/2] (0.66ns)   --->   "%state_load_9 = load i4 %state_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 61 'load' 'state_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 62 [1/2] (0.66ns)   --->   "%state_load_13 = load i4 %state_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 62 'load' 'state_load_13' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln87_13 = zext i8 %state_load_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 63 'zext' 'zext_ln87_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 64 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.62ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 65 'load' 'sbox_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %tmp_s" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 66 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%RoundKey_addr = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 67 'getelementptr' 'RoundKey_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.62ns)   --->   "%RoundKey_load = load i8 %RoundKey_addr" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 68 'load' 'RoundKey_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 69 [1/2] (0.62ns)   --->   "%RoundKey_load_6 = load i8 %RoundKey_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 69 'load' 'RoundKey_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln79_7 = or i8 %tmp_s, i8 10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 70 'or' 'or_ln79_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln79_10 = zext i8 %or_ln79_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 71 'zext' 'zext_ln79_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%RoundKey_addr_10 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 72 'getelementptr' 'RoundKey_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (0.62ns)   --->   "%RoundKey_load_10 = load i8 %RoundKey_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 73 'load' 'RoundKey_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_2 : Operation 74 [1/2] (0.62ns)   --->   "%RoundKey_load_12 = load i8 %RoundKey_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 74 'load' 'RoundKey_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 3 <SV = 2> <Delay = 0.66>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %state_load_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 75 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 76 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (0.62ns)   --->   "%temp = load i8 %sbox_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 77 'load' 'temp' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 78 [2/2] (0.66ns)   --->   "%state_load_3 = load i4 %state_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 78 'load' 'state_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 79 [1/2] (0.66ns)   --->   "%state_load_5 = load i4 %state_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 79 'load' 'state_load_5' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/2] (0.66ns)   --->   "%state_load_9 = load i4 %state_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 80 'load' 'state_load_9' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 81 [1/2] (0.62ns)   --->   "%sbox_load_13 = load i8 %sbox_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 81 'load' 'sbox_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 82 [2/2] (0.66ns)   --->   "%state_load_15 = load i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 82 'load' 'state_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 83 [1/2] (0.62ns)   --->   "%RoundKey_load = load i8 %RoundKey_addr" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 83 'load' 'RoundKey_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln79 = or i8 %tmp_s, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 84 'or' 'or_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i8 %or_ln79" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 85 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%RoundKey_addr_1 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 86 'getelementptr' 'RoundKey_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.62ns)   --->   "%RoundKey_load_1 = load i8 %RoundKey_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 87 'load' 'RoundKey_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln79_1 = or i8 %tmp_s, i8 2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 88 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i8 %or_ln79_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 89 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%RoundKey_addr_2 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 90 'getelementptr' 'RoundKey_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (0.62ns)   --->   "%RoundKey_load_2 = load i8 %RoundKey_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 91 'load' 'RoundKey_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 92 [1/2] (0.62ns)   --->   "%RoundKey_load_10 = load i8 %RoundKey_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 92 'load' 'RoundKey_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 4 <SV = 3> <Delay = 0.66>
ST_4 : Operation 93 [1/2] (0.62ns)   --->   "%temp = load i8 %sbox_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 93 'load' 'temp' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 94 [1/2] (0.66ns)   --->   "%state_load_3 = load i4 %state_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 94 'load' 'state_load_3' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 95 [2/2] (0.66ns)   --->   "%state_load_7 = load i4 %state_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 95 'load' 'state_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln87_9 = zext i8 %state_load_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 96 'zext' 'zext_ln87_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 97 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (0.62ns)   --->   "%sbox_load_9 = load i8 %sbox_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 98 'load' 'sbox_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 99 [2/2] (0.66ns)   --->   "%state_load_11 = load i4 %state_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 99 'load' 'state_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 100 [1/2] (0.66ns)   --->   "%state_load_15 = load i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 100 'load' 'state_load_15' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 101 [1/2] (0.62ns)   --->   "%RoundKey_load_1 = load i8 %RoundKey_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 101 'load' 'RoundKey_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 102 [1/2] (0.62ns)   --->   "%RoundKey_load_2 = load i8 %RoundKey_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 102 'load' 'RoundKey_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln79_2 = or i8 %tmp_s, i8 3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 103 'or' 'or_ln79_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i8 %or_ln79_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 104 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%RoundKey_addr_3 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 105 'getelementptr' 'RoundKey_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (0.62ns)   --->   "%RoundKey_load_3 = load i8 %RoundKey_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 106 'load' 'RoundKey_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_14 = or i8 %tmp_s, i8 4" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 107 'or' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i8 %empty_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 108 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%RoundKey_addr_4 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 109 'getelementptr' 'RoundKey_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (0.62ns)   --->   "%RoundKey_load_4 = load i8 %RoundKey_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 110 'load' 'RoundKey_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 5 <SV = 4> <Delay = 0.66>
ST_5 : Operation 111 [2/2] (0.66ns)   --->   "%state_load_2 = load i4 %state_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 111 'load' 'state_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i8 %state_load_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 112 'zext' 'zext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 113 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (0.62ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 114 'load' 'sbox_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 115 [1/2] (0.66ns)   --->   "%state_load_7 = load i4 %state_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 115 'load' 'state_load_7' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 116 [1/2] (0.62ns)   --->   "%sbox_load_9 = load i8 %sbox_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 116 'load' 'sbox_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 117 [1/2] (0.66ns)   --->   "%state_load_11 = load i4 %state_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 117 'load' 'state_load_11' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 118 [2/2] (0.66ns)   --->   "%state_load_14 = load i4 %state_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 118 'load' 'state_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 119 [1/2] (0.62ns)   --->   "%RoundKey_load_3 = load i8 %RoundKey_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 119 'load' 'RoundKey_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 120 [1/2] (0.62ns)   --->   "%RoundKey_load_4 = load i8 %RoundKey_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 120 'load' 'RoundKey_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln79_3 = or i8 %tmp_s, i8 5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 121 'or' 'or_ln79_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i8 %or_ln79_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 122 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%RoundKey_addr_5 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 123 'getelementptr' 'RoundKey_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (0.62ns)   --->   "%RoundKey_load_5 = load i8 %RoundKey_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 124 'load' 'RoundKey_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln79_5 = or i8 %tmp_s, i8 7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 125 'or' 'or_ln79_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i8 %or_ln79_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 126 'zext' 'zext_ln79_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%RoundKey_addr_7 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 127 'getelementptr' 'RoundKey_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.62ns)   --->   "%RoundKey_load_7 = load i8 %RoundKey_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 128 'load' 'RoundKey_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 6 <SV = 5> <Delay = 1.81>
ST_6 : Operation 129 [1/2] (0.66ns)   --->   "%state_load_2 = load i4 %state_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 129 'load' 'state_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 130 [1/2] (0.62ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 130 'load' 'sbox_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 131 [2/2] (0.66ns)   --->   "%state_load_10 = load i4 %state_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 131 'load' 'state_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 132 [1/2] (0.66ns)   --->   "%state_load_14 = load i4 %state_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 132 'load' 'state_load_14' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln87_15 = zext i8 %state_load_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 133 'zext' 'zext_ln87_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 134 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (0.62ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 135 'load' 'sbox_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 136 [1/1] (0.22ns)   --->   "%xor_ln124_3 = xor i8 %sbox_load_9, i8 %sbox_load_5" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 136 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.22ns)   --->   "%xor_ln124_4 = xor i8 %sbox_load_13, i8 %xor_ln124_3" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 137 'xor' 'xor_ln124_4' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.22ns)   --->   "%xor_ln124_5 = xor i8 %temp, i8 %xor_ln124_4" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 138 'xor' 'xor_ln124_5' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%shl_ln117_4 = shl i8 %xor_ln124_3, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 139 'shl' 'shl_ln117_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_3, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 140 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%select_ln126_1 = select i1 %tmp_4, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 141 'select' 'select_ln126_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.22ns)   --->   "%xor_ln126_1 = xor i8 %sbox_load_13, i8 %sbox_load_9" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 142 'xor' 'xor_ln126_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%shl_ln117_5 = shl i8 %xor_ln126_1, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 143 'shl' 'shl_ln117_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_1, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 144 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%select_ln127_1 = select i1 %tmp_5, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 145 'select' 'select_ln127_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.22ns)   --->   "%xor_ln127_1 = xor i8 %temp, i8 %sbox_load_13" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 146 'xor' 'xor_ln127_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%shl_ln117_6 = shl i8 %xor_ln127_1, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 147 'shl' 'shl_ln117_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_1, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 148 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%select_ln128_1 = select i1 %tmp_6, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 149 'select' 'select_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.22ns)   --->   "%xor_ln128_1 = xor i8 %temp, i8 %sbox_load_5" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 150 'xor' 'xor_ln128_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_9)   --->   "%shl_ln117_7 = shl i8 %xor_ln128_1, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 151 'shl' 'shl_ln117_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_9)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_1, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 152 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_9)   --->   "%select_ln124_1 = select i1 %tmp_7, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 153 'select' 'select_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%xor_ln79_27 = xor i8 %sbox_load_5, i8 %RoundKey_load_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 154 'xor' 'xor_ln79_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%xor_ln79_28 = xor i8 %select_ln126_1, i8 %xor_ln124_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 155 'xor' 'xor_ln79_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_6)   --->   "%xor_ln79_29 = xor i8 %xor_ln79_28, i8 %shl_ln117_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 156 'xor' 'xor_ln79_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_6 = xor i8 %xor_ln79_29, i8 %xor_ln79_27" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 157 'xor' 'xor_ln79_6' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/2] (0.62ns)   --->   "%RoundKey_load_5 = load i8 %RoundKey_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 158 'load' 'RoundKey_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%xor_ln79_30 = xor i8 %sbox_load_9, i8 %RoundKey_load_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 159 'xor' 'xor_ln79_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%xor_ln79_31 = xor i8 %select_ln127_1, i8 %xor_ln124_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 160 'xor' 'xor_ln79_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_7)   --->   "%xor_ln79_32 = xor i8 %xor_ln79_31, i8 %shl_ln117_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 161 'xor' 'xor_ln79_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_7 = xor i8 %xor_ln79_32, i8 %xor_ln79_30" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 162 'xor' 'xor_ln79_7' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%xor_ln79_33 = xor i8 %temp, i8 %RoundKey_load_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 163 'xor' 'xor_ln79_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%xor_ln79_34 = xor i8 %select_ln128_1, i8 %shl_ln117_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 164 'xor' 'xor_ln79_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_8)   --->   "%xor_ln79_35 = xor i8 %xor_ln79_34, i8 %xor_ln124_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 165 'xor' 'xor_ln79_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_8 = xor i8 %xor_ln79_35, i8 %xor_ln79_33" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 166 'xor' 'xor_ln79_8' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_8, i4 %state_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 167 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 168 [1/2] (0.62ns)   --->   "%RoundKey_load_7 = load i8 %RoundKey_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 168 'load' 'RoundKey_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_9)   --->   "%xor_ln79_36 = xor i8 %RoundKey_load_7, i8 %shl_ln117_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 169 'xor' 'xor_ln79_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_9)   --->   "%xor_ln79_37 = xor i8 %xor_ln124_4, i8 %select_ln124_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 170 'xor' 'xor_ln79_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_9 = xor i8 %xor_ln79_37, i8 %xor_ln79_36" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 171 'xor' 'xor_ln79_9' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%empty_15 = or i8 %tmp_s, i8 8" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 172 'or' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln79_8 = zext i8 %empty_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 173 'zext' 'zext_ln79_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%RoundKey_addr_8 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 174 'getelementptr' 'RoundKey_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (0.62ns)   --->   "%RoundKey_load_8 = load i8 %RoundKey_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 175 'load' 'RoundKey_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln79_6 = or i8 %tmp_s, i8 9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 176 'or' 'or_ln79_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln79_9 = zext i8 %or_ln79_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 177 'zext' 'zext_ln79_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%RoundKey_addr_9 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 178 'getelementptr' 'RoundKey_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (0.62ns)   --->   "%RoundKey_load_9 = load i8 %RoundKey_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 179 'load' 'RoundKey_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 7 <SV = 6> <Delay = 0.66>
ST_7 : Operation 180 [2/2] (0.66ns)   --->   "%state_load = load i4 %state_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 180 'load' 'state_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i8 %state_load_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 181 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 182 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [2/2] (0.62ns)   --->   "%temp_3 = load i8 %sbox_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 183 'load' 'temp_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 184 [2/2] (0.66ns)   --->   "%state_load_6 = load i4 %state_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 184 'load' 'state_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 185 [1/2] (0.66ns)   --->   "%state_load_10 = load i4 %state_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 185 'load' 'state_load_10' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 186 [1/2] (0.62ns)   --->   "%sbox_load_15 = load i8 %sbox_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 186 'load' 'sbox_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 187 [1/2] (0.62ns)   --->   "%RoundKey_load_8 = load i8 %RoundKey_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 187 'load' 'RoundKey_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 188 [1/2] (0.62ns)   --->   "%RoundKey_load_9 = load i8 %RoundKey_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 188 'load' 'RoundKey_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln79_8 = or i8 %tmp_s, i8 11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 189 'or' 'or_ln79_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln79_11 = zext i8 %or_ln79_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 190 'zext' 'zext_ln79_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%RoundKey_addr_11 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 191 'getelementptr' 'RoundKey_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [2/2] (0.62ns)   --->   "%RoundKey_load_11 = load i8 %RoundKey_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 192 'load' 'RoundKey_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln79_9 = or i8 %tmp_s, i8 13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 193 'or' 'or_ln79_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln79_13 = zext i8 %or_ln79_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 194 'zext' 'zext_ln79_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%RoundKey_addr_13 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 195 'getelementptr' 'RoundKey_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [2/2] (0.62ns)   --->   "%RoundKey_load_13 = load i8 %RoundKey_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 196 'load' 'RoundKey_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 8 <SV = 7> <Delay = 0.66>
ST_8 : Operation 197 [1/2] (0.66ns)   --->   "%state_load = load i4 %state_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 197 'load' 'state_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 198 [1/2] (0.62ns)   --->   "%temp_3 = load i8 %sbox_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 198 'load' 'temp_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 199 [2/2] (0.66ns)   --->   "%state_load_4 = load i4 %state_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 199 'load' 'state_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 200 [1/2] (0.66ns)   --->   "%state_load_6 = load i4 %state_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 200 'load' 'state_load_6' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 201 [2/2] (0.66ns)   --->   "%state_load_8 = load i4 %state_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 201 'load' 'state_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln87_11 = zext i8 %state_load_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 202 'zext' 'zext_ln87_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 203 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [2/2] (0.62ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 204 'load' 'sbox_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 205 [1/2] (0.62ns)   --->   "%RoundKey_load_11 = load i8 %RoundKey_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 205 'load' 'RoundKey_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 206 [1/2] (0.62ns)   --->   "%RoundKey_load_13 = load i8 %RoundKey_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 206 'load' 'RoundKey_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln79_10 = or i8 %tmp_s, i8 14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 207 'or' 'or_ln79_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln79_14 = zext i8 %or_ln79_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 208 'zext' 'zext_ln79_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%RoundKey_addr_14 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 209 'getelementptr' 'RoundKey_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [2/2] (0.62ns)   --->   "%RoundKey_load_14 = load i8 %RoundKey_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 210 'load' 'RoundKey_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln79_11 = or i8 %tmp_s, i8 15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 211 'or' 'or_ln79_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln79_15 = zext i8 %or_ln79_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 212 'zext' 'zext_ln79_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%RoundKey_addr_15 = getelementptr i8 %RoundKey, i64 0, i64 %zext_ln79_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 213 'getelementptr' 'RoundKey_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [2/2] (0.62ns)   --->   "%RoundKey_load_15 = load i8 %RoundKey_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 214 'load' 'RoundKey_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 9 <SV = 8> <Delay = 0.66>
ST_9 : Operation 215 [1/2] (0.66ns)   --->   "%state_load_4 = load i4 %state_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 215 'load' 'state_load_4' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i8 %state_load_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 216 'zext' 'zext_ln87_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 217 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [2/2] (0.62ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 218 'load' 'sbox_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 219 [1/2] (0.66ns)   --->   "%state_load_8 = load i4 %state_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 219 'load' 'state_load_8' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 220 [1/2] (0.62ns)   --->   "%sbox_load_11 = load i8 %sbox_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 220 'load' 'sbox_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 221 [2/2] (0.66ns)   --->   "%state_load_12 = load i4 %state_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 221 'load' 'state_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 222 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_6, i4 %state_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 222 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 223 [1/2] (0.62ns)   --->   "%RoundKey_load_14 = load i8 %RoundKey_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 223 'load' 'RoundKey_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_9 : Operation 224 [1/2] (0.62ns)   --->   "%RoundKey_load_15 = load i8 %RoundKey_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 224 'load' 'RoundKey_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>

State 10 <SV = 9> <Delay = 2.04>
ST_10 : Operation 225 [1/2] (0.62ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 225 'load' 'sbox_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 226 [1/2] (0.66ns)   --->   "%state_load_12 = load i4 %state_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 226 'load' 'state_load_12' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln87_14 = zext i8 %state_load_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 227 'zext' 'zext_ln87_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 228 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [2/2] (0.62ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 229 'load' 'sbox_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 230 [1/1] (0.22ns)   --->   "%xor_ln124_9 = xor i8 %temp_3, i8 %sbox_load_15" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 230 'xor' 'xor_ln124_9' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.22ns)   --->   "%xor_ln124_10 = xor i8 %sbox_load_7, i8 %xor_ln124_9" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 231 'xor' 'xor_ln124_10' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.22ns)   --->   "%xor_ln124_11 = xor i8 %sbox_load_11, i8 %xor_ln124_10" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 232 'xor' 'xor_ln124_11' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%shl_ln117_12 = shl i8 %xor_ln124_9, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 233 'shl' 'shl_ln117_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_9, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 234 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%select_ln126_3 = select i1 %tmp_12, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 235 'select' 'select_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 236 [1/1] (0.22ns)   --->   "%xor_ln126_3 = xor i8 %sbox_load_7, i8 %temp_3" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 236 'xor' 'xor_ln126_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%shl_ln117_13 = shl i8 %xor_ln126_3, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 237 'shl' 'shl_ln117_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_3, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 238 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%select_ln127_3 = select i1 %tmp_13, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 239 'select' 'select_ln127_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.22ns)   --->   "%xor_ln127_3 = xor i8 %sbox_load_11, i8 %sbox_load_7" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 240 'xor' 'xor_ln127_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%shl_ln117_14 = shl i8 %xor_ln127_3, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 241 'shl' 'shl_ln117_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_3, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 242 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%select_ln128_3 = select i1 %tmp_14, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 243 'select' 'select_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (0.22ns)   --->   "%xor_ln128_3 = xor i8 %sbox_load_11, i8 %sbox_load_15" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 244 'xor' 'xor_ln128_3' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_17)   --->   "%shl_ln117_15 = shl i8 %xor_ln128_3, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 245 'shl' 'shl_ln117_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_17)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_3, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 246 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_17)   --->   "%select_ln76 = select i1 %tmp_15, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:76]   --->   Operation 247 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_7, i4 %state_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 248 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%xor_ln79_49 = xor i8 %sbox_load_15, i8 %RoundKey_load_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 249 'xor' 'xor_ln79_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%xor_ln79_50 = xor i8 %select_ln126_3, i8 %xor_ln124_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 250 'xor' 'xor_ln79_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_14)   --->   "%xor_ln79_51 = xor i8 %xor_ln79_49, i8 %shl_ln117_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 251 'xor' 'xor_ln79_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_14 = xor i8 %xor_ln79_51, i8 %xor_ln79_50" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 252 'xor' 'xor_ln79_14' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_14, i4 %state_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 253 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%xor_ln79_52 = xor i8 %temp_3, i8 %RoundKey_load_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 254 'xor' 'xor_ln79_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%xor_ln79_53 = xor i8 %select_ln127_3, i8 %xor_ln124_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 255 'xor' 'xor_ln79_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_15)   --->   "%xor_ln79_54 = xor i8 %xor_ln79_53, i8 %shl_ln117_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 256 'xor' 'xor_ln79_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_15 = xor i8 %xor_ln79_54, i8 %xor_ln79_52" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 257 'xor' 'xor_ln79_15' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%xor_ln79_55 = xor i8 %sbox_load_11, i8 %RoundKey_load_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 258 'xor' 'xor_ln79_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%xor_ln79_56 = xor i8 %select_ln128_3, i8 %shl_ln117_14" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 259 'xor' 'xor_ln79_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_16)   --->   "%xor_ln79_57 = xor i8 %xor_ln79_56, i8 %xor_ln124_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 260 'xor' 'xor_ln79_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_16 = xor i8 %xor_ln79_57, i8 %xor_ln79_55" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 261 'xor' 'xor_ln79_16' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_17)   --->   "%xor_ln79_58 = xor i8 %RoundKey_load_15, i8 %shl_ln117_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 262 'xor' 'xor_ln79_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_17)   --->   "%xor_ln79_59 = xor i8 %xor_ln124_10, i8 %select_ln76" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 263 'xor' 'xor_ln79_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_17 = xor i8 %xor_ln79_59, i8 %xor_ln79_58" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 264 'xor' 'xor_ln79_17' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.66>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i8 %state_load_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 265 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 266 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [2/2] (0.62ns)   --->   "%temp_1 = load i8 %sbox_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 267 'load' 'temp_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 268 [1/2] (0.62ns)   --->   "%sbox_load_14 = load i8 %sbox_addr_14" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 268 'load' 'sbox_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 269 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_9, i4 %state_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 269 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 270 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_15, i4 %state_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 270 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 0.66>
ST_12 : Operation 271 [1/2] (0.62ns)   --->   "%temp_1 = load i8 %sbox_addr_2" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 271 'load' 'temp_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln87_10 = zext i8 %state_load_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 272 'zext' 'zext_ln87_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 273 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [2/2] (0.62ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 274 'load' 'sbox_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 275 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_16, i4 %state_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 275 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 276 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_17, i4 %state_addr" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 276 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 0.62>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i8 %state_load_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 277 'zext' 'zext_ln87_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 278 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 279 [2/2] (0.62ns)   --->   "%temp_2 = load i8 %sbox_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 279 'load' 'temp_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 280 [1/2] (0.62ns)   --->   "%sbox_load_10 = load i8 %sbox_addr_10" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 280 'load' 'sbox_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 14 <SV = 13> <Delay = 1.81>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %state_load" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 281 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_1" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 282 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [2/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 283 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 284 [1/2] (0.62ns)   --->   "%temp_2 = load i8 %sbox_addr_6" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 284 'load' 'temp_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 285 [1/1] (0.22ns)   --->   "%xor_ln124_6 = xor i8 %sbox_load_14, i8 %sbox_load_10" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 285 'xor' 'xor_ln124_6' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.22ns)   --->   "%xor_ln124_7 = xor i8 %temp_1, i8 %xor_ln124_6" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 286 'xor' 'xor_ln124_7' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.22ns)   --->   "%xor_ln124_8 = xor i8 %temp_2, i8 %xor_ln124_7" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 287 'xor' 'xor_ln124_8' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%shl_ln117_8 = shl i8 %xor_ln124_6, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 288 'shl' 'shl_ln117_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124_6, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 289 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%select_ln126_2 = select i1 %tmp_8, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 290 'select' 'select_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.22ns)   --->   "%xor_ln126_2 = xor i8 %temp_1, i8 %sbox_load_14" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 291 'xor' 'xor_ln126_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%shl_ln117_9 = shl i8 %xor_ln126_2, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 292 'shl' 'shl_ln117_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126_2, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 293 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%select_ln127_2 = select i1 %tmp_9, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 294 'select' 'select_ln127_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.22ns)   --->   "%xor_ln127_2 = xor i8 %temp_2, i8 %temp_1" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 295 'xor' 'xor_ln127_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%shl_ln117_10 = shl i8 %xor_ln127_2, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 296 'shl' 'shl_ln117_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127_2, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 297 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%select_ln128_2 = select i1 %tmp_10, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 298 'select' 'select_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.22ns)   --->   "%xor_ln128_2 = xor i8 %temp_2, i8 %sbox_load_10" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 299 'xor' 'xor_ln128_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_13)   --->   "%shl_ln117_11 = shl i8 %xor_ln128_2, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 300 'shl' 'shl_ln117_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_13)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128_2, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 301 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_13)   --->   "%select_ln124_2 = select i1 %tmp_11, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 302 'select' 'select_ln124_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%xor_ln79_38 = xor i8 %sbox_load_10, i8 %RoundKey_load_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 303 'xor' 'xor_ln79_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%xor_ln79_39 = xor i8 %select_ln126_2, i8 %xor_ln124_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 304 'xor' 'xor_ln79_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_10)   --->   "%xor_ln79_40 = xor i8 %xor_ln79_39, i8 %shl_ln117_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 305 'xor' 'xor_ln79_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_10 = xor i8 %xor_ln79_40, i8 %xor_ln79_38" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 306 'xor' 'xor_ln79_10' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 307 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_10, i4 %state_addr_13" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 307 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%xor_ln79_41 = xor i8 %sbox_load_14, i8 %RoundKey_load_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 308 'xor' 'xor_ln79_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%xor_ln79_42 = xor i8 %select_ln127_2, i8 %xor_ln124_8" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 309 'xor' 'xor_ln79_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_11)   --->   "%xor_ln79_43 = xor i8 %xor_ln79_42, i8 %shl_ln117_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 310 'xor' 'xor_ln79_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_11 = xor i8 %xor_ln79_43, i8 %xor_ln79_41" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 311 'xor' 'xor_ln79_11' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%xor_ln79_44 = xor i8 %temp_2, i8 %RoundKey_load_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 312 'xor' 'xor_ln79_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%xor_ln79_45 = xor i8 %select_ln128_2, i8 %shl_ln117_10" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 313 'xor' 'xor_ln79_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_12)   --->   "%xor_ln79_46 = xor i8 %xor_ln79_45, i8 %xor_ln124_6" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 314 'xor' 'xor_ln79_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 315 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_12 = xor i8 %xor_ln79_46, i8 %xor_ln79_44" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 315 'xor' 'xor_ln79_12' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_12, i4 %state_addr_5" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 316 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_13)   --->   "%xor_ln79_47 = xor i8 %RoundKey_load_11, i8 %shl_ln117_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 317 'xor' 'xor_ln79_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_13)   --->   "%xor_ln79_48 = xor i8 %xor_ln124_7, i8 %select_ln124_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 318 'xor' 'xor_ln79_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_13 = xor i8 %xor_ln79_48, i8 %xor_ln79_47" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 319 'xor' 'xor_ln79_13' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.66>
ST_15 : Operation 320 [1/2] (0.62ns)   --->   "%sbox_load = load i8 %sbox_addr" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 320 'load' 'sbox_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i8 %state_load_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 321 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 322 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 323 [2/2] (0.62ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 323 'load' 'sbox_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 324 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_11, i4 %state_addr_9" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 324 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 325 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_13, i4 %state_addr_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 325 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 0.62>
ST_16 : Operation 326 [1/2] (0.62ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 326 'load' 'sbox_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln87_8 = zext i8 %state_load_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 327 'zext' 'zext_ln87_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 328 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [2/2] (0.62ns)   --->   "%sbox_load_8 = load i8 %sbox_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 329 'load' 'sbox_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 0.62>
ST_17 : Operation 330 [1/2] (0.62ns)   --->   "%sbox_load_8 = load i8 %sbox_addr_8" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 330 'load' 'sbox_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln87_12 = zext i8 %state_load_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 331 'zext' 'zext_ln87_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr i8 %sbox, i64 0, i64 %zext_ln87_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 332 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 333 [2/2] (0.62ns)   --->   "%sbox_load_12 = load i8 %sbox_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 333 'load' 'sbox_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 1.81>
ST_18 : Operation 334 [1/2] (0.62ns)   --->   "%sbox_load_12 = load i8 %sbox_addr_12" [/home/CryptoHLS/test/aes_raw.cpp:87]   --->   Operation 334 'load' 'sbox_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 335 [1/1] (0.22ns)   --->   "%xor_ln124 = xor i8 %sbox_load_4, i8 %sbox_load" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 335 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [1/1] (0.22ns)   --->   "%xor_ln124_1 = xor i8 %sbox_load_8, i8 %xor_ln124" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 336 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [1/1] (0.22ns)   --->   "%xor_ln124_2 = xor i8 %sbox_load_12, i8 %xor_ln124_1" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 337 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%shl_ln117 = shl i8 %xor_ln124, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 338 'shl' 'shl_ln117' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln124, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 339 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%select_ln126 = select i1 %tmp, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 340 'select' 'select_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 341 [1/1] (0.22ns)   --->   "%xor_ln126 = xor i8 %sbox_load_8, i8 %sbox_load_4" [/home/CryptoHLS/test/aes_raw.cpp:126]   --->   Operation 341 'xor' 'xor_ln126' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%shl_ln117_1 = shl i8 %xor_ln126, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 342 'shl' 'shl_ln117_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln126, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 343 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%select_ln127 = select i1 %tmp_1, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 344 'select' 'select_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 345 [1/1] (0.22ns)   --->   "%xor_ln127 = xor i8 %sbox_load_12, i8 %sbox_load_8" [/home/CryptoHLS/test/aes_raw.cpp:127]   --->   Operation 345 'xor' 'xor_ln127' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%shl_ln117_2 = shl i8 %xor_ln127, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 346 'shl' 'shl_ln117_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln127, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 347 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%select_ln128 = select i1 %tmp_2, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 348 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 349 [1/1] (0.22ns)   --->   "%xor_ln128 = xor i8 %sbox_load_12, i8 %sbox_load" [/home/CryptoHLS/test/aes_raw.cpp:128]   --->   Operation 349 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_5)   --->   "%shl_ln117_3 = shl i8 %xor_ln128, i8 1" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 350 'shl' 'shl_ln117_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_5)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln128, i32 7" [/home/CryptoHLS/test/aes_raw.cpp:117]   --->   Operation 351 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_5)   --->   "%select_ln124 = select i1 %tmp_3, i8 27, i8 0" [/home/CryptoHLS/test/aes_raw.cpp:124]   --->   Operation 352 'select' 'select_ln124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%xor_ln79 = xor i8 %sbox_load, i8 %RoundKey_load" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 353 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%xor_ln79_1 = xor i8 %select_ln126, i8 %xor_ln124_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 354 'xor' 'xor_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%xor_ln79_18 = xor i8 %xor_ln79_1, i8 %shl_ln117" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 355 'xor' 'xor_ln79_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 356 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_2 = xor i8 %xor_ln79_18, i8 %xor_ln79" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 356 'xor' 'xor_ln79_2' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 357 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_2, i4 %state_addr_15" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 357 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79_19 = xor i8 %sbox_load_4, i8 %RoundKey_load_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 358 'xor' 'xor_ln79_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79_20 = xor i8 %select_ln127, i8 %xor_ln124_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 359 'xor' 'xor_ln79_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79_21 = xor i8 %xor_ln79_20, i8 %shl_ln117_1" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 360 'xor' 'xor_ln79_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_3 = xor i8 %xor_ln79_21, i8 %xor_ln79_19" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 361 'xor' 'xor_ln79_3' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 362 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_3, i4 %state_addr_11" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 362 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%xor_ln79_22 = xor i8 %sbox_load_12, i8 %RoundKey_load_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 363 'xor' 'xor_ln79_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%xor_ln79_23 = xor i8 %select_ln128, i8 %shl_ln117_2" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 364 'xor' 'xor_ln79_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_4)   --->   "%xor_ln79_24 = xor i8 %xor_ln79_23, i8 %xor_ln124" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 365 'xor' 'xor_ln79_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_4 = xor i8 %xor_ln79_24, i8 %xor_ln79_22" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 366 'xor' 'xor_ln79_4' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_5)   --->   "%xor_ln79_25 = xor i8 %RoundKey_load_3, i8 %shl_ln117_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 367 'xor' 'xor_ln79_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_5)   --->   "%xor_ln79_26 = xor i8 %xor_ln124_1, i8 %select_ln124" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 368 'xor' 'xor_ln79_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 369 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln79_5 = xor i8 %xor_ln79_26, i8 %xor_ln79_25" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 369 'xor' 'xor_ln79_5' <Predicate = true> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.66>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/CryptoHLS/test/aes_raw.cpp:136]   --->   Operation 370 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_4, i4 %state_addr_7" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 371 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 372 [1/1] (0.66ns)   --->   "%store_ln79 = store i8 %xor_ln79_5, i4 %state_addr_3" [/home/CryptoHLS/test/aes_raw.cpp:79]   --->   Operation 372 'store' 'store_ln79' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11AddRoundKeyiPA4_A4_hPKh.exit"   --->   Operation 373 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('round') [4]  (0 ns)
	'load' operation ('round', /home/CryptoHLS/test/aes_raw.cpp:136) on local variable 'round' [8]  (0 ns)
	'add' operation ('add_ln136', /home/CryptoHLS/test/aes_raw.cpp:136) [307]  (0.708 ns)
	'store' operation ('store_ln136', /home/CryptoHLS/test/aes_raw.cpp:136) of variable 'add_ln136', /home/CryptoHLS/test/aes_raw.cpp:136 on local variable 'round' [308]  (0.387 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'load' operation ('state_load_13', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [83]  (0.667 ns)
	'getelementptr' operation ('sbox_addr_13', /home/CryptoHLS/test/aes_raw.cpp:87) [85]  (0 ns)
	'load' operation ('sbox_load_13', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [86]  (0.626 ns)

 <State 3>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load_3', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [43]  (0.667 ns)

 <State 4>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load_3', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [43]  (0.667 ns)

 <State 5>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load_2', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [39]  (0.667 ns)

 <State 6>: 1.81ns
The critical path consists of the following:
	'load' operation ('sbox_load_5', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [54]  (0.626 ns)
	'xor' operation ('xor_ln124_3', /home/CryptoHLS/test/aes_raw.cpp:124) [113]  (0.228 ns)
	'xor' operation ('xor_ln79_35', /home/CryptoHLS/test/aes_raw.cpp:79) [226]  (0 ns)
	'xor' operation ('xor_ln79_8', /home/CryptoHLS/test/aes_raw.cpp:79) [227]  (0.293 ns)
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_8', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [228]  (0.667 ns)

 <State 7>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [31]  (0.667 ns)

 <State 8>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [31]  (0.667 ns)

 <State 9>: 0.667ns
The critical path consists of the following:
	'load' operation ('state_load_4', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'state' [47]  (0.667 ns)

 <State 10>: 2.04ns
The critical path consists of the following:
	'load' operation ('sbox_load_7', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [62]  (0.626 ns)
	'xor' operation ('xor_ln124_10', /home/CryptoHLS/test/aes_raw.cpp:124) [150]  (0.228 ns)
	'xor' operation ('xor_ln124_11', /home/CryptoHLS/test/aes_raw.cpp:124) [151]  (0.228 ns)
	'xor' operation ('xor_ln79_50', /home/CryptoHLS/test/aes_raw.cpp:79) [277]  (0 ns)
	'xor' operation ('xor_ln79_14', /home/CryptoHLS/test/aes_raw.cpp:79) [279]  (0.293 ns)
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_14', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [280]  (0.667 ns)

 <State 11>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_9', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [236]  (0.667 ns)

 <State 12>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_16', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [298]  (0.667 ns)

 <State 13>: 0.626ns
The critical path consists of the following:
	'getelementptr' operation ('sbox_addr_6', /home/CryptoHLS/test/aes_raw.cpp:87) [57]  (0 ns)
	'load' operation ('temp', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [58]  (0.626 ns)

 <State 14>: 1.81ns
The critical path consists of the following:
	'load' operation ('temp', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [58]  (0.626 ns)
	'xor' operation ('xor_ln124_8', /home/CryptoHLS/test/aes_raw.cpp:124) [133]  (0.228 ns)
	'xor' operation ('xor_ln79_39', /home/CryptoHLS/test/aes_raw.cpp:79) [242]  (0 ns)
	'xor' operation ('xor_ln79_40', /home/CryptoHLS/test/aes_raw.cpp:79) [243]  (0 ns)
	'xor' operation ('xor_ln79_10', /home/CryptoHLS/test/aes_raw.cpp:79) [244]  (0.293 ns)
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_10', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [245]  (0.667 ns)

 <State 15>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_11', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [254]  (0.667 ns)

 <State 16>: 0.626ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [50]  (0.626 ns)

 <State 17>: 0.626ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [66]  (0.626 ns)

 <State 18>: 1.81ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', /home/CryptoHLS/test/aes_raw.cpp:87) on array 'sbox' [82]  (0.626 ns)
	'xor' operation ('xor_ln124_2', /home/CryptoHLS/test/aes_raw.cpp:124) [97]  (0.228 ns)
	'xor' operation ('xor_ln79_1', /home/CryptoHLS/test/aes_raw.cpp:79) [172]  (0 ns)
	'xor' operation ('xor_ln79_18', /home/CryptoHLS/test/aes_raw.cpp:79) [173]  (0 ns)
	'xor' operation ('xor_ln79_2', /home/CryptoHLS/test/aes_raw.cpp:79) [174]  (0.293 ns)
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_2', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [175]  (0.667 ns)

 <State 19>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln79', /home/CryptoHLS/test/aes_raw.cpp:79) of variable 'xor_ln79_4', /home/CryptoHLS/test/aes_raw.cpp:79 on array 'state' [193]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
