---------------------------------------
Resource Usage Report for PWM_Generator_Verilog 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             8 uses
SB_CARRY        86 uses
SB_DFF          46 uses
SB_DFFE         8 uses
SB_DFFSR        18 uses
SB_GB           1 use
VCC             8 uses
SB_LUT4         152 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   72 (5%)

@S |Mapping Summary:
Total  LUTs: 152 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 152 = 152 

