#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56076d5fe2a0 .scope module, "parallel_macc" "parallel_macc" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 128 "din"
    .port_info 3 /INPUT 64 "weight"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x56076d632eb0 .param/l "ACC_IN_INT" 1 2 141, +C4<0000000000000000000000000000000101>;
P_0x56076d632ef0 .param/l "ACC_OUT_INT" 0 2 23, +C4<00000000000000000000000000001010>;
P_0x56076d632f30 .param/l "ACC_OUT_WIDTH" 0 2 22, +C4<00000000000000000000000000100000>;
P_0x56076d632f70 .param/l "DIN_INT" 0 2 16, +C4<00000000000000000000000000000001>;
P_0x56076d632fb0 .param/l "DIN_POINT" 1 2 37, +C4<000000000000000000000000000001111>;
P_0x56076d632ff0 .param/l "DIN_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x56076d633030 .param/l "MULT_INT" 1 2 41, +C4<00000000000000000000000000000000011>;
P_0x56076d633070 .param/l "MULT_POINT" 1 2 40, +C4<0000000000000000000000000000010110>;
P_0x56076d6330b0 .param/l "MULT_WIDTH" 1 2 39, +C4<0000000000000000000000000000011001>;
P_0x56076d6330f0 .param/l "PARALLEL" 0 2 14, +C4<00000000000000000000000000001000>;
P_0x56076d633130 .param/l "SUM_IN_INT" 0 2 21, +C4<00000000000000000000000000000010>;
P_0x56076d633170 .param/l "SUM_IN_POINT" 1 2 67, +C4<000000000000000000000000000001110>;
P_0x56076d6331b0 .param/l "SUM_IN_WIDTH" 0 2 20, +C4<00000000000000000000000000010000>;
P_0x56076d6331f0 .param/l "WEIGHT_ADDRS" 0 2 17, +C4<00000000000000000000000001000000>;
P_0x56076d633230 .param/l "WEIGHT_INT" 0 2 19, +C4<00000000000000000000000000000001>;
P_0x56076d633270 .param/l "WEIGHT_POINT" 1 2 38, +C4<000000000000000000000000000000111>;
P_0x56076d6332b0 .param/l "WEIGHT_WIDTH" 0 2 18, +C4<00000000000000000000000000001000>;
L_0x56076d665950 .functor BUFZ 1, v0x56076d65f1c0_0, C4<0>, C4<0>, C4<0>;
L_0x56076d676090 .functor AND 1, L_0x56076d675c60, L_0x56076d675f20, C4<1>, C4<1>;
L_0x56076d6767d0 .functor AND 1, L_0x56076d6763c0, L_0x56076d676690, C4<1>, C4<1>;
L_0x7f3069ea5060 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x56076d65e060_0 .net/2u *"_s10", 31 0, L_0x7f3069ea5060;  1 drivers
v0x56076d65e160_0 .net *"_s12", 0 0, L_0x56076d675c60;  1 drivers
v0x56076d65e220_0 .net *"_s14", 31 0, L_0x56076d675da0;  1 drivers
L_0x7f3069ea50a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076d65e310_0 .net *"_s17", 24 0, L_0x7f3069ea50a8;  1 drivers
L_0x7f3069ea50f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076d65e3f0_0 .net/2u *"_s18", 31 0, L_0x7f3069ea50f0;  1 drivers
v0x56076d65e520_0 .net *"_s20", 0 0, L_0x56076d675f20;  1 drivers
v0x56076d65e5e0_0 .net *"_s24", 31 0, L_0x56076d6761f0;  1 drivers
L_0x7f3069ea5138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076d65e6c0_0 .net *"_s27", 24 0, L_0x7f3069ea5138;  1 drivers
L_0x7f3069ea5180 .functor BUFT 1, C4<00000000000000000000000000111110>, C4<0>, C4<0>, C4<0>;
v0x56076d65e7a0_0 .net/2u *"_s28", 31 0, L_0x7f3069ea5180;  1 drivers
v0x56076d65e880_0 .net *"_s30", 0 0, L_0x56076d6763c0;  1 drivers
v0x56076d65e940_0 .net *"_s32", 31 0, L_0x56076d676500;  1 drivers
L_0x7f3069ea51c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076d65ea20_0 .net *"_s35", 24 0, L_0x7f3069ea51c8;  1 drivers
L_0x7f3069ea5210 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x56076d65eb00_0 .net/2u *"_s36", 31 0, L_0x7f3069ea5210;  1 drivers
v0x56076d65ebe0_0 .net *"_s38", 0 0, L_0x56076d676690;  1 drivers
v0x56076d65eca0_0 .net *"_s6", 31 0, L_0x56076d665ad0;  1 drivers
L_0x7f3069ea5018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56076d65ed80_0 .net *"_s9", 24 0, L_0x7f3069ea5018;  1 drivers
v0x56076d65ee60_0 .net/s "acc_din", 18 0, v0x56076d65f030_0;  1 drivers
v0x56076d65f030_0 .var/s "acc_din_r", 18 0;
v0x56076d65f0f0_0 .net "acc_din_valid", 0 0, L_0x56076d665950;  1 drivers
v0x56076d65f1c0_0 .var "acc_din_valid_r", 0 0;
v0x56076d65f260_0 .net "acc_eof", 0 0, L_0x56076d6767d0;  1 drivers
v0x56076d65f330_0 .net "acc_sof", 0 0, L_0x56076d676090;  1 drivers
o0x7f3069eee138 .functor BUFZ 1, C4<z>; HiZ drive
v0x56076d65f400_0 .net "clk", 0 0, o0x7f3069eee138;  0 drivers
o0x7f3069ef1708 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56076d65f4a0_0 .net/s "din", 127 0, o0x7f3069ef1708;  0 drivers
o0x7f3069eefe78 .functor BUFZ 1, C4<z>; HiZ drive
v0x56076d65f570_0 .net "din_valid", 0 0, o0x7f3069eefe78;  0 drivers
v0x56076d65f610_0 .net/s "dout", 31 0, L_0x56076d676bb0;  1 drivers
v0x56076d65f6e0_0 .net "dout_valid", 0 0, L_0x56076d676c70;  1 drivers
v0x56076d65f7b0_0 .net/s "mult_out", 199 0, L_0x56076d662190;  1 drivers
v0x56076d65f850_0 .net "mult_valid", 7 0, L_0x56076d662410;  1 drivers
o0x7f3069eee378 .functor BUFZ 1, C4<z>; HiZ drive
v0x56076d65f8f0_0 .net "rst", 0 0, o0x7f3069eee378;  0 drivers
v0x56076d65f9c0_0 .net "sum_in", 127 0, L_0x56076d663b20;  1 drivers
v0x56076d65fa60_0 .net "sum_in_valid", 0 0, L_0x56076d663670;  1 drivers
v0x56076d65fb50_0 .net/s "sum_out", 18 0, L_0x56076d665500;  1 drivers
v0x56076d65fe00_0 .net "sum_out_valid", 0 0, L_0x56076d6658b0;  1 drivers
o0x7f3069ef1738 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56076d65fea0_0 .net/s "weight", 63 0, o0x7f3069ef1738;  0 drivers
v0x56076d65ff70_0 .var "weight_addr", 6 0;
v0x56076d660010_0 .var "weight_r", 6 0;
L_0x56076d664370 .part L_0x56076d662410, 0, 1;
L_0x56076d665ad0 .concat [ 7 25 0 0], v0x56076d660010_0, L_0x7f3069ea5018;
L_0x56076d675c60 .cmp/eq 32, L_0x56076d665ad0, L_0x7f3069ea5060;
L_0x56076d675da0 .concat [ 7 25 0 0], v0x56076d65ff70_0, L_0x7f3069ea50a8;
L_0x56076d675f20 .cmp/eq 32, L_0x56076d675da0, L_0x7f3069ea50f0;
L_0x56076d6761f0 .concat [ 7 25 0 0], v0x56076d660010_0, L_0x7f3069ea5138;
L_0x56076d6763c0 .cmp/eq 32, L_0x56076d6761f0, L_0x7f3069ea5180;
L_0x56076d676500 .concat [ 7 25 0 0], v0x56076d65ff70_0, L_0x7f3069ea51c8;
L_0x56076d676690 .cmp/eq 32, L_0x56076d676500, L_0x7f3069ea5210;
S_0x56076d5f21e0 .scope module, "acc_inst" "acc" 2 148, 3 6 0, S_0x56076d5fe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 19 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "din_sof"
    .port_info 5 /INPUT 1 "din_eof"
    .port_info 6 /OUTPUT 32 "dout"
    .port_info 7 /OUTPUT 1 "dout_valid"
P_0x56076d60dfd0 .param/l "DIN_INT" 0 3 8, +C4<0000000000000000000000000000000101>;
P_0x56076d60e010 .param/l "DIN_POINT" 1 3 22, +C4<00000000000000000000000000000001110>;
P_0x56076d60e050 .param/l "DIN_WIDTH" 0 3 7, +C4<000000000000000000000000000010011>;
P_0x56076d60e090 .param/l "DOUT_INT" 0 3 10, +C4<00000000000000000000000000001010>;
P_0x56076d60e0d0 .param/l "DOUT_POINT" 1 3 23, +C4<000000000000000000000000000010110>;
P_0x56076d60e110 .param/l "DOUT_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
L_0x56076d676bb0 .functor BUFZ 32, v0x56076d647440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56076d676c70 .functor BUFZ 1, v0x56076d647c50_0, C4<0>, C4<0>, C4<0>;
v0x56076d60dc10_0 .var/s "acc_mem", 31 0;
v0x56076d62ad70_0 .var/s "acc_mem_r", 31 0;
v0x56076d62acd0_0 .net/s "align_din", 31 0, L_0x56076d676ac0;  1 drivers
v0x56076d62aeb0_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d647040_0 .net/s "din", 18 0, v0x56076d65f030_0;  alias, 1 drivers
v0x56076d647120_0 .net "din_eof", 0 0, L_0x56076d6767d0;  alias, 1 drivers
v0x56076d6471e0_0 .net "din_sof", 0 0, L_0x56076d676090;  alias, 1 drivers
v0x56076d6472a0_0 .net "din_valid", 0 0, L_0x56076d665950;  alias, 1 drivers
v0x56076d647360_0 .net/s "dout", 31 0, L_0x56076d676bb0;  alias, 1 drivers
v0x56076d647440_0 .var/s "dout_r", 31 0;
v0x56076d647520_0 .net "dout_valid", 0 0, L_0x56076d676c70;  alias, 1 drivers
v0x56076d6475e0_0 .var "flag", 1 0;
v0x56076d6476c0_0 .var "prev_sign_acc", 0 0;
v0x56076d647780_0 .var "prev_sign_din", 0 0;
v0x56076d647840_0 .var "prev_sof", 0 0;
v0x56076d647900_0 .net "rst", 0 0, o0x7f3069eee378;  alias, 0 drivers
v0x56076d6479c0_0 .var "valid", 0 0;
v0x56076d647b90_0 .var "valid_r", 0 0;
v0x56076d647c50_0 .var "valid_rr", 0 0;
E_0x56076d57d350 .event posedge, v0x56076d62aeb0_0;
S_0x56076d5f6320 .scope generate, "genblk1" "genblk1" 3 30, 3 30 0, S_0x56076d5f21e0;
 .timescale 0 0;
v0x56076d61eda0_0 .net/s *"_s0", 31 0, L_0x56076d676930;  1 drivers
v0x56076d61c040_0 .net *"_s4", 23 0, L_0x56076d6769d0;  1 drivers
L_0x7f3069ea5258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56076d61b620_0 .net *"_s6", 7 0, L_0x7f3069ea5258;  1 drivers
L_0x56076d676930 .extend/s 32, v0x56076d65f030_0;
L_0x56076d6769d0 .part L_0x56076d676930, 0, 24;
L_0x56076d676ac0 .concat [ 8 24 0 0], L_0x7f3069ea5258, L_0x56076d6769d0;
S_0x56076d5fa1c0 .scope module, "adder_tree_inst" "adder_tree" 2 94, 4 5 0, S_0x56076d5fe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x56076d630830 .param/l "DATA_WIDTH" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x56076d630870 .param/l "PARALLEL" 0 4 7, +C4<00000000000000000000000000001000>;
v0x56076d64f230_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64f2f0_0 .var "delay_valid", 2 0;
v0x56076d64f3d0_0 .net "din", 127 0, L_0x56076d663b20;  alias, 1 drivers
v0x56076d64f470_0 .net "dout", 18 0, L_0x56076d665500;  alias, 1 drivers
v0x56076d64f510_0 .net "in_valid", 0 0, L_0x56076d663670;  alias, 1 drivers
v0x56076d64f620_0 .net "out_valid", 0 0, L_0x56076d6658b0;  alias, 1 drivers
L_0x56076d6658b0 .part v0x56076d64f2f0_0, 2, 1;
S_0x56076d647f50 .scope generate, "genblk2" "genblk2" 4 16, 4 16 0, S_0x56076d5fa1c0;
 .timescale 0 0;
P_0x56076d57aa60 .param/l "NEXT_ITER" 1 4 25, +C4<000000000000000000000000000000100>;
v0x56076d64f150_0 .net "result", 67 0, L_0x56076d664ca0;  1 drivers
S_0x56076d648120 .scope module, "add_pairs_inst" "add_pairs" 4 30, 4 72 0, S_0x56076d647f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din"
    .port_info 2 /OUTPUT 68 "dout"
P_0x56076d648310 .param/l "DATA_WIDTH" 0 4 73, +C4<00000000000000000000000000010000>;
P_0x56076d648350 .param/l "OUT_WIDTH" 1 4 80, +C4<000000000000000000000000000000100>;
P_0x56076d648390 .param/l "STAGE_N" 0 4 74, +C4<00000000000000000000000000001000>;
v0x56076d64b020_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64b0e0_0 .net "din", 127 0, L_0x56076d663b20;  alias, 1 drivers
v0x56076d64b1c0_0 .net "dout", 67 0, L_0x56076d664ca0;  alias, 1 drivers
L_0x56076d664480 .part L_0x56076d663b20, 0, 16;
L_0x56076d664520 .part L_0x56076d663b20, 16, 16;
L_0x56076d664630 .part L_0x56076d663b20, 32, 16;
L_0x56076d6646d0 .part L_0x56076d663b20, 48, 16;
L_0x56076d6648f0 .part L_0x56076d663b20, 64, 16;
L_0x56076d664990 .part L_0x56076d663b20, 80, 16;
L_0x56076d664ae0 .part L_0x56076d663b20, 96, 16;
L_0x56076d664b80 .part L_0x56076d663b20, 112, 16;
L_0x56076d664ca0 .concat8 [ 17 17 17 17], v0x56076d648ee0_0, v0x56076d649990_0, v0x56076d64a430_0, v0x56076d64aec0_0;
S_0x56076d6485a0 .scope generate, "genblk1[0]" "genblk1[0]" 4 83, 4 83 0, S_0x56076d648120;
 .timescale 0 0;
P_0x56076d6487b0 .param/l "i" 0 4 83, +C4<00>;
S_0x56076d648890 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d6485a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x56076d648a60 .param/l "DATA_WIDTH" 0 4 57, +C4<00000000000000000000000000010000>;
v0x56076d648b60_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d648c50_0 .net/s "din1", 15 0, L_0x56076d664480;  1 drivers
v0x56076d648d10_0 .net/s "din2", 15 0, L_0x56076d664520;  1 drivers
v0x56076d648e00_0 .net/s "dout", 16 0, v0x56076d648ee0_0;  1 drivers
v0x56076d648ee0_0 .var "dout_r", 16 0;
S_0x56076d649090 .scope generate, "genblk1[1]" "genblk1[1]" 4 83, 4 83 0, S_0x56076d648120;
 .timescale 0 0;
P_0x56076d6492a0 .param/l "i" 0 4 83, +C4<01>;
S_0x56076d649360 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d649090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x56076d649530 .param/l "DATA_WIDTH" 0 4 57, +C4<00000000000000000000000000010000>;
v0x56076d649600_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d649710_0 .net/s "din1", 15 0, L_0x56076d664630;  1 drivers
v0x56076d6497f0_0 .net/s "din2", 15 0, L_0x56076d6646d0;  1 drivers
v0x56076d6498b0_0 .net/s "dout", 16 0, v0x56076d649990_0;  1 drivers
v0x56076d649990_0 .var "dout_r", 16 0;
S_0x56076d649b40 .scope generate, "genblk1[2]" "genblk1[2]" 4 83, 4 83 0, S_0x56076d648120;
 .timescale 0 0;
P_0x56076d649d30 .param/l "i" 0 4 83, +C4<010>;
S_0x56076d649df0 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d649b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x56076d649fc0 .param/l "DATA_WIDTH" 0 4 57, +C4<00000000000000000000000000010000>;
v0x56076d64a0c0_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64a180_0 .net/s "din1", 15 0, L_0x56076d6648f0;  1 drivers
v0x56076d64a260_0 .net/s "din2", 15 0, L_0x56076d664990;  1 drivers
v0x56076d64a350_0 .net/s "dout", 16 0, v0x56076d64a430_0;  1 drivers
v0x56076d64a430_0 .var "dout_r", 16 0;
S_0x56076d64a5e0 .scope generate, "genblk1[3]" "genblk1[3]" 4 83, 4 83 0, S_0x56076d648120;
 .timescale 0 0;
P_0x56076d64a7d0 .param/l "i" 0 4 83, +C4<011>;
S_0x56076d64a8b0 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d64a5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 16 "din2"
    .port_info 3 /OUTPUT 17 "dout"
P_0x56076d64aa80 .param/l "DATA_WIDTH" 0 4 57, +C4<00000000000000000000000000010000>;
v0x56076d64ab50_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64ac10_0 .net/s "din1", 15 0, L_0x56076d664ae0;  1 drivers
v0x56076d64acf0_0 .net/s "din2", 15 0, L_0x56076d664b80;  1 drivers
v0x56076d64ade0_0 .net/s "dout", 16 0, v0x56076d64aec0_0;  1 drivers
v0x56076d64aec0_0 .var "dout_r", 16 0;
S_0x56076d64b300 .scope module, "adder_tree_inst" "adder_tree" 4 36, 4 5 0, S_0x56076d647f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x56076d630680 .param/l "DATA_WIDTH" 0 4 6, +C4<000000000000000000000000000010001>;
P_0x56076d6306c0 .param/l "PARALLEL" 0 4 7, +C4<000000000000000000000000000000100>;
v0x56076d64eb40_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64ec00_0 .var "delay_valid", 1 0;
v0x56076d64ece0_0 .net "din", 67 0, L_0x56076d664ca0;  alias, 1 drivers
v0x56076d64edd0_0 .net "dout", 18 0, L_0x56076d665500;  alias, 1 drivers
o0x7f3069eef398 .functor BUFZ 1, C4<z>; HiZ drive
v0x56076d64eee0_0 .net "in_valid", 0 0, o0x7f3069eef398;  0 drivers
v0x56076d64eff0_0 .net "out_valid", 0 0, L_0x56076d6657b0;  1 drivers
L_0x56076d6657b0 .part v0x56076d64ec00_0, 1, 1;
S_0x56076d64b680 .scope generate, "genblk2" "genblk2" 4 16, 4 16 0, S_0x56076d64b300;
 .timescale 0 0;
P_0x56076d64b850 .param/l "NEXT_ITER" 1 4 25, +C4<0000000000000000000000000000000010>;
v0x56076d64ea10_0 .net "result", 35 0, L_0x56076d6653c0;  1 drivers
S_0x56076d64b920 .scope module, "add_pairs_inst" "add_pairs" 4 30, 4 72 0, S_0x56076d64b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 68 "din"
    .port_info 2 /OUTPUT 36 "dout"
P_0x56076d64bb10 .param/l "DATA_WIDTH" 0 4 73, +C4<000000000000000000000000000010001>;
P_0x56076d64bb50 .param/l "OUT_WIDTH" 1 4 80, +C4<0000000000000000000000000000000010>;
P_0x56076d64bb90 .param/l "STAGE_N" 0 4 74, +C4<000000000000000000000000000000100>;
v0x56076d64d340_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64d510_0 .net "din", 67 0, L_0x56076d664ca0;  alias, 1 drivers
v0x56076d64d5d0_0 .net "dout", 35 0, L_0x56076d6653c0;  alias, 1 drivers
L_0x56076d664ed0 .part L_0x56076d664ca0, 0, 17;
L_0x56076d664f70 .part L_0x56076d664ca0, 17, 17;
L_0x56076d6650e0 .part L_0x56076d664ca0, 34, 17;
L_0x56076d6651b0 .part L_0x56076d664ca0, 51, 17;
L_0x56076d6653c0 .concat8 [ 18 18 0 0], v0x56076d64c700_0, v0x56076d64d190_0;
S_0x56076d64bdd0 .scope generate, "genblk1[0]" "genblk1[0]" 4 83, 4 83 0, S_0x56076d64b920;
 .timescale 0 0;
P_0x56076d64bfe0 .param/l "i" 0 4 83, +C4<00>;
S_0x56076d64c0c0 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d64bdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x56076d64c290 .param/l "DATA_WIDTH" 0 4 57, +C4<000000000000000000000000000010001>;
v0x56076d64c390_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64c450_0 .net/s "din1", 16 0, L_0x56076d664ed0;  1 drivers
v0x56076d64c530_0 .net/s "din2", 16 0, L_0x56076d664f70;  1 drivers
v0x56076d64c620_0 .net/s "dout", 17 0, v0x56076d64c700_0;  1 drivers
v0x56076d64c700_0 .var "dout_r", 17 0;
S_0x56076d64c8b0 .scope generate, "genblk1[1]" "genblk1[1]" 4 83, 4 83 0, S_0x56076d64b920;
 .timescale 0 0;
P_0x56076d64cac0 .param/l "i" 0 4 83, +C4<01>;
S_0x56076d64cb80 .scope module, "add_inst" "signed_adder" 4 84, 4 56 0, S_0x56076d64c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 17 "din1"
    .port_info 2 /INPUT 17 "din2"
    .port_info 3 /OUTPUT 18 "dout"
P_0x56076d64cd50 .param/l "DATA_WIDTH" 0 4 57, +C4<000000000000000000000000000010001>;
v0x56076d64ce20_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64cee0_0 .net/s "din1", 16 0, L_0x56076d6650e0;  1 drivers
v0x56076d64cfc0_0 .net/s "din2", 16 0, L_0x56076d6651b0;  1 drivers
v0x56076d64d0b0_0 .net/s "dout", 17 0, v0x56076d64d190_0;  1 drivers
v0x56076d64d190_0 .var "dout_r", 17 0;
S_0x56076d64d720 .scope module, "adder_tree_inst" "adder_tree" 4 36, 4 5 0, S_0x56076d64b680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 36 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 19 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x56076d6307a0 .param/l "DATA_WIDTH" 0 4 6, +C4<0000000000000000000000000000010010>;
P_0x56076d6307e0 .param/l "PARALLEL" 0 4 7, +C4<0000000000000000000000000000000010>;
L_0x56076d6656e0 .functor BUFZ 1, v0x56076d64e540_0, C4<0>, C4<0>, C4<0>;
v0x56076d64e480_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64e540_0 .var "delay_valid", 0 0;
v0x56076d64e620_0 .net "din", 35 0, L_0x56076d6653c0;  alias, 1 drivers
v0x56076d64e6f0_0 .net "dout", 18 0, L_0x56076d665500;  alias, 1 drivers
o0x7f3069eef218 .functor BUFZ 1, C4<z>; HiZ drive
v0x56076d64e7c0_0 .net "in_valid", 0 0, o0x7f3069eef218;  0 drivers
v0x56076d64e8b0_0 .net "out_valid", 0 0, L_0x56076d6656e0;  1 drivers
L_0x56076d665570 .part L_0x56076d6653c0, 0, 18;
L_0x56076d665610 .part L_0x56076d6653c0, 18, 18;
S_0x56076d64daa0 .scope generate, "genblk1" "genblk1" 4 16, 4 16 0, S_0x56076d64d720;
 .timescale 0 0;
S_0x56076d64dc70 .scope module, "sign_adder_inst" "signed_adder" 4 17, 4 56 0, S_0x56076d64daa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 18 "din1"
    .port_info 2 /INPUT 18 "din2"
    .port_info 3 /OUTPUT 19 "dout"
P_0x56076d64de60 .param/l "DATA_WIDTH" 0 4 57, +C4<0000000000000000000000000000010010>;
L_0x56076d665500 .functor BUFZ 19, v0x56076d64e2d0_0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x56076d64df60_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d64e020_0 .net/s "din1", 17 0, L_0x56076d665570;  1 drivers
v0x56076d64e100_0 .net/s "din2", 17 0, L_0x56076d665610;  1 drivers
v0x56076d64e1f0_0 .net/s "dout", 18 0, L_0x56076d665500;  alias, 1 drivers
v0x56076d64e2d0_0 .var "dout_r", 18 0;
S_0x56076d64f780 .scope module, "mult_cast_inst" "signed_cast" 2 78, 5 20 0, S_0x56076d5fe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 200 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 128 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x56076d619ab0 .param/l "DIN_INT" 0 5 23, +C4<00000000000000000000000000000000011>;
P_0x56076d619af0 .param/l "DIN_POINT" 1 5 34, +C4<000000000000000000000000000000010110>;
P_0x56076d619b30 .param/l "DIN_WIDTH" 0 5 22, +C4<0000000000000000000000000000011001>;
P_0x56076d619b70 .param/l "DOUT_INT" 0 5 25, +C4<00000000000000000000000000000010>;
P_0x56076d619bb0 .param/l "DOUT_POINT" 1 5 35, +C4<000000000000000000000000000001110>;
P_0x56076d619bf0 .param/l "DOUT_WIDTH" 0 5 24, +C4<00000000000000000000000000010000>;
P_0x56076d619c30 .param/l "PARALLEL" 0 5 21, +C4<00000000000000000000000000001000>;
L_0x56076d663670 .functor BUFZ 1, v0x56076d653570_0, C4<0>, C4<0>, C4<0>;
v0x56076d652da0_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d652e60_0 .net "din", 199 0, L_0x56076d662190;  alias, 1 drivers
v0x56076d652f40_0 .net "din_valid", 0 0, L_0x56076d664370;  1 drivers
v0x56076d653010_0 .net "dout", 127 0, L_0x56076d663b20;  alias, 1 drivers
v0x56076d653120_0 .var "dout_frac", 111 0;
v0x56076d653250_0 .var "dout_int", 15 0;
v0x56076d653330_0 .net "dout_valid", 0 0, L_0x56076d663670;  alias, 1 drivers
v0x56076d6533d0_0 .var/i "i", 31 0;
v0x56076d653490_0 .var/i "j", 31 0;
v0x56076d653570_0 .var "valid_out", 0 0;
L_0x56076d662870 .part v0x56076d653250_0, 0, 2;
L_0x56076d662910 .part v0x56076d653120_0, 0, 14;
L_0x56076d662af0 .part v0x56076d653250_0, 2, 2;
L_0x56076d662be0 .part v0x56076d653120_0, 14, 14;
L_0x56076d662e10 .part v0x56076d653250_0, 4, 2;
L_0x56076d662eb0 .part v0x56076d653120_0, 28, 14;
L_0x56076d6630d0 .part v0x56076d653250_0, 6, 2;
L_0x56076d663170 .part v0x56076d653120_0, 42, 14;
L_0x56076d663300 .part v0x56076d653250_0, 8, 2;
L_0x56076d6633a0 .part v0x56076d653120_0, 56, 14;
L_0x56076d663530 .part v0x56076d653250_0, 10, 2;
L_0x56076d6635d0 .part v0x56076d653120_0, 70, 14;
L_0x56076d663820 .part v0x56076d653250_0, 12, 2;
L_0x56076d6638c0 .part v0x56076d653120_0, 84, 14;
LS_0x56076d663b20_0_0 .concat8 [ 16 16 16 16], L_0x56076d6629b0, L_0x56076d662cd0, L_0x56076d662f90, L_0x56076d663260;
LS_0x56076d663b20_0_4 .concat8 [ 16 16 16 16], L_0x56076d663440, L_0x56076d6636e0, L_0x56076d6639e0, L_0x56076d6641e0;
L_0x56076d663b20 .concat8 [ 64 64 0 0], LS_0x56076d663b20_0_0, LS_0x56076d663b20_0_4;
L_0x56076d663df0 .part v0x56076d653250_0, 14, 2;
L_0x56076d664030 .part v0x56076d653120_0, 98, 14;
S_0x56076d64fdc0 .scope generate, "genblk1" "genblk1" 5 57, 5 57 0, S_0x56076d64f780;
 .timescale 0 0;
v0x56076d64f9a0_0 .var "debug", 15 0;
S_0x56076d64fff0 .scope generate, "genblk3" "genblk3" 5 97, 5 97 0, S_0x56076d64f780;
 .timescale 0 0;
S_0x56076d6501e0 .scope generate, "genblk5[0]" "genblk5[0]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d6503e0 .param/l "k" 0 5 119, +C4<00>;
v0x56076d6504a0_0 .net *"_s0", 1 0, L_0x56076d662870;  1 drivers
v0x56076d650580_0 .net *"_s1", 13 0, L_0x56076d662910;  1 drivers
v0x56076d650660_0 .net *"_s2", 15 0, L_0x56076d6629b0;  1 drivers
L_0x56076d6629b0 .concat [ 14 2 0 0], L_0x56076d662910, L_0x56076d662870;
S_0x56076d650750 .scope generate, "genblk5[1]" "genblk5[1]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d650940 .param/l "k" 0 5 119, +C4<01>;
v0x56076d650a20_0 .net *"_s0", 1 0, L_0x56076d662af0;  1 drivers
v0x56076d650b00_0 .net *"_s1", 13 0, L_0x56076d662be0;  1 drivers
v0x56076d650be0_0 .net *"_s2", 15 0, L_0x56076d662cd0;  1 drivers
L_0x56076d662cd0 .concat [ 14 2 0 0], L_0x56076d662be0, L_0x56076d662af0;
S_0x56076d650cd0 .scope generate, "genblk5[2]" "genblk5[2]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d650f10 .param/l "k" 0 5 119, +C4<010>;
v0x56076d650ff0_0 .net *"_s0", 1 0, L_0x56076d662e10;  1 drivers
v0x56076d6510d0_0 .net *"_s1", 13 0, L_0x56076d662eb0;  1 drivers
v0x56076d6511b0_0 .net *"_s2", 15 0, L_0x56076d662f90;  1 drivers
L_0x56076d662f90 .concat [ 14 2 0 0], L_0x56076d662eb0, L_0x56076d662e10;
S_0x56076d651270 .scope generate, "genblk5[3]" "genblk5[3]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d651460 .param/l "k" 0 5 119, +C4<011>;
v0x56076d651540_0 .net *"_s0", 1 0, L_0x56076d6630d0;  1 drivers
v0x56076d651620_0 .net *"_s1", 13 0, L_0x56076d663170;  1 drivers
v0x56076d651700_0 .net *"_s2", 15 0, L_0x56076d663260;  1 drivers
L_0x56076d663260 .concat [ 14 2 0 0], L_0x56076d663170, L_0x56076d6630d0;
S_0x56076d6517f0 .scope generate, "genblk5[4]" "genblk5[4]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d6519e0 .param/l "k" 0 5 119, +C4<0100>;
v0x56076d651ac0_0 .net *"_s0", 1 0, L_0x56076d663300;  1 drivers
v0x56076d651ba0_0 .net *"_s1", 13 0, L_0x56076d6633a0;  1 drivers
v0x56076d651c80_0 .net *"_s2", 15 0, L_0x56076d663440;  1 drivers
L_0x56076d663440 .concat [ 14 2 0 0], L_0x56076d6633a0, L_0x56076d663300;
S_0x56076d651d70 .scope generate, "genblk5[5]" "genblk5[5]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d651f60 .param/l "k" 0 5 119, +C4<0101>;
v0x56076d652040_0 .net *"_s0", 1 0, L_0x56076d663530;  1 drivers
v0x56076d652120_0 .net *"_s1", 13 0, L_0x56076d6635d0;  1 drivers
v0x56076d652200_0 .net *"_s2", 15 0, L_0x56076d6636e0;  1 drivers
L_0x56076d6636e0 .concat [ 14 2 0 0], L_0x56076d6635d0, L_0x56076d663530;
S_0x56076d6522f0 .scope generate, "genblk5[6]" "genblk5[6]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d650ec0 .param/l "k" 0 5 119, +C4<0110>;
v0x56076d652570_0 .net *"_s0", 1 0, L_0x56076d663820;  1 drivers
v0x56076d652650_0 .net *"_s1", 13 0, L_0x56076d6638c0;  1 drivers
v0x56076d652730_0 .net *"_s2", 15 0, L_0x56076d6639e0;  1 drivers
L_0x56076d6639e0 .concat [ 14 2 0 0], L_0x56076d6638c0, L_0x56076d663820;
S_0x56076d652820 .scope generate, "genblk5[7]" "genblk5[7]" 5 119, 5 119 0, S_0x56076d64f780;
 .timescale 0 0;
P_0x56076d652a10 .param/l "k" 0 5 119, +C4<0111>;
v0x56076d652af0_0 .net *"_s0", 1 0, L_0x56076d663df0;  1 drivers
v0x56076d652bd0_0 .net *"_s1", 13 0, L_0x56076d664030;  1 drivers
v0x56076d652cb0_0 .net *"_s2", 15 0, L_0x56076d6641e0;  1 drivers
L_0x56076d6641e0 .concat [ 14 2 0 0], L_0x56076d664030, L_0x56076d663df0;
S_0x56076d6536d0 .scope module, "parallel_mult_inst" "parallel_mult" 2 57, 6 5 0, S_0x56076d5fe2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 128 "din1"
    .port_info 2 /INPUT 64 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 200 "dout"
    .port_info 5 /OUTPUT 8 "dout_valid"
P_0x56076d653850 .param/l "DIN1_WIDTH" 0 6 7, +C4<00000000000000000000000000010000>;
P_0x56076d653890 .param/l "DIN2_WIDTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_0x56076d6538d0 .param/l "DOUT_WIDTH" 0 6 9, +C4<0000000000000000000000000000011001>;
P_0x56076d653910 .param/l "PARALLEL" 0 6 6, +C4<00000000000000000000000000001000>;
v0x56076d65db20_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d65dbe0_0 .net "din1", 127 0, o0x7f3069ef1708;  alias, 0 drivers
v0x56076d65dcc0_0 .net "din2", 63 0, o0x7f3069ef1738;  alias, 0 drivers
v0x56076d65dd80_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d65de20_0 .net "dout", 199 0, L_0x56076d662190;  alias, 1 drivers
v0x56076d65dee0_0 .net "dout_valid", 7 0, L_0x56076d662410;  alias, 1 drivers
L_0x56076d6603c0 .part o0x7f3069ef1708, 0, 16;
L_0x56076d660490 .part o0x7f3069ef1738, 0, 8;
L_0x56076d660720 .part o0x7f3069ef1708, 16, 16;
L_0x56076d6607f0 .part o0x7f3069ef1738, 8, 8;
L_0x56076d660ac0 .part o0x7f3069ef1708, 32, 16;
L_0x56076d660c20 .part o0x7f3069ef1738, 16, 8;
L_0x56076d660f60 .part o0x7f3069ef1708, 48, 16;
L_0x56076d661030 .part o0x7f3069ef1738, 24, 8;
L_0x56076d661320 .part o0x7f3069ef1708, 64, 16;
L_0x56076d6613f0 .part o0x7f3069ef1738, 32, 8;
L_0x56076d6616f0 .part o0x7f3069ef1708, 80, 16;
L_0x56076d6617c0 .part o0x7f3069ef1738, 40, 8;
L_0x56076d661ad0 .part o0x7f3069ef1708, 96, 16;
L_0x56076d661ba0 .part o0x7f3069ef1738, 48, 8;
L_0x56076d661f60 .part o0x7f3069ef1708, 112, 16;
L_0x56076d662030 .part o0x7f3069ef1738, 56, 8;
LS_0x56076d662190_0_0 .concat8 [ 25 25 25 25], v0x56076d654c60_0, v0x56076d655fe0_0, v0x56076d657410_0, v0x56076d6587c0_0;
LS_0x56076d662190_0_4 .concat8 [ 25 25 25 25], v0x56076d659c50_0, v0x56076d65afe0_0, v0x56076d65c3c0_0, v0x56076d65d7a0_0;
L_0x56076d662190 .concat8 [ 100 100 0 0], LS_0x56076d662190_0_0, LS_0x56076d662190_0_4;
LS_0x56076d662410_0_0 .concat8 [ 1 1 1 1], L_0x56076d6602c0, L_0x56076d660620, L_0x56076d6609c0, L_0x56076d660e60;
LS_0x56076d662410_0_4 .concat8 [ 1 1 1 1], L_0x56076d661220, L_0x56076d6615f0, L_0x56076d6619d0, L_0x56076d661e60;
L_0x56076d662410 .concat8 [ 4 4 0 0], LS_0x56076d662410_0_0, LS_0x56076d662410_0_4;
S_0x56076d653bd0 .scope generate, "genblk1[0]" "genblk1[0]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d653de0 .param/l "i" 0 6 20, +C4<00>;
S_0x56076d653ec0 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d653bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d654090 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d6540d0 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d654110 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d654380_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d654440_0 .net "din1", 15 0, L_0x56076d6603c0;  1 drivers
v0x56076d654520_0 .var "din1_reg_0", 15 0;
v0x56076d654610_0 .var "din1_reg_1", 15 0;
v0x56076d6546f0_0 .net "din2", 7 0, L_0x56076d660490;  1 drivers
v0x56076d654820_0 .var "din2_reg_0", 7 0;
v0x56076d654900_0 .var "din2_reg_1", 7 0;
v0x56076d6549e0_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d654aa0_0 .net "dout", 24 0, v0x56076d654c60_0;  1 drivers
v0x56076d654b80_0 .var "dout_reg_0", 24 0;
v0x56076d654c60_0 .var "dout_reg_1", 24 0;
v0x56076d654d40_0 .net "dout_valid", 0 0, L_0x56076d6602c0;  1 drivers
v0x56076d654e00_0 .var "dout_valid_r", 3 0;
L_0x56076d6602c0 .part v0x56076d654e00_0, 3, 1;
S_0x56076d654fa0 .scope generate, "genblk1[1]" "genblk1[1]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d655160 .param/l "i" 0 6 20, +C4<01>;
S_0x56076d655220 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d654fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d6553f0 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d655430 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d655470 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d655740_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d655800_0 .net "din1", 15 0, L_0x56076d660720;  1 drivers
v0x56076d6558e0_0 .var "din1_reg_0", 15 0;
v0x56076d6559d0_0 .var "din1_reg_1", 15 0;
v0x56076d655ab0_0 .net "din2", 7 0, L_0x56076d6607f0;  1 drivers
v0x56076d655be0_0 .var "din2_reg_0", 7 0;
v0x56076d655cc0_0 .var "din2_reg_1", 7 0;
v0x56076d655da0_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d655e40_0 .net "dout", 24 0, v0x56076d655fe0_0;  1 drivers
v0x56076d655f00_0 .var "dout_reg_0", 24 0;
v0x56076d655fe0_0 .var "dout_reg_1", 24 0;
v0x56076d6560c0_0 .net "dout_valid", 0 0, L_0x56076d660620;  1 drivers
v0x56076d656180_0 .var "dout_valid_r", 3 0;
L_0x56076d660620 .part v0x56076d656180_0, 3, 1;
S_0x56076d656320 .scope generate, "genblk1[2]" "genblk1[2]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d6564f0 .param/l "i" 0 6 20, +C4<010>;
S_0x56076d6565b0 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d656320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d656780 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d6567c0 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d656800 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d656b00_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d656bc0_0 .net "din1", 15 0, L_0x56076d660ac0;  1 drivers
v0x56076d656ca0_0 .var "din1_reg_0", 15 0;
v0x56076d656d90_0 .var "din1_reg_1", 15 0;
v0x56076d656e70_0 .net "din2", 7 0, L_0x56076d660c20;  1 drivers
v0x56076d656fa0_0 .var "din2_reg_0", 7 0;
v0x56076d657080_0 .var "din2_reg_1", 7 0;
v0x56076d657160_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d657250_0 .net "dout", 24 0, v0x56076d657410_0;  1 drivers
v0x56076d657330_0 .var "dout_reg_0", 24 0;
v0x56076d657410_0 .var "dout_reg_1", 24 0;
v0x56076d6574f0_0 .net "dout_valid", 0 0, L_0x56076d6609c0;  1 drivers
v0x56076d6575b0_0 .var "dout_valid_r", 3 0;
L_0x56076d6609c0 .part v0x56076d6575b0_0, 3, 1;
S_0x56076d657790 .scope generate, "genblk1[3]" "genblk1[3]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d657930 .param/l "i" 0 6 20, +C4<011>;
S_0x56076d657a10 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d657790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d657be0 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d657c20 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d657c60 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d657f00_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d657fc0_0 .net "din1", 15 0, L_0x56076d660f60;  1 drivers
v0x56076d6580a0_0 .var "din1_reg_0", 15 0;
v0x56076d658190_0 .var "din1_reg_1", 15 0;
v0x56076d658270_0 .net "din2", 7 0, L_0x56076d661030;  1 drivers
v0x56076d6583a0_0 .var "din2_reg_0", 7 0;
v0x56076d658480_0 .var "din2_reg_1", 7 0;
v0x56076d658560_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d658600_0 .net "dout", 24 0, v0x56076d6587c0_0;  1 drivers
v0x56076d6586e0_0 .var "dout_reg_0", 24 0;
v0x56076d6587c0_0 .var "dout_reg_1", 24 0;
v0x56076d6588a0_0 .net "dout_valid", 0 0, L_0x56076d660e60;  1 drivers
v0x56076d658960_0 .var "dout_valid_r", 3 0;
L_0x56076d660e60 .part v0x56076d658960_0, 3, 1;
S_0x56076d658b40 .scope generate, "genblk1[4]" "genblk1[4]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d658d30 .param/l "i" 0 6 20, +C4<0100>;
S_0x56076d658e10 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d658b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d658fe0 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d659020 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d659060 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d659300_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d6593c0_0 .net "din1", 15 0, L_0x56076d661320;  1 drivers
v0x56076d6594a0_0 .var "din1_reg_0", 15 0;
v0x56076d659590_0 .var "din1_reg_1", 15 0;
v0x56076d659670_0 .net "din2", 7 0, L_0x56076d6613f0;  1 drivers
v0x56076d6597a0_0 .var "din2_reg_0", 7 0;
v0x56076d659880_0 .var "din2_reg_1", 7 0;
v0x56076d659960_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d659a00_0 .net "dout", 24 0, v0x56076d659c50_0;  1 drivers
v0x56076d659b70_0 .var "dout_reg_0", 24 0;
v0x56076d659c50_0 .var "dout_reg_1", 24 0;
v0x56076d659d30_0 .net "dout_valid", 0 0, L_0x56076d661220;  1 drivers
v0x56076d659df0_0 .var "dout_valid_r", 3 0;
L_0x56076d661220 .part v0x56076d659df0_0, 3, 1;
S_0x56076d659fd0 .scope generate, "genblk1[5]" "genblk1[5]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d657200 .param/l "i" 0 6 20, +C4<0101>;
S_0x56076d65a200 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d659fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d65a3d0 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d65a410 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d65a450 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d65a720_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d65a7e0_0 .net "din1", 15 0, L_0x56076d6616f0;  1 drivers
v0x56076d65a8c0_0 .var "din1_reg_0", 15 0;
v0x56076d65a9b0_0 .var "din1_reg_1", 15 0;
v0x56076d65aa90_0 .net "din2", 7 0, L_0x56076d6617c0;  1 drivers
v0x56076d65abc0_0 .var "din2_reg_0", 7 0;
v0x56076d65aca0_0 .var "din2_reg_1", 7 0;
v0x56076d65ad80_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d65ae20_0 .net "dout", 24 0, v0x56076d65afe0_0;  1 drivers
v0x56076d65af00_0 .var "dout_reg_0", 24 0;
v0x56076d65afe0_0 .var "dout_reg_1", 24 0;
v0x56076d65b0c0_0 .net "dout_valid", 0 0, L_0x56076d6615f0;  1 drivers
v0x56076d65b180_0 .var "dout_valid_r", 3 0;
L_0x56076d6615f0 .part v0x56076d65b180_0, 3, 1;
S_0x56076d65b360 .scope generate, "genblk1[6]" "genblk1[6]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d65b500 .param/l "i" 0 6 20, +C4<0110>;
S_0x56076d65b5e0 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d65b360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d65b7b0 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d65b7f0 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d65b830 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d65bb00_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d65bbc0_0 .net "din1", 15 0, L_0x56076d661ad0;  1 drivers
v0x56076d65bca0_0 .var "din1_reg_0", 15 0;
v0x56076d65bd90_0 .var "din1_reg_1", 15 0;
v0x56076d65be70_0 .net "din2", 7 0, L_0x56076d661ba0;  1 drivers
v0x56076d65bfa0_0 .var "din2_reg_0", 7 0;
v0x56076d65c080_0 .var "din2_reg_1", 7 0;
v0x56076d65c160_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d65c200_0 .net "dout", 24 0, v0x56076d65c3c0_0;  1 drivers
v0x56076d65c2e0_0 .var "dout_reg_0", 24 0;
v0x56076d65c3c0_0 .var "dout_reg_1", 24 0;
v0x56076d65c4a0_0 .net "dout_valid", 0 0, L_0x56076d6619d0;  1 drivers
v0x56076d65c560_0 .var "dout_valid_r", 3 0;
L_0x56076d6619d0 .part v0x56076d65c560_0, 3, 1;
S_0x56076d65c740 .scope generate, "genblk1[7]" "genblk1[7]" 6 20, 6 20 0, S_0x56076d6536d0;
 .timescale 0 0;
P_0x56076d65c8e0 .param/l "i" 0 6 20, +C4<0111>;
S_0x56076d65c9c0 .scope module, "dsp48_mult_inst" "dsp48_mult" 6 25, 6 40 0, S_0x56076d65c740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "din1"
    .port_info 2 /INPUT 8 "din2"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 25 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x56076d65cb90 .param/l "DIN1_WIDTH" 0 6 41, +C4<00000000000000000000000000010000>;
P_0x56076d65cbd0 .param/l "DIN2_WIDTH" 0 6 42, +C4<00000000000000000000000000001000>;
P_0x56076d65cc10 .param/l "DOUT_WIDTH" 0 6 43, +C4<00000000000000000000000000011001>;
v0x56076d65cee0_0 .net "clk", 0 0, o0x7f3069eee138;  alias, 0 drivers
v0x56076d65cfa0_0 .net "din1", 15 0, L_0x56076d661f60;  1 drivers
v0x56076d65d080_0 .var "din1_reg_0", 15 0;
v0x56076d65d170_0 .var "din1_reg_1", 15 0;
v0x56076d65d250_0 .net "din2", 7 0, L_0x56076d662030;  1 drivers
v0x56076d65d380_0 .var "din2_reg_0", 7 0;
v0x56076d65d460_0 .var "din2_reg_1", 7 0;
v0x56076d65d540_0 .net "din_valid", 0 0, o0x7f3069eefe78;  alias, 0 drivers
v0x56076d65d5e0_0 .net "dout", 24 0, v0x56076d65d7a0_0;  1 drivers
v0x56076d65d6c0_0 .var "dout_reg_0", 24 0;
v0x56076d65d7a0_0 .var "dout_reg_1", 24 0;
v0x56076d65d880_0 .net "dout_valid", 0 0, L_0x56076d661e60;  1 drivers
v0x56076d65d940_0 .var "dout_valid_r", 3 0;
L_0x56076d661e60 .part v0x56076d65d940_0, 3, 1;
    .scope S_0x56076d653ec0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d654520_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x56076d653ec0;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d654610_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x56076d653ec0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d654820_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x56076d653ec0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d654900_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x56076d653ec0;
T_4 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d654b80_0, 0, 25;
    %end;
    .thread T_4;
    .scope S_0x56076d653ec0;
T_5 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d654c60_0, 0, 25;
    %end;
    .thread T_5;
    .scope S_0x56076d653ec0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d654e00_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x56076d653ec0;
T_7 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d654e00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d654e00_0, 4, 5;
    %load/vec4 v0x56076d654e00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d654e00_0, 4, 5;
    %load/vec4 v0x56076d654e00_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d654e00_0, 4, 5;
    %load/vec4 v0x56076d6549e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56076d654440_0;
    %assign/vec4 v0x56076d654520_0, 0;
    %load/vec4 v0x56076d6546f0_0;
    %assign/vec4 v0x56076d654820_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d654e00_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d654e00_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d654520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d654820_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56076d653ec0;
T_8 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d654520_0;
    %assign/vec4 v0x56076d654610_0, 0;
    %load/vec4 v0x56076d654820_0;
    %assign/vec4 v0x56076d654900_0, 0;
    %load/vec4 v0x56076d654610_0;
    %pad/s 25;
    %load/vec4 v0x56076d654900_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d654b80_0, 0;
    %load/vec4 v0x56076d654b80_0;
    %assign/vec4 v0x56076d654c60_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56076d655220;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d6558e0_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x56076d655220;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d6559d0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x56076d655220;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d655be0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x56076d655220;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d655cc0_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x56076d655220;
T_13 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d655f00_0, 0, 25;
    %end;
    .thread T_13;
    .scope S_0x56076d655220;
T_14 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d655fe0_0, 0, 25;
    %end;
    .thread T_14;
    .scope S_0x56076d655220;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d656180_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x56076d655220;
T_16 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d656180_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d656180_0, 4, 5;
    %load/vec4 v0x56076d656180_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d656180_0, 4, 5;
    %load/vec4 v0x56076d656180_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d656180_0, 4, 5;
    %load/vec4 v0x56076d655da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x56076d655800_0;
    %assign/vec4 v0x56076d6558e0_0, 0;
    %load/vec4 v0x56076d655ab0_0;
    %assign/vec4 v0x56076d655be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d656180_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d656180_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d6558e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d655be0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56076d655220;
T_17 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d6558e0_0;
    %assign/vec4 v0x56076d6559d0_0, 0;
    %load/vec4 v0x56076d655be0_0;
    %assign/vec4 v0x56076d655cc0_0, 0;
    %load/vec4 v0x56076d6559d0_0;
    %pad/s 25;
    %load/vec4 v0x56076d655cc0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d655f00_0, 0;
    %load/vec4 v0x56076d655f00_0;
    %assign/vec4 v0x56076d655fe0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56076d6565b0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d656ca0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x56076d6565b0;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d656d90_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x56076d6565b0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d656fa0_0, 0, 8;
    %end;
    .thread T_20;
    .scope S_0x56076d6565b0;
T_21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d657080_0, 0, 8;
    %end;
    .thread T_21;
    .scope S_0x56076d6565b0;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d657330_0, 0, 25;
    %end;
    .thread T_22;
    .scope S_0x56076d6565b0;
T_23 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d657410_0, 0, 25;
    %end;
    .thread T_23;
    .scope S_0x56076d6565b0;
T_24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d6575b0_0, 0, 4;
    %end;
    .thread T_24;
    .scope S_0x56076d6565b0;
T_25 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d6575b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6575b0_0, 4, 5;
    %load/vec4 v0x56076d6575b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6575b0_0, 4, 5;
    %load/vec4 v0x56076d6575b0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6575b0_0, 4, 5;
    %load/vec4 v0x56076d657160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x56076d656bc0_0;
    %assign/vec4 v0x56076d656ca0_0, 0;
    %load/vec4 v0x56076d656e70_0;
    %assign/vec4 v0x56076d656fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6575b0_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6575b0_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d656ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d656fa0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56076d6565b0;
T_26 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d656ca0_0;
    %assign/vec4 v0x56076d656d90_0, 0;
    %load/vec4 v0x56076d656fa0_0;
    %assign/vec4 v0x56076d657080_0, 0;
    %load/vec4 v0x56076d656d90_0;
    %pad/s 25;
    %load/vec4 v0x56076d657080_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d657330_0, 0;
    %load/vec4 v0x56076d657330_0;
    %assign/vec4 v0x56076d657410_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56076d657a10;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d6580a0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x56076d657a10;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d658190_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x56076d657a10;
T_29 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d6583a0_0, 0, 8;
    %end;
    .thread T_29;
    .scope S_0x56076d657a10;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d658480_0, 0, 8;
    %end;
    .thread T_30;
    .scope S_0x56076d657a10;
T_31 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d6586e0_0, 0, 25;
    %end;
    .thread T_31;
    .scope S_0x56076d657a10;
T_32 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d6587c0_0, 0, 25;
    %end;
    .thread T_32;
    .scope S_0x56076d657a10;
T_33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d658960_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_0x56076d657a10;
T_34 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d658960_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d658960_0, 4, 5;
    %load/vec4 v0x56076d658960_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d658960_0, 4, 5;
    %load/vec4 v0x56076d658960_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d658960_0, 4, 5;
    %load/vec4 v0x56076d658560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x56076d657fc0_0;
    %assign/vec4 v0x56076d6580a0_0, 0;
    %load/vec4 v0x56076d658270_0;
    %assign/vec4 v0x56076d6583a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d658960_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d658960_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d6580a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d6583a0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56076d657a10;
T_35 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d6580a0_0;
    %assign/vec4 v0x56076d658190_0, 0;
    %load/vec4 v0x56076d6583a0_0;
    %assign/vec4 v0x56076d658480_0, 0;
    %load/vec4 v0x56076d658190_0;
    %pad/s 25;
    %load/vec4 v0x56076d658480_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d6586e0_0, 0;
    %load/vec4 v0x56076d6586e0_0;
    %assign/vec4 v0x56076d6587c0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x56076d658e10;
T_36 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d6594a0_0, 0, 16;
    %end;
    .thread T_36;
    .scope S_0x56076d658e10;
T_37 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d659590_0, 0, 16;
    %end;
    .thread T_37;
    .scope S_0x56076d658e10;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d6597a0_0, 0, 8;
    %end;
    .thread T_38;
    .scope S_0x56076d658e10;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d659880_0, 0, 8;
    %end;
    .thread T_39;
    .scope S_0x56076d658e10;
T_40 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d659b70_0, 0, 25;
    %end;
    .thread T_40;
    .scope S_0x56076d658e10;
T_41 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d659c50_0, 0, 25;
    %end;
    .thread T_41;
    .scope S_0x56076d658e10;
T_42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d659df0_0, 0, 4;
    %end;
    .thread T_42;
    .scope S_0x56076d658e10;
T_43 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d659df0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d659df0_0, 4, 5;
    %load/vec4 v0x56076d659df0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d659df0_0, 4, 5;
    %load/vec4 v0x56076d659df0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d659df0_0, 4, 5;
    %load/vec4 v0x56076d659960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x56076d6593c0_0;
    %assign/vec4 v0x56076d6594a0_0, 0;
    %load/vec4 v0x56076d659670_0;
    %assign/vec4 v0x56076d6597a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d659df0_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d659df0_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d6594a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d6597a0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x56076d658e10;
T_44 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d6594a0_0;
    %assign/vec4 v0x56076d659590_0, 0;
    %load/vec4 v0x56076d6597a0_0;
    %assign/vec4 v0x56076d659880_0, 0;
    %load/vec4 v0x56076d659590_0;
    %pad/s 25;
    %load/vec4 v0x56076d659880_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d659b70_0, 0;
    %load/vec4 v0x56076d659b70_0;
    %assign/vec4 v0x56076d659c50_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x56076d65a200;
T_45 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65a8c0_0, 0, 16;
    %end;
    .thread T_45;
    .scope S_0x56076d65a200;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65a9b0_0, 0, 16;
    %end;
    .thread T_46;
    .scope S_0x56076d65a200;
T_47 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65abc0_0, 0, 8;
    %end;
    .thread T_47;
    .scope S_0x56076d65a200;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65aca0_0, 0, 8;
    %end;
    .thread T_48;
    .scope S_0x56076d65a200;
T_49 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65af00_0, 0, 25;
    %end;
    .thread T_49;
    .scope S_0x56076d65a200;
T_50 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65afe0_0, 0, 25;
    %end;
    .thread T_50;
    .scope S_0x56076d65a200;
T_51 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d65b180_0, 0, 4;
    %end;
    .thread T_51;
    .scope S_0x56076d65a200;
T_52 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65b180_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65b180_0, 4, 5;
    %load/vec4 v0x56076d65b180_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65b180_0, 4, 5;
    %load/vec4 v0x56076d65b180_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65b180_0, 4, 5;
    %load/vec4 v0x56076d65ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x56076d65a7e0_0;
    %assign/vec4 v0x56076d65a8c0_0, 0;
    %load/vec4 v0x56076d65aa90_0;
    %assign/vec4 v0x56076d65abc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65b180_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65b180_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d65a8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d65abc0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x56076d65a200;
T_53 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65a8c0_0;
    %assign/vec4 v0x56076d65a9b0_0, 0;
    %load/vec4 v0x56076d65abc0_0;
    %assign/vec4 v0x56076d65aca0_0, 0;
    %load/vec4 v0x56076d65a9b0_0;
    %pad/s 25;
    %load/vec4 v0x56076d65aca0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d65af00_0, 0;
    %load/vec4 v0x56076d65af00_0;
    %assign/vec4 v0x56076d65afe0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x56076d65b5e0;
T_54 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65bca0_0, 0, 16;
    %end;
    .thread T_54;
    .scope S_0x56076d65b5e0;
T_55 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65bd90_0, 0, 16;
    %end;
    .thread T_55;
    .scope S_0x56076d65b5e0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65bfa0_0, 0, 8;
    %end;
    .thread T_56;
    .scope S_0x56076d65b5e0;
T_57 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65c080_0, 0, 8;
    %end;
    .thread T_57;
    .scope S_0x56076d65b5e0;
T_58 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65c2e0_0, 0, 25;
    %end;
    .thread T_58;
    .scope S_0x56076d65b5e0;
T_59 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65c3c0_0, 0, 25;
    %end;
    .thread T_59;
    .scope S_0x56076d65b5e0;
T_60 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d65c560_0, 0, 4;
    %end;
    .thread T_60;
    .scope S_0x56076d65b5e0;
T_61 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65c560_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65c560_0, 4, 5;
    %load/vec4 v0x56076d65c560_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65c560_0, 4, 5;
    %load/vec4 v0x56076d65c560_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65c560_0, 4, 5;
    %load/vec4 v0x56076d65c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x56076d65bbc0_0;
    %assign/vec4 v0x56076d65bca0_0, 0;
    %load/vec4 v0x56076d65be70_0;
    %assign/vec4 v0x56076d65bfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65c560_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65c560_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d65bca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d65bfa0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x56076d65b5e0;
T_62 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65bca0_0;
    %assign/vec4 v0x56076d65bd90_0, 0;
    %load/vec4 v0x56076d65bfa0_0;
    %assign/vec4 v0x56076d65c080_0, 0;
    %load/vec4 v0x56076d65bd90_0;
    %pad/s 25;
    %load/vec4 v0x56076d65c080_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d65c2e0_0, 0;
    %load/vec4 v0x56076d65c2e0_0;
    %assign/vec4 v0x56076d65c3c0_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x56076d65c9c0;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65d080_0, 0, 16;
    %end;
    .thread T_63;
    .scope S_0x56076d65c9c0;
T_64 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d65d170_0, 0, 16;
    %end;
    .thread T_64;
    .scope S_0x56076d65c9c0;
T_65 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65d380_0, 0, 8;
    %end;
    .thread T_65;
    .scope S_0x56076d65c9c0;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56076d65d460_0, 0, 8;
    %end;
    .thread T_66;
    .scope S_0x56076d65c9c0;
T_67 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65d6c0_0, 0, 25;
    %end;
    .thread T_67;
    .scope S_0x56076d65c9c0;
T_68 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x56076d65d7a0_0, 0, 25;
    %end;
    .thread T_68;
    .scope S_0x56076d65c9c0;
T_69 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56076d65d940_0, 0, 4;
    %end;
    .thread T_69;
    .scope S_0x56076d65c9c0;
T_70 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65d940_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65d940_0, 4, 5;
    %load/vec4 v0x56076d65d940_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65d940_0, 4, 5;
    %load/vec4 v0x56076d65d940_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65d940_0, 4, 5;
    %load/vec4 v0x56076d65d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x56076d65cfa0_0;
    %assign/vec4 v0x56076d65d080_0, 0;
    %load/vec4 v0x56076d65d250_0;
    %assign/vec4 v0x56076d65d380_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65d940_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d65d940_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56076d65d080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56076d65d380_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x56076d65c9c0;
T_71 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65d080_0;
    %assign/vec4 v0x56076d65d170_0, 0;
    %load/vec4 v0x56076d65d380_0;
    %assign/vec4 v0x56076d65d460_0, 0;
    %load/vec4 v0x56076d65d170_0;
    %pad/s 25;
    %load/vec4 v0x56076d65d460_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x56076d65d6c0_0, 0;
    %load/vec4 v0x56076d65d6c0_0;
    %assign/vec4 v0x56076d65d7a0_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x56076d64fdc0;
T_72 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d64f9a0_0, 0, 16;
    %end;
    .thread T_72;
    .scope S_0x56076d64fdc0;
T_73 ;
    %wait E_0x56076d57d350;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076d6533d0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x56076d6533d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %inv;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d653250_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d64f9a0_0, 4, 5;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 1, 0, 36;
    %part/s 2;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d653250_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d64f9a0_0, 4, 5;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 34;
    %addi 1, 0, 34;
    %muli 25, 0, 34;
    %subi 1, 0, 34;
    %part/s 1;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d6533d0_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %addi 22, 0, 36;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d653250_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d6533d0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d64f9a0_0, 4, 5;
T_73.5 ;
T_73.3 ;
    %load/vec4 v0x56076d6533d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076d6533d0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x56076d64fff0;
T_74 ;
    %wait E_0x56076d57d350;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076d653490_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x56076d653490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x56076d652e60_0;
    %load/vec4 v0x56076d653490_0;
    %pad/s 36;
    %muli 25, 0, 36;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 11, 0, 4;
    %sub;
    %pad/s 38;
    %subi 13, 0, 38;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x56076d653490_0;
    %pad/s 33;
    %muli 14, 0, 33;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x56076d653120_0, 4, 5;
    %load/vec4 v0x56076d653490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56076d653490_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x56076d64f780;
T_75 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56076d653250_0, 0, 16;
    %end;
    .thread T_75;
    .scope S_0x56076d64f780;
T_76 ;
    %pushi/vec4 0, 0, 112;
    %store/vec4 v0x56076d653120_0, 0, 112;
    %end;
    .thread T_76;
    .scope S_0x56076d64f780;
T_77 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d653570_0, 0, 1;
    %end;
    .thread T_77;
    .scope S_0x56076d64f780;
T_78 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d652f40_0;
    %assign/vec4 v0x56076d653570_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x56076d648890;
T_79 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x56076d648ee0_0, 0, 17;
    %end;
    .thread T_79;
    .scope S_0x56076d648890;
T_80 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d648c50_0;
    %pad/s 17;
    %load/vec4 v0x56076d648d10_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x56076d648ee0_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x56076d649360;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x56076d649990_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x56076d649360;
T_82 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d649710_0;
    %pad/s 17;
    %load/vec4 v0x56076d6497f0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x56076d649990_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x56076d649df0;
T_83 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x56076d64a430_0, 0, 17;
    %end;
    .thread T_83;
    .scope S_0x56076d649df0;
T_84 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64a180_0;
    %pad/s 17;
    %load/vec4 v0x56076d64a260_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x56076d64a430_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x56076d64a8b0;
T_85 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x56076d64aec0_0, 0, 17;
    %end;
    .thread T_85;
    .scope S_0x56076d64a8b0;
T_86 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64ac10_0;
    %pad/s 17;
    %load/vec4 v0x56076d64acf0_0;
    %pad/s 17;
    %add;
    %assign/vec4 v0x56076d64aec0_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x56076d64c0c0;
T_87 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x56076d64c700_0, 0, 18;
    %end;
    .thread T_87;
    .scope S_0x56076d64c0c0;
T_88 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64c450_0;
    %pad/s 18;
    %load/vec4 v0x56076d64c530_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x56076d64c700_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_0x56076d64cb80;
T_89 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x56076d64d190_0, 0, 18;
    %end;
    .thread T_89;
    .scope S_0x56076d64cb80;
T_90 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64cee0_0;
    %pad/s 18;
    %load/vec4 v0x56076d64cfc0_0;
    %pad/s 18;
    %add;
    %assign/vec4 v0x56076d64d190_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x56076d64dc70;
T_91 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56076d64e2d0_0, 0, 19;
    %end;
    .thread T_91;
    .scope S_0x56076d64dc70;
T_92 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64e020_0;
    %pad/s 19;
    %load/vec4 v0x56076d64e100_0;
    %pad/s 19;
    %add;
    %assign/vec4 v0x56076d64e2d0_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x56076d64d720;
T_93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d64e540_0, 0, 1;
    %end;
    .thread T_93;
    .scope S_0x56076d64d720;
T_94 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64e540_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x56076d64e7c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x56076d64e540_0, 0;
    %jmp T_94;
    .thread T_94;
    .scope S_0x56076d64b300;
T_95 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56076d64ec00_0, 0, 2;
    %end;
    .thread T_95;
    .scope S_0x56076d64b300;
T_96 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64ec00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x56076d64eee0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x56076d64ec00_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x56076d5fa1c0;
T_97 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56076d64f2f0_0, 0, 3;
    %end;
    .thread T_97;
    .scope S_0x56076d5fa1c0;
T_98 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d64f2f0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x56076d64f510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 3;
    %assign/vec4 v0x56076d64f2f0_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x56076d5f21e0;
T_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076d60dc10_0, 0, 32;
    %end;
    .thread T_99;
    .scope S_0x56076d5f21e0;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d6479c0_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x56076d5f21e0;
T_101 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56076d6475e0_0, 0, 2;
    %end;
    .thread T_101;
    .scope S_0x56076d5f21e0;
T_102 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d647900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076d6479c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56076d60dc10_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x56076d6472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x56076d6471e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x56076d62acd0_0;
    %assign/vec4 v0x56076d60dc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56076d6479c0_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x56076d647120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x56076d60dc10_0;
    %load/vec4 v0x56076d62acd0_0;
    %add;
    %assign/vec4 v0x56076d60dc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56076d6479c0_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x56076d60dc10_0;
    %load/vec4 v0x56076d62acd0_0;
    %add;
    %assign/vec4 v0x56076d60dc10_0, 0;
T_102.7 ;
T_102.5 ;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x56076d5f21e0;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d6476c0_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x56076d5f21e0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d647780_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x56076d5f21e0;
T_105 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d647840_0, 0, 1;
    %end;
    .thread T_105;
    .scope S_0x56076d5f21e0;
T_106 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d60dc10_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x56076d6476c0_0, 0;
    %load/vec4 v0x56076d647040_0;
    %parti/s 1, 18, 6;
    %assign/vec4 v0x56076d647780_0, 0;
    %load/vec4 v0x56076d6471e0_0;
    %assign/vec4 v0x56076d647840_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x56076d5f21e0;
T_107 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d647900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56076d6475e0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x56076d6472a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x56076d647840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56076d6475e0_0, 0;
    %jmp T_107.5;
T_107.4 ;
    %load/vec4 v0x56076d60dc10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56076d6476c0_0;
    %inv;
    %load/vec4 v0x56076d647780_0;
    %inv;
    %and;
    %and;
    %load/vec4 v0x56076d6475e0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6475e0_0, 4, 5;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x56076d60dc10_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x56076d6476c0_0;
    %load/vec4 v0x56076d647780_0;
    %and;
    %and;
    %load/vec4 v0x56076d6475e0_0;
    %or/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x56076d6475e0_0, 4, 5;
    %jmp T_107.9;
T_107.8 ;
    %load/vec4 v0x56076d6475e0_0;
    %assign/vec4 v0x56076d6475e0_0, 0;
T_107.9 ;
T_107.7 ;
T_107.5 ;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x56076d5f21e0;
T_108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076d647440_0, 0, 32;
    %end;
    .thread T_108;
    .scope S_0x56076d5f21e0;
T_109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56076d62ad70_0, 0, 32;
    %end;
    .thread T_109;
    .scope S_0x56076d5f21e0;
T_110 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d647b90_0, 0, 1;
    %end;
    .thread T_110;
    .scope S_0x56076d5f21e0;
T_111 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d647c50_0, 0, 1;
    %end;
    .thread T_111;
    .scope S_0x56076d5f21e0;
T_112 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d6479c0_0;
    %assign/vec4 v0x56076d647b90_0, 0;
    %load/vec4 v0x56076d647b90_0;
    %assign/vec4 v0x56076d647c50_0, 0;
    %load/vec4 v0x56076d60dc10_0;
    %assign/vec4 v0x56076d62ad70_0, 0;
    %load/vec4 v0x56076d647b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x56076d6475e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x56076d647440_0, 0;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x56076d6475e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x56076d647440_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x56076d62ad70_0;
    %assign/vec4 v0x56076d647440_0, 0;
T_112.5 ;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x56076d647440_0;
    %assign/vec4 v0x56076d647440_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x56076d5fe2a0;
T_113 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x56076d65ff70_0, 0, 7;
    %end;
    .thread T_113;
    .scope S_0x56076d5fe2a0;
T_114 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x56076d660010_0, 0, 7;
    %end;
    .thread T_114;
    .scope S_0x56076d5fe2a0;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56076d65f1c0_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x56076d5fe2a0;
T_116 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x56076d65f030_0, 0, 19;
    %end;
    .thread T_116;
    .scope S_0x56076d5fe2a0;
T_117 ;
    %wait E_0x56076d57d350;
    %load/vec4 v0x56076d65ff70_0;
    %assign/vec4 v0x56076d660010_0, 0;
    %load/vec4 v0x56076d65fe00_0;
    %assign/vec4 v0x56076d65f1c0_0, 0;
    %load/vec4 v0x56076d65fb50_0;
    %assign/vec4 v0x56076d65f030_0, 0;
    %load/vec4 v0x56076d65f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 63, 0, 7;
    %assign/vec4 v0x56076d65ff70_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x56076d65fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x56076d65ff70_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_117.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x56076d65ff70_0, 0;
    %jmp T_117.5;
T_117.4 ;
    %load/vec4 v0x56076d65ff70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x56076d65ff70_0, 0;
T_117.5 ;
    %jmp T_117.3;
T_117.2 ;
    %load/vec4 v0x56076d65ff70_0;
    %assign/vec4 v0x56076d65ff70_0, 0;
T_117.3 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "parallel_macc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/accumulator/acc.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/adder_tree/adder_tree.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/signed_cast/signed_cast.v";
    "/home/seba/Workspace/verilog_codes/dev/nn/neuron_v3/parallel_mult/parallel_mult.v";
