Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "X:/16-bit_computer/verilog/test_memController_isim_beh.exe" -prj "X:/16-bit_computer/verilog/test_memController_beh.prj" "work.test_memController" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "X:/16-bit_computer/verilog/vga_output.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/vga_counter.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/RAMplz.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/pixel_generator.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/vga_display.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/memController.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/Core.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/clkBuffer.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/computer.v" into library work
Analyzing Verilog file "X:/16-bit_computer/verilog/test_memController.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IBUFG
Compiling module BUFG
Compiling module clkBuffer
Compiling module Core
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAMplz
Compiling module memController_default
Compiling module vga_counter_default
Compiling module pixel_generator_default
Compiling module vga_output_default
Compiling module vga_display
Compiling module computer
Compiling module test_memController
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable X:/16-bit_computer/verilog/test_memController_isim_beh.exe
Fuse Memory Usage: 32440 KB
Fuse CPU Usage: 718 ms
