===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2276 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2180 ( 14.5%)    0.2180 ( 17.8%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1808 ( 12.1%)    0.1808 ( 14.7%)    Parse modules
    0.0341 (  2.3%)    0.0341 (  2.8%)    Verify circuit
    1.1162 ( 74.4%)    0.8437 ( 68.7%)  'firrtl.circuit' Pipeline
    0.0312 (  2.1%)    0.0312 (  2.5%)    LowerFIRRTLAnnotations
    0.1599 ( 10.7%)    0.0874 (  7.1%)    'firrtl.module' Pipeline
    0.0572 (  3.8%)    0.0321 (  2.6%)      DropName
    0.1027 (  6.8%)    0.0553 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0068 (  0.5%)    0.0068 (  0.6%)    'firrtl.module' Pipeline
    0.0068 (  0.5%)    0.0068 (  0.6%)      LowerCHIRRTLPass
    0.0116 (  0.8%)    0.0116 (  0.9%)    InferWidths
    0.0296 (  2.0%)    0.0296 (  2.4%)    MemToRegOfVec
    0.0525 (  3.5%)    0.0525 (  4.3%)    InferResets
    0.0049 (  0.3%)    0.0049 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0082 (  0.5%)    0.0082 (  0.7%)    WireDFT
    0.0404 (  2.7%)    0.0225 (  1.8%)    'firrtl.module' Pipeline
    0.0404 (  2.7%)    0.0225 (  1.8%)      FlattenMemory
    0.1217 (  8.1%)    0.1217 (  9.9%)    LowerFIRRTLTypes
    0.0654 (  4.4%)    0.0367 (  3.0%)    'firrtl.module' Pipeline
    0.0636 (  4.2%)    0.0357 (  2.9%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0258 (  1.7%)    0.0258 (  2.1%)    Inliner
    0.0194 (  1.3%)    0.0194 (  1.6%)    'firrtl.module' Pipeline
    0.0194 (  1.3%)    0.0194 (  1.6%)      RandomizeRegisterInit
    0.0109 (  0.7%)    0.0109 (  0.9%)    CheckCombCycles
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1512 ( 10.1%)    0.1512 ( 12.3%)    'firrtl.module' Pipeline
    0.1432 (  9.5%)    0.1432 ( 11.7%)      Canonicalizer
    0.0079 (  0.5%)    0.0079 (  0.6%)      InferReadWrite
    0.0033 (  0.2%)    0.0033 (  0.3%)    PrefixModules
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0245 (  1.6%)    0.0245 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0088 (  0.6%)    0.0088 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0008 (  0.1%)    0.0008 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0120 (  0.8%)    0.0120 (  1.0%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1079 (  7.2%)    0.1079 (  8.8%)    'firrtl.module' Pipeline
    0.0070 (  0.5%)    0.0070 (  0.6%)      DropName
    0.1008 (  6.7%)    0.1008 (  8.2%)      Canonicalizer
    0.0129 (  0.9%)    0.0129 (  1.1%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0013 (  0.1%)    0.0013 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0060 (  0.4%)    0.0060 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0301 (  2.0%)    0.0301 (  2.5%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0418 (  2.8%)    0.0418 (  3.4%)  'hw.module' Pipeline
    0.0082 (  0.5%)    0.0082 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0144 (  1.0%)    0.0144 (  1.2%)    Canonicalizer
    0.0052 (  0.3%)    0.0052 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0140 (  0.9%)    0.0140 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0346 (  2.3%)    0.0346 (  2.8%)  'hw.module' Pipeline
    0.0116 (  0.8%)    0.0116 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0112 (  0.7%)    0.0112 (  0.9%)    Canonicalizer
    0.0076 (  0.5%)    0.0076 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0042 (  0.3%)    0.0042 (  0.3%)    HWCleanup
    0.0065 (  0.4%)    0.0065 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0062 (  0.4%)    0.0062 (  0.5%)    PrettifyVerilog
    0.0053 (  0.4%)    0.0053 (  0.4%)  StripDebugInfoWithPred
    0.0437 (  2.9%)    0.0437 (  3.6%)  ExportVerilog
    0.0132 (  0.9%)    0.0132 (  1.1%)  'builtin.module' Pipeline
    0.0123 (  0.8%)    0.0123 (  1.0%)    'hw.module' Pipeline
    0.0123 (  0.8%)    0.0123 (  1.0%)      PrepareForEmission
   -0.0118 ( -0.8%)   -0.0118 ( -1.0%)  Rest
    1.5001 (100.0%)    1.2276 (100.0%)  Total

{
  totalTime: 1.237,
  maxMemory: 71880704
}
