$date
	Sat Oct 22 23:05:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#455056
b1101 !
1"
#455058
b1101 &
b1101 %
1$
#455059
0"
#455062
b101000 &
b101000 %
#455066
b10100 &
b10100 %
#455070
b1010 &
b1010 %
#455074
b101 &
b101 %
#455078
b10000 &
b10000 %
#455082
b1000 &
b1000 %
#455086
b100 &
b100 %
#455090
b10 &
b10 %
#455094
b1 &
1#
b1 %
#455098
b0 &
b0 %
0#
0$
#1435870
b11100 &
b11100 %
1$
b11100 !
1"
#1435871
0"
#1435874
b1110 &
b1110 %
#1435878
b111 &
b111 %
#1435882
b10110 &
b10110 %
#1435886
b1011 &
b1011 %
#1435890
b100010 &
b100010 %
#1435894
b10001 &
b10001 %
#1435898
b110100 &
b110100 %
#1435902
b11010 &
b11010 %
#1435906
b1101 &
b1101 %
#1435910
b101000 &
b101000 %
#1435914
b10100 &
b10100 %
#1435918
b1010 &
b1010 %
#1435922
b101 &
b101 %
#1435926
b10000 &
b10000 %
#1435930
b1000 &
b1000 %
#1435934
b100 &
b100 %
#1435938
b10 &
b10 %
#1435942
b1 &
1#
b1 %
#1435946
b0 &
b0 %
0#
0$
#2431859
b1000 !
1"
#2431862
b1000 &
b1000 %
1$
#2431863
0"
#2431866
b100 &
b100 %
#2431870
b10 &
b10 %
#2431874
b1 &
b1 %
1#
#2431878
b0 &
0#
b0 %
0$
#4500012
