void F_1 ( int V_1 , T_1 V_2 )\r\n{\r\nT_1 V_3 = 0 , V_4 = V_2 ;\r\nswitch ( V_1 ) {\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_2 & V_7 )\r\nV_3 |= V_7 ;\r\nelse\r\nV_3 &= ~ V_7 ;\r\nif ( V_2 & V_8 )\r\nV_3 |= V_8 ;\r\nelse\r\nV_3 &= ~ V_8 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_9 :\r\nif ( V_2 & V_10 ) {\r\nF_2 ( F_5 ( V_11 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_12 ) {\r\nV_4 = ( V_4 & 0x0000ffff ) | V_12 ;\r\nF_4 ( F_5 ( V_11 ) , V_3 , V_4 ) ;\r\n}\r\n}\r\nbreak;\r\ncase V_13 :\r\nif ( V_2 == V_14 ) {\r\nF_2 ( F_6 ( V_15 ) , & V_3 , & V_4 ) ;\r\nV_4 |= V_16 ;\r\nF_4 ( F_6 ( V_15 ) , V_3 , V_4 ) ;\r\n} else if ( ( V_2 & 0x01 ) == 0x00 ) {\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_4 = V_2 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nV_2 &= 0xfffffff0 ;\r\nV_3 = 0x40000000 | ( ( V_2 & 0xff000000 ) >> 24 ) ;\r\nV_4 = 0x000fffff | ( ( V_2 & 0x00fff000 ) << 8 ) ;\r\nF_4 ( F_7 ( V_17 ) , V_3 , V_4 ) ;\r\n}\r\nbreak;\r\ncase V_18 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_3 &= 0x003f0000 ;\r\nV_3 |= ( V_2 & 0x3f ) << 16 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ncase V_19 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_3 &= ~ 0x00003f00 ;\r\nV_3 |= V_2 & 0x00003f00 ;\r\nF_4 ( F_3 ( V_6 ) , V_3 , V_4 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nT_1 F_8 ( int V_1 )\r\n{\r\nT_1 V_20 = 0 ;\r\nT_1 V_3 , V_4 ;\r\nswitch ( V_1 ) {\r\ncase V_21 :\r\nV_20 =\r\nF_9 ( V_22 , V_23 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nif ( V_3 & V_7 )\r\nV_20 |= V_7 ;\r\nif ( V_3 & V_8 )\r\nV_20 |= V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_20 |= V_24 ;\r\nV_20 |= V_25 ;\r\nF_2 ( F_5 ( V_11 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_12 )\r\nV_20 |= V_10 ;\r\nV_20 |= V_26 ;\r\nbreak;\r\ncase V_27 :\r\nF_2 ( F_3 ( V_28 ) , & V_3 , & V_4 ) ;\r\nV_20 = V_4 & 0x000000ff ;\r\nV_20 |= ( V_29 << 8 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_20 =\r\nF_10 ( V_31 ,\r\nV_32 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_2 ( F_6 ( V_15 ) , & V_3 , & V_4 ) ;\r\nif ( V_4 & V_16 ) {\r\nV_20 = V_33 |\r\nV_34 ;\r\nV_4 &= ~ V_16 ;\r\nF_4 ( F_6 ( V_15 ) , V_3 , V_4 ) ;\r\n} else {\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_20 = V_4 & 0xfffff000 ;\r\n}\r\nbreak;\r\ncase V_35 :\r\nV_20 = V_36 ;\r\nbreak;\r\ncase V_37 :\r\nV_20 =\r\nF_9 ( V_38 , V_39 ) ;\r\nbreak;\r\ncase V_40 :\r\nV_20 = V_41 ;\r\nbreak;\r\ncase V_42 :\r\nV_20 = V_43 ;\r\nbreak;\r\ncase V_44 :\r\nV_20 =\r\nF_11 ( V_45 , V_46 ) ;\r\nbreak;\r\ncase V_18 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_20 = ( V_3 & 0x003f0000 ) >> 16 ;\r\nbreak;\r\ncase V_47 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_20 = ( V_3 & 0x3f000000 ) >> 24 ;\r\nbreak;\r\ncase V_19 :\r\nF_2 ( F_3 ( V_6 ) , & V_3 , & V_4 ) ;\r\nV_20 = V_3 & 0x00003f00 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_20 ;\r\n}
