From 78b3d62be1a3093001f6042c9d3cd190d69923be Mon Sep 17 00:00:00 2001
From: Brian Viele <viele@zee.aero>
Date: Fri, 16 Nov 2012 21:40:46 -0800
Subject: [PATCH 1/3] ARM: imx: Enable UART1 for Sabrelite

This updates the device tree for the sabrelite to enable UART1 pads in the USDHC3 configuration

Signed-off-by: Brian Viele <viele@zee.aero>
---
 arch/arm/boot/dts/imx6q-sabrelite.dts |    5 +++++
 arch/arm/boot/dts/imx6q.dtsi          |    7 +++++++
 2 files changed, 12 insertions(+)

diff --git a/arch/arm/boot/dts/imx6q-sabrelite.dts b/arch/arm/boot/dts/imx6q-sabrelite.dts
index d152328..daa2946 100644
--- a/arch/arm/boot/dts/imx6q-sabrelite.dts
+++ b/arch/arm/boot/dts/imx6q-sabrelite.dts
@@ -24,6 +24,11 @@
 	soc {
 		aips-bus@02000000 { /* AIPS1 */
 			spba-bus@02000000 {
+				uart1: serial@02020000 {
+					pinctrl-names = "default";
+					pinctrl-0 = <&pinctrl_uart1_2>;
+					status = "okay";
+				};
 				ecspi@02008000 { /* eCSPI1 */
 					fsl,spi-num-chipselects = <1>;
 					cs-gpios = <&gpio3 19 0>;
diff --git a/arch/arm/boot/dts/imx6q.dtsi b/arch/arm/boot/dts/imx6q.dtsi
index d6265ca..7abd714 100644
--- a/arch/arm/boot/dts/imx6q.dtsi
+++ b/arch/arm/boot/dts/imx6q.dtsi
@@ -679,6 +679,13 @@
 							1148 0x1b0b1	/* MX6Q_PAD_CSI0_DAT11__UART1_RXD */
 						>;
 					};
+
+					pinctrl_uart1_2: uart1grp-2 {
+						fsl,pins = <
+							1250 0x1b0b1	/* MX6Q_PAD_SD3_DAT7__UART1_TXD   */
+							1242 0x1b0b1	/* MX6Q_PAD_SD3_DAT6__UART1_RXD   */
+						>;
+					};
 				};
 
 				uart2 {
-- 
1.7.10.4

