/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [64:0] _01_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [38:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[3] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_2z[34] | celloutsig_0_0z));
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_0z[3];
  assign celloutsig_1_17z = ~(celloutsig_1_8z ^ celloutsig_1_2z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_6z[10:9], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 65'h00000000000000000;
    else _01_ <= { in_data[188:138], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_8z } & { _00_[2:0], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_16z } && { in_data[177:168], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_8z = ! in_data[86:76];
  assign celloutsig_1_11z = _01_[11:8] % { 1'h1, _01_[35:33] };
  assign celloutsig_0_16z = celloutsig_0_7z[2:0] !== { celloutsig_0_6z[4], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_4z = ~ { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_9z[6:5], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[36] & in_data[66];
  assign celloutsig_0_3z = celloutsig_0_1z & in_data[6];
  assign celloutsig_1_16z = celloutsig_1_11z[3] & in_data[103];
  assign celloutsig_0_5z = celloutsig_0_3z & celloutsig_0_2z[22];
  assign celloutsig_0_18z = celloutsig_0_9z[3] & celloutsig_0_15z[1];
  assign celloutsig_1_3z = celloutsig_1_0z[2] & celloutsig_1_1z[3];
  assign celloutsig_0_17z = | { celloutsig_0_1z, in_data[35:26] };
  assign celloutsig_1_2z = ^ { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_2z[32:22] << { celloutsig_0_2z[37:28], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_2z[25:6], celloutsig_0_8z } << { celloutsig_0_2z[9:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_15z = celloutsig_0_12z[4:2] << _00_[7:5];
  assign celloutsig_1_0z = in_data[125:122] << in_data[105:102];
  assign celloutsig_1_1z = in_data[116:112] << { celloutsig_1_0z[1], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[87:50], celloutsig_0_0z } >> { in_data[42:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z[11], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } <<< { celloutsig_0_2z[17:15], celloutsig_0_5z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:0] <<< { _00_[5:0], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_7z = celloutsig_1_1z[4:1] <<< { in_data[134:133], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_19z = celloutsig_0_2z[37:32] - { celloutsig_0_7z[3:1], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_7z } - { celloutsig_1_7z[3:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
