

================================================================
== Vivado HLS Report for 'RC_RECEIVER'
================================================================
* Date:           Sun May 19 18:22:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|     256|    260|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    476|
|Register         |        -|      -|      82|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      0|     338|    814|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |RC_RECEIVER_CTRL_s_axi_U  |RC_RECEIVER_CTRL_s_axi  |        0|      0|   36|   40|
    |RC_RECEIVER_DATA_s_axi_U  |RC_RECEIVER_DATA_s_axi  |        2|      0|  110|  110|
    |RC_RECEIVER_TEST_s_axi_U  |RC_RECEIVER_TEST_s_axi  |        8|      0|  110|  110|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       10|      0|  256|  260|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_709_p2    |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_686_p2    |     +    |      0|  0|  15|           8|           1|
    |or_cond_fu_677_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_1_fu_672_p2    |   icmp   |      0|  0|  11|           8|           4|
    |tmp_5_fu_662_p2    |   icmp   |      0|  0|  11|           8|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  78|          57|           8|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |SBUS_data_address0  |  113|         24|    5|        120|
    |ap_NS_fsm           |  121|         26|    1|         26|
    |norm_out_address0   |  121|         26|   12|        312|
    |norm_out_d0         |  121|         26|   32|        832|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  476|        102|   50|       1290|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |SBUS_data_load_21_reg_837  |   8|   0|    8|          0|
    |SBUS_data_load_reg_726     |   8|   0|    8|          0|
    |ap_CS_fsm                  |  25|   0|   25|          0|
    |errors                     |   8|   0|    8|          0|
    |lost                       |  32|   0|   32|          0|
    |tmp_5_reg_847              |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  82|   0|   82|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_AWADDR   |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_ARADDR   |  in |    4|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |     CTRL     |  return void |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |     CTRL     |  return void |
|s_axi_DATA_AWVALID  |  in |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_AWREADY  | out |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_AWADDR   |  in |    6|    s_axi   |     DATA     |     array    |
|s_axi_DATA_WVALID   |  in |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_WREADY   | out |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_WDATA    |  in |   32|    s_axi   |     DATA     |     array    |
|s_axi_DATA_WSTRB    |  in |    4|    s_axi   |     DATA     |     array    |
|s_axi_DATA_ARVALID  |  in |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_ARREADY  | out |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_ARADDR   |  in |    6|    s_axi   |     DATA     |     array    |
|s_axi_DATA_RVALID   | out |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_RREADY   |  in |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_RDATA    | out |   32|    s_axi   |     DATA     |     array    |
|s_axi_DATA_RRESP    | out |    2|    s_axi   |     DATA     |     array    |
|s_axi_DATA_BVALID   | out |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_BREADY   |  in |    1|    s_axi   |     DATA     |     array    |
|s_axi_DATA_BRESP    | out |    2|    s_axi   |     DATA     |     array    |
|s_axi_TEST_AWVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA    |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB    |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID  |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY  | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR   |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA    | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP    | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID   | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY   |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP    | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |  RC_RECEIVER | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  RC_RECEIVER | return value |
|interrupt           | out |    1| ap_ctrl_hs |  RC_RECEIVER | return value |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 25, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 27 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 28 'getelementptr' 'norm_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "store i32 15, i32* %norm_out_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 29 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 30 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = zext i8 %SBUS_data_load to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 31 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 32 'getelementptr' 'norm_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.25ns)   --->   "store i32 %tmp_3, i32* %norm_out_addr, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 34 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 35 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 36 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3_1 = zext i8 %SBUS_data_load_1 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 37 'zext' 'tmp_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 38 'getelementptr' 'norm_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "store i32 %tmp_3_1, i32* %norm_out_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 40 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 41 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 42 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3_2 = zext i8 %SBUS_data_load_2 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 43 'zext' 'tmp_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 44 'getelementptr' 'norm_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.25ns)   --->   "store i32 %tmp_3_2, i32* %norm_out_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 45 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 46 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 47 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 48 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 48 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3_3 = zext i8 %SBUS_data_load_3 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 49 'zext' 'tmp_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 50 'getelementptr' 'norm_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (3.25ns)   --->   "store i32 %tmp_3_3, i32* %norm_out_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 51 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 52 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 53 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 54 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_4 = zext i8 %SBUS_data_load_4 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 55 'zext' 'tmp_3_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 56 'getelementptr' 'norm_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store i32 %tmp_3_4, i32* %norm_out_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 58 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 59 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 60 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 60 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3_5 = zext i8 %SBUS_data_load_5 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 61 'zext' 'tmp_3_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 62 'getelementptr' 'norm_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (3.25ns)   --->   "store i32 %tmp_3_5, i32* %norm_out_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 64 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 65 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 66 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 66 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_6 = zext i8 %SBUS_data_load_6 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 67 'zext' 'tmp_3_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 68 'getelementptr' 'norm_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (3.25ns)   --->   "store i32 %tmp_3_6, i32* %norm_out_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 70 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 71 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 72 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 72 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3_7 = zext i8 %SBUS_data_load_7 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 73 'zext' 'tmp_3_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 74 'getelementptr' 'norm_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.25ns)   --->   "store i32 %tmp_3_7, i32* %norm_out_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 75 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 76 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 77 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 78 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 78 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3_s = zext i8 %SBUS_data_load_8 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 79 'zext' 'tmp_3_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 80 'getelementptr' 'norm_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (3.25ns)   --->   "store i32 %tmp_3_s, i32* %norm_out_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 82 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 83 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 84 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 84 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3_8 = zext i8 %SBUS_data_load_9 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 85 'zext' 'tmp_3_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 86 'getelementptr' 'norm_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %tmp_3_8, i32* %norm_out_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 88 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 89 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 90 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 90 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3_9 = zext i8 %SBUS_data_load_10 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 91 'zext' 'tmp_3_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 92 'getelementptr' 'norm_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %tmp_3_9, i32* %norm_out_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 94 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 95 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 96 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 96 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3_10 = zext i8 %SBUS_data_load_11 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 97 'zext' 'tmp_3_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 98 'getelementptr' 'norm_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (3.25ns)   --->   "store i32 %tmp_3_10, i32* %norm_out_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 100 'getelementptr' 'SBUS_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 101 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 102 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 102 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_3_11 = zext i8 %SBUS_data_load_12 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 103 'zext' 'tmp_3_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 104 'getelementptr' 'norm_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %tmp_3_11, i32* %norm_out_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 106 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 107 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 108 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 108 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3_12 = zext i8 %SBUS_data_load_13 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 109 'zext' 'tmp_3_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 110 'getelementptr' 'norm_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %tmp_3_12, i32* %norm_out_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 112 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 113 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 114 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 114 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_3_13 = zext i8 %SBUS_data_load_14 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 115 'zext' 'tmp_3_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 116 'getelementptr' 'norm_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (3.25ns)   --->   "store i32 %tmp_3_13, i32* %norm_out_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 118 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 119 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 120 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 120 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_3_14 = zext i8 %SBUS_data_load_15 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 121 'zext' 'tmp_3_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 122 'getelementptr' 'norm_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (3.25ns)   --->   "store i32 %tmp_3_14, i32* %norm_out_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 123 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 124 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 125 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 126 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 126 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3_15 = zext i8 %SBUS_data_load_16 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 127 'zext' 'tmp_3_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 128 'getelementptr' 'norm_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %tmp_3_15, i32* %norm_out_addr_18, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 130 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 131 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 132 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 132 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3_16 = zext i8 %SBUS_data_load_17 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 133 'zext' 'tmp_3_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 134 'getelementptr' 'norm_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (3.25ns)   --->   "store i32 %tmp_3_16, i32* %norm_out_addr_19, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 135 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 136 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 137 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 138 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 138 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_3_17 = zext i8 %SBUS_data_load_18 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 139 'zext' 'tmp_3_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 140 'getelementptr' 'norm_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (3.25ns)   --->   "store i32 %tmp_3_17, i32* %norm_out_addr_20, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 141 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 142 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 143 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 144 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 144 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_3_18 = zext i8 %SBUS_data_load_19 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 145 'zext' 'tmp_3_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 146 'getelementptr' 'norm_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (3.25ns)   --->   "store i32 %tmp_3_18, i32* %norm_out_addr_21, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 148 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 149 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 150 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 150 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_3_19 = zext i8 %SBUS_data_load_20 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 151 'zext' 'tmp_3_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 152 'getelementptr' 'norm_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (3.25ns)   --->   "store i32 %tmp_3_19, i32* %norm_out_addr_22, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 153 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 154 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 155 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 156 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 156 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_3_20 = zext i8 %SBUS_data_load_21 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 157 'zext' 'tmp_3_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 158 'getelementptr' 'norm_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (3.25ns)   --->   "store i32 %tmp_3_20, i32* %norm_out_addr_23, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 160 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 161 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 162 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 162 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3_21 = zext i8 %SBUS_data_load_22 to i32" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 163 'zext' 'tmp_3_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 164 'getelementptr' 'norm_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (3.25ns)   --->   "store i32 %tmp_3_21, i32* %norm_out_addr_24, align 4" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 165 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 166 [1/1] (1.55ns)   --->   "%tmp_5 = icmp eq i8 %SBUS_data_load_22, 0" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 166 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data) nounwind, !map !20"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out) nounwind, !map !26"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind"   --->   Operation 169 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:7]   --->   Operation 170 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:9]   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [5 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str5, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 176 'getelementptr' 'norm_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = sext i8 %SBUS_data_load to i32" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 177 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (3.25ns)   --->   "store i32 %tmp, i32* %norm_out_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 179 [1/1] (1.55ns)   --->   "%tmp_1 = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 179 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_1, %tmp_5" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 180 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.0, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%errors_load = load i8* @errors, align 1" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 182 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (1.91ns)   --->   "%tmp_6 = add i8 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 183 'add' 'tmp_6' <Predicate = (!or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "store i8 %tmp_6, i8* @errors, align 1" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 184 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 185 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_21, i32 2)" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 186 'bitselect' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge3" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 187 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 188 'load' 'lost_load' <Predicate = (or_cond & tmp_2)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (2.55ns)   --->   "%tmp_4 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 189 'add' 'tmp_4' <Predicate = (or_cond & tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "store i32 %tmp_4, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 190 'store' <Predicate = (or_cond & tmp_2)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge3" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 191 'br' <Predicate = (or_cond & tmp_2)> <Delay = 0.00>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "br label %2" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 192 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 193 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SBUS_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ norm_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ lost]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ errors]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
SBUS_data_addr    (getelementptr) [ 00100000000000000000000000]
norm_out_addr_8   (getelementptr) [ 00000000000000000000000000]
StgValue_29       (store        ) [ 00000000000000000000000000]
SBUS_data_load    (load         ) [ 00011111111111111111111111]
tmp_3             (zext         ) [ 00000000000000000000000000]
norm_out_addr     (getelementptr) [ 00000000000000000000000000]
StgValue_33       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_1  (getelementptr) [ 00010000000000000000000000]
SBUS_data_load_1  (load         ) [ 00000000000000000000000000]
tmp_3_1           (zext         ) [ 00000000000000000000000000]
norm_out_addr_1   (getelementptr) [ 00000000000000000000000000]
StgValue_39       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_2  (getelementptr) [ 00001000000000000000000000]
SBUS_data_load_2  (load         ) [ 00000000000000000000000000]
tmp_3_2           (zext         ) [ 00000000000000000000000000]
norm_out_addr_2   (getelementptr) [ 00000000000000000000000000]
StgValue_45       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_3  (getelementptr) [ 00000100000000000000000000]
SBUS_data_load_3  (load         ) [ 00000000000000000000000000]
tmp_3_3           (zext         ) [ 00000000000000000000000000]
norm_out_addr_3   (getelementptr) [ 00000000000000000000000000]
StgValue_51       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_4  (getelementptr) [ 00000010000000000000000000]
SBUS_data_load_4  (load         ) [ 00000000000000000000000000]
tmp_3_4           (zext         ) [ 00000000000000000000000000]
norm_out_addr_4   (getelementptr) [ 00000000000000000000000000]
StgValue_57       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_5  (getelementptr) [ 00000001000000000000000000]
SBUS_data_load_5  (load         ) [ 00000000000000000000000000]
tmp_3_5           (zext         ) [ 00000000000000000000000000]
norm_out_addr_5   (getelementptr) [ 00000000000000000000000000]
StgValue_63       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_6  (getelementptr) [ 00000000100000000000000000]
SBUS_data_load_6  (load         ) [ 00000000000000000000000000]
tmp_3_6           (zext         ) [ 00000000000000000000000000]
norm_out_addr_6   (getelementptr) [ 00000000000000000000000000]
StgValue_69       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_7  (getelementptr) [ 00000000010000000000000000]
SBUS_data_load_7  (load         ) [ 00000000000000000000000000]
tmp_3_7           (zext         ) [ 00000000000000000000000000]
norm_out_addr_7   (getelementptr) [ 00000000000000000000000000]
StgValue_75       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_8  (getelementptr) [ 00000000001000000000000000]
SBUS_data_load_8  (load         ) [ 00000000000000000000000000]
tmp_3_s           (zext         ) [ 00000000000000000000000000]
norm_out_addr_10  (getelementptr) [ 00000000000000000000000000]
StgValue_81       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_9  (getelementptr) [ 00000000000100000000000000]
SBUS_data_load_9  (load         ) [ 00000000000000000000000000]
tmp_3_8           (zext         ) [ 00000000000000000000000000]
norm_out_addr_11  (getelementptr) [ 00000000000000000000000000]
StgValue_87       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_10 (getelementptr) [ 00000000000010000000000000]
SBUS_data_load_10 (load         ) [ 00000000000000000000000000]
tmp_3_9           (zext         ) [ 00000000000000000000000000]
norm_out_addr_12  (getelementptr) [ 00000000000000000000000000]
StgValue_93       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_11 (getelementptr) [ 00000000000001000000000000]
SBUS_data_load_11 (load         ) [ 00000000000000000000000000]
tmp_3_10          (zext         ) [ 00000000000000000000000000]
norm_out_addr_13  (getelementptr) [ 00000000000000000000000000]
StgValue_99       (store        ) [ 00000000000000000000000000]
SBUS_data_addr_12 (getelementptr) [ 00000000000000100000000000]
SBUS_data_load_12 (load         ) [ 00000000000000000000000000]
tmp_3_11          (zext         ) [ 00000000000000000000000000]
norm_out_addr_14  (getelementptr) [ 00000000000000000000000000]
StgValue_105      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_13 (getelementptr) [ 00000000000000010000000000]
SBUS_data_load_13 (load         ) [ 00000000000000000000000000]
tmp_3_12          (zext         ) [ 00000000000000000000000000]
norm_out_addr_15  (getelementptr) [ 00000000000000000000000000]
StgValue_111      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_14 (getelementptr) [ 00000000000000001000000000]
SBUS_data_load_14 (load         ) [ 00000000000000000000000000]
tmp_3_13          (zext         ) [ 00000000000000000000000000]
norm_out_addr_16  (getelementptr) [ 00000000000000000000000000]
StgValue_117      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_15 (getelementptr) [ 00000000000000000100000000]
SBUS_data_load_15 (load         ) [ 00000000000000000000000000]
tmp_3_14          (zext         ) [ 00000000000000000000000000]
norm_out_addr_17  (getelementptr) [ 00000000000000000000000000]
StgValue_123      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_16 (getelementptr) [ 00000000000000000010000000]
SBUS_data_load_16 (load         ) [ 00000000000000000000000000]
tmp_3_15          (zext         ) [ 00000000000000000000000000]
norm_out_addr_18  (getelementptr) [ 00000000000000000000000000]
StgValue_129      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_17 (getelementptr) [ 00000000000000000001000000]
SBUS_data_load_17 (load         ) [ 00000000000000000000000000]
tmp_3_16          (zext         ) [ 00000000000000000000000000]
norm_out_addr_19  (getelementptr) [ 00000000000000000000000000]
StgValue_135      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_18 (getelementptr) [ 00000000000000000000100000]
SBUS_data_load_18 (load         ) [ 00000000000000000000000000]
tmp_3_17          (zext         ) [ 00000000000000000000000000]
norm_out_addr_20  (getelementptr) [ 00000000000000000000000000]
StgValue_141      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_19 (getelementptr) [ 00000000000000000000010000]
SBUS_data_load_19 (load         ) [ 00000000000000000000000000]
tmp_3_18          (zext         ) [ 00000000000000000000000000]
norm_out_addr_21  (getelementptr) [ 00000000000000000000000000]
StgValue_147      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_20 (getelementptr) [ 00000000000000000000001000]
SBUS_data_load_20 (load         ) [ 00000000000000000000000000]
tmp_3_19          (zext         ) [ 00000000000000000000000000]
norm_out_addr_22  (getelementptr) [ 00000000000000000000000000]
StgValue_153      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_21 (getelementptr) [ 00000000000000000000000100]
SBUS_data_load_21 (load         ) [ 00000000000000000000000011]
tmp_3_20          (zext         ) [ 00000000000000000000000000]
norm_out_addr_23  (getelementptr) [ 00000000000000000000000000]
StgValue_159      (store        ) [ 00000000000000000000000000]
SBUS_data_addr_22 (getelementptr) [ 00000000000000000000000010]
SBUS_data_load_22 (load         ) [ 00000000000000000000000000]
tmp_3_21          (zext         ) [ 00000000000000000000000000]
norm_out_addr_24  (getelementptr) [ 00000000000000000000000000]
StgValue_165      (store        ) [ 00000000000000000000000000]
tmp_5             (icmp         ) [ 00000000000000000000000001]
StgValue_167      (specbitsmap  ) [ 00000000000000000000000000]
StgValue_168      (specbitsmap  ) [ 00000000000000000000000000]
StgValue_169      (spectopmodule) [ 00000000000000000000000000]
StgValue_170      (specpipeline ) [ 00000000000000000000000000]
StgValue_171      (specinterface) [ 00000000000000000000000000]
StgValue_172      (specmemcore  ) [ 00000000000000000000000000]
StgValue_173      (specinterface) [ 00000000000000000000000000]
StgValue_174      (specinterface) [ 00000000000000000000000000]
StgValue_175      (specmemcore  ) [ 00000000000000000000000000]
norm_out_addr_9   (getelementptr) [ 00000000000000000000000000]
tmp               (sext         ) [ 00000000000000000000000000]
StgValue_178      (store        ) [ 00000000000000000000000000]
tmp_1             (icmp         ) [ 00000000000000000000000000]
or_cond           (and          ) [ 00000000000000000000000001]
StgValue_181      (br           ) [ 00000000000000000000000000]
errors_load       (load         ) [ 00000000000000000000000000]
tmp_6             (add          ) [ 00000000000000000000000000]
StgValue_184      (store        ) [ 00000000000000000000000000]
StgValue_185      (br           ) [ 00000000000000000000000000]
tmp_2             (bitselect    ) [ 00000000000000000000000001]
StgValue_187      (br           ) [ 00000000000000000000000000]
lost_load         (load         ) [ 00000000000000000000000000]
tmp_4             (add          ) [ 00000000000000000000000000]
StgValue_190      (store        ) [ 00000000000000000000000000]
StgValue_191      (br           ) [ 00000000000000000000000000]
StgValue_192      (br           ) [ 00000000000000000000000000]
StgValue_193      (ret          ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SBUS_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SBUS_data"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="norm_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lost">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lost"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="errors">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errors"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RC_RECEIVER_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="SBUS_data_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SBUS_data_load/1 SBUS_data_load_1/2 SBUS_data_load_2/3 SBUS_data_load_3/4 SBUS_data_load_4/5 SBUS_data_load_5/6 SBUS_data_load_6/7 SBUS_data_load_7/8 SBUS_data_load_8/9 SBUS_data_load_9/10 SBUS_data_load_10/11 SBUS_data_load_11/12 SBUS_data_load_12/13 SBUS_data_load_13/14 SBUS_data_load_14/15 SBUS_data_load_15/16 SBUS_data_load_16/17 SBUS_data_load_17/18 SBUS_data_load_18/19 SBUS_data_load_19/20 SBUS_data_load_20/21 SBUS_data_load_21/22 SBUS_data_load_22/23 "/>
</bind>
</comp>

<comp id="118" class="1004" name="norm_out_addr_8_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 StgValue_33/2 StgValue_39/3 StgValue_45/4 StgValue_51/5 StgValue_57/6 StgValue_63/7 StgValue_69/8 StgValue_75/9 StgValue_81/10 StgValue_87/11 StgValue_93/12 StgValue_99/13 StgValue_105/14 StgValue_111/15 StgValue_117/16 StgValue_123/17 StgValue_129/18 StgValue_135/19 StgValue_141/20 StgValue_147/21 StgValue_153/22 StgValue_159/23 StgValue_165/24 StgValue_178/25 "/>
</bind>
</comp>

<comp id="133" class="1004" name="norm_out_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="SBUS_data_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="norm_out_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="SBUS_data_addr_2_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="norm_out_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_2/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="SBUS_data_addr_3_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_3/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="norm_out_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_3/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="SBUS_data_addr_4_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_4/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="norm_out_addr_4_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_4/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="SBUS_data_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_5/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="norm_out_addr_5_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_5/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="SBUS_data_addr_6_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_6/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="norm_out_addr_6_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_6/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="SBUS_data_addr_7_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_7/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="norm_out_addr_7_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="0"/>
<pin id="263" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_7/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="SBUS_data_addr_8_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_8/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="norm_out_addr_10_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_10/10 "/>
</bind>
</comp>

<comp id="286" class="1004" name="SBUS_data_addr_9_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_9/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="norm_out_addr_11_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_11/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="SBUS_data_addr_10_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_10/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="norm_out_addr_12_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_12/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="SBUS_data_addr_11_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_11/12 "/>
</bind>
</comp>

<comp id="331" class="1004" name="norm_out_addr_13_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_13/13 "/>
</bind>
</comp>

<comp id="340" class="1004" name="SBUS_data_addr_12_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_12/13 "/>
</bind>
</comp>

<comp id="349" class="1004" name="norm_out_addr_14_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_14/14 "/>
</bind>
</comp>

<comp id="358" class="1004" name="SBUS_data_addr_13_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_13/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="norm_out_addr_15_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_15/15 "/>
</bind>
</comp>

<comp id="376" class="1004" name="SBUS_data_addr_14_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_14/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="norm_out_addr_16_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_16/16 "/>
</bind>
</comp>

<comp id="394" class="1004" name="SBUS_data_addr_15_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_15/16 "/>
</bind>
</comp>

<comp id="403" class="1004" name="norm_out_addr_17_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_17/17 "/>
</bind>
</comp>

<comp id="412" class="1004" name="SBUS_data_addr_16_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_16/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="norm_out_addr_18_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_18/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="SBUS_data_addr_17_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_17/18 "/>
</bind>
</comp>

<comp id="439" class="1004" name="norm_out_addr_19_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_19/19 "/>
</bind>
</comp>

<comp id="448" class="1004" name="SBUS_data_addr_18_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_18/19 "/>
</bind>
</comp>

<comp id="457" class="1004" name="norm_out_addr_20_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_20/20 "/>
</bind>
</comp>

<comp id="466" class="1004" name="SBUS_data_addr_19_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_19/20 "/>
</bind>
</comp>

<comp id="475" class="1004" name="norm_out_addr_21_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_21/21 "/>
</bind>
</comp>

<comp id="484" class="1004" name="SBUS_data_addr_20_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_20/21 "/>
</bind>
</comp>

<comp id="493" class="1004" name="norm_out_addr_22_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="6" slack="0"/>
<pin id="497" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_22/22 "/>
</bind>
</comp>

<comp id="502" class="1004" name="SBUS_data_addr_21_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="0"/>
<pin id="506" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_21/22 "/>
</bind>
</comp>

<comp id="511" class="1004" name="norm_out_addr_23_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_23/23 "/>
</bind>
</comp>

<comp id="520" class="1004" name="SBUS_data_addr_22_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SBUS_data_addr_22/23 "/>
</bind>
</comp>

<comp id="529" class="1004" name="norm_out_addr_24_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_24/24 "/>
</bind>
</comp>

<comp id="538" class="1004" name="norm_out_addr_9_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr_9/25 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_3_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_1/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_3_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_2/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_3_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_3/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_3_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_4/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_3_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_5/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_3_6_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_6/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_3_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_7/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_3_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_s/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_3_8_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_8/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_3_9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_9/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_3_10_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_10/13 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_3_11_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_11/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_3_12_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_12/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_3_13_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_13/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_3_14_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_14/17 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_3_15_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_15/18 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_3_16_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_16/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_3_17_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_17/20 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_3_18_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_18/21 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_3_19_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_19/22 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_3_20_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_20/23 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_3_21_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_21/24 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/24 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="23"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="23"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/25 "/>
</bind>
</comp>

<comp id="677" class="1004" name="or_cond_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="1"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/25 "/>
</bind>
</comp>

<comp id="682" class="1004" name="errors_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="errors_load/25 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="692" class="1004" name="StgValue_184_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="2"/>
<pin id="701" dir="0" index="2" bw="3" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="705" class="1004" name="lost_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lost_load/25 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/25 "/>
</bind>
</comp>

<comp id="715" class="1004" name="StgValue_190_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_190/25 "/>
</bind>
</comp>

<comp id="721" class="1005" name="SBUS_data_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="SBUS_data_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="23"/>
<pin id="728" dir="1" index="1" bw="8" slack="23"/>
</pin_list>
<bind>
<opset="SBUS_data_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="SBUS_data_addr_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="1"/>
<pin id="734" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="SBUS_data_addr_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_2 "/>
</bind>
</comp>

<comp id="742" class="1005" name="SBUS_data_addr_3_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="5" slack="1"/>
<pin id="744" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_3 "/>
</bind>
</comp>

<comp id="747" class="1005" name="SBUS_data_addr_4_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="1"/>
<pin id="749" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_4 "/>
</bind>
</comp>

<comp id="752" class="1005" name="SBUS_data_addr_5_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="1"/>
<pin id="754" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_5 "/>
</bind>
</comp>

<comp id="757" class="1005" name="SBUS_data_addr_6_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="1"/>
<pin id="759" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_6 "/>
</bind>
</comp>

<comp id="762" class="1005" name="SBUS_data_addr_7_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_7 "/>
</bind>
</comp>

<comp id="767" class="1005" name="SBUS_data_addr_8_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="1"/>
<pin id="769" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_8 "/>
</bind>
</comp>

<comp id="772" class="1005" name="SBUS_data_addr_9_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_9 "/>
</bind>
</comp>

<comp id="777" class="1005" name="SBUS_data_addr_10_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_10 "/>
</bind>
</comp>

<comp id="782" class="1005" name="SBUS_data_addr_11_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_11 "/>
</bind>
</comp>

<comp id="787" class="1005" name="SBUS_data_addr_12_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="1"/>
<pin id="789" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_12 "/>
</bind>
</comp>

<comp id="792" class="1005" name="SBUS_data_addr_13_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="1"/>
<pin id="794" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_13 "/>
</bind>
</comp>

<comp id="797" class="1005" name="SBUS_data_addr_14_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_14 "/>
</bind>
</comp>

<comp id="802" class="1005" name="SBUS_data_addr_15_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_15 "/>
</bind>
</comp>

<comp id="807" class="1005" name="SBUS_data_addr_16_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="1"/>
<pin id="809" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_16 "/>
</bind>
</comp>

<comp id="812" class="1005" name="SBUS_data_addr_17_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_17 "/>
</bind>
</comp>

<comp id="817" class="1005" name="SBUS_data_addr_18_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="1"/>
<pin id="819" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_18 "/>
</bind>
</comp>

<comp id="822" class="1005" name="SBUS_data_addr_19_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_19 "/>
</bind>
</comp>

<comp id="827" class="1005" name="SBUS_data_addr_20_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="1"/>
<pin id="829" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_20 "/>
</bind>
</comp>

<comp id="832" class="1005" name="SBUS_data_addr_21_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="1"/>
<pin id="834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_21 "/>
</bind>
</comp>

<comp id="837" class="1005" name="SBUS_data_load_21_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="2"/>
<pin id="839" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="SBUS_data_load_21 "/>
</bind>
</comp>

<comp id="842" class="1005" name="SBUS_data_addr_22_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="SBUS_data_addr_22 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_5_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="178" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="204"><net_src comp="196" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="22" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="240"><net_src comp="232" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="277" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="8" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="286" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="8" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="8" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="318"><net_src comp="2" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="327"><net_src comp="0" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="8" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="336"><net_src comp="2" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="331" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="8" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="340" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="354"><net_src comp="2" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="349" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="358" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="372"><net_src comp="2" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="390"><net_src comp="2" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="8" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="8" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="417"><net_src comp="0" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="8" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="426"><net_src comp="2" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="8" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="435"><net_src comp="0" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="430" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="444"><net_src comp="2" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="8" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="46" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="439" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="453"><net_src comp="0" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="8" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="448" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="462"><net_src comp="2" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="48" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="8" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="474"><net_src comp="466" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="480"><net_src comp="2" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="8" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="475" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="489"><net_src comp="0" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="52" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="484" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="498"><net_src comp="2" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="8" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="52" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="507"><net_src comp="0" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="510"><net_src comp="502" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="516"><net_src comp="2" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="8" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="519"><net_src comp="511" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="525"><net_src comp="0" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="8" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="56" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="520" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="534"><net_src comp="2" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="8" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="56" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="543"><net_src comp="2" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="8" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="96" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="538" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="550"><net_src comp="112" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="555"><net_src comp="112" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="560"><net_src comp="112" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="565"><net_src comp="112" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="570"><net_src comp="112" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="575"><net_src comp="112" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="580"><net_src comp="112" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="585"><net_src comp="112" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="590"><net_src comp="112" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="595"><net_src comp="112" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="600"><net_src comp="112" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="605"><net_src comp="112" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="610"><net_src comp="112" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="615"><net_src comp="112" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="620"><net_src comp="112" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="625"><net_src comp="112" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="630"><net_src comp="112" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="635"><net_src comp="112" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="640"><net_src comp="112" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="645"><net_src comp="112" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="650"><net_src comp="112" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="655"><net_src comp="112" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="660"><net_src comp="112" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="666"><net_src comp="112" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="58" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="676"><net_src comp="98" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="6" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="100" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="6" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="102" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="70" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="708"><net_src comp="4" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="72" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="4" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="104" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="729"><net_src comp="112" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="735"><net_src comp="142" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="740"><net_src comp="160" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="745"><net_src comp="178" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="750"><net_src comp="196" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="755"><net_src comp="214" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="760"><net_src comp="232" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="765"><net_src comp="250" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="770"><net_src comp="268" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="775"><net_src comp="286" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="780"><net_src comp="304" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="785"><net_src comp="322" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="790"><net_src comp="340" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="795"><net_src comp="358" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="800"><net_src comp="376" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="805"><net_src comp="394" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="810"><net_src comp="412" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="815"><net_src comp="430" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="820"><net_src comp="448" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="825"><net_src comp="466" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="830"><net_src comp="484" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="835"><net_src comp="502" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="840"><net_src comp="112" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="845"><net_src comp="520" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="850"><net_src comp="662" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="677" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: norm_out | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: lost | {25 }
	Port: errors | {25 }
 - Input state : 
	Port: RC_RECEIVER : SBUS_data | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
	Port: RC_RECEIVER : lost | {25 }
	Port: RC_RECEIVER : errors | {25 }
  - Chain level:
	State 1
		SBUS_data_load : 1
		StgValue_29 : 1
	State 2
		tmp_3 : 1
		StgValue_33 : 2
		SBUS_data_load_1 : 1
	State 3
		tmp_3_1 : 1
		StgValue_39 : 2
		SBUS_data_load_2 : 1
	State 4
		tmp_3_2 : 1
		StgValue_45 : 2
		SBUS_data_load_3 : 1
	State 5
		tmp_3_3 : 1
		StgValue_51 : 2
		SBUS_data_load_4 : 1
	State 6
		tmp_3_4 : 1
		StgValue_57 : 2
		SBUS_data_load_5 : 1
	State 7
		tmp_3_5 : 1
		StgValue_63 : 2
		SBUS_data_load_6 : 1
	State 8
		tmp_3_6 : 1
		StgValue_69 : 2
		SBUS_data_load_7 : 1
	State 9
		tmp_3_7 : 1
		StgValue_75 : 2
		SBUS_data_load_8 : 1
	State 10
		tmp_3_s : 1
		StgValue_81 : 2
		SBUS_data_load_9 : 1
	State 11
		tmp_3_8 : 1
		StgValue_87 : 2
		SBUS_data_load_10 : 1
	State 12
		tmp_3_9 : 1
		StgValue_93 : 2
		SBUS_data_load_11 : 1
	State 13
		tmp_3_10 : 1
		StgValue_99 : 2
		SBUS_data_load_12 : 1
	State 14
		tmp_3_11 : 1
		StgValue_105 : 2
		SBUS_data_load_13 : 1
	State 15
		tmp_3_12 : 1
		StgValue_111 : 2
		SBUS_data_load_14 : 1
	State 16
		tmp_3_13 : 1
		StgValue_117 : 2
		SBUS_data_load_15 : 1
	State 17
		tmp_3_14 : 1
		StgValue_123 : 2
		SBUS_data_load_16 : 1
	State 18
		tmp_3_15 : 1
		StgValue_129 : 2
		SBUS_data_load_17 : 1
	State 19
		tmp_3_16 : 1
		StgValue_135 : 2
		SBUS_data_load_18 : 1
	State 20
		tmp_3_17 : 1
		StgValue_141 : 2
		SBUS_data_load_19 : 1
	State 21
		tmp_3_18 : 1
		StgValue_147 : 2
		SBUS_data_load_20 : 1
	State 22
		tmp_3_19 : 1
		StgValue_153 : 2
		SBUS_data_load_21 : 1
	State 23
		tmp_3_20 : 1
		StgValue_159 : 2
		SBUS_data_load_22 : 1
	State 24
		tmp_3_21 : 1
		StgValue_165 : 2
		tmp_5 : 1
	State 25
		StgValue_178 : 1
		or_cond : 1
		StgValue_181 : 1
		tmp_6 : 1
		StgValue_184 : 2
		StgValue_187 : 1
		tmp_4 : 1
		StgValue_190 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |   tmp_6_fu_686  |    0    |    15   |
|          |   tmp_4_fu_709  |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   |   tmp_5_fu_662  |    0    |    11   |
|          |   tmp_1_fu_672  |    0    |    11   |
|----------|-----------------|---------|---------|
|    and   |  or_cond_fu_677 |    0    |    2    |
|----------|-----------------|---------|---------|
|          |   tmp_3_fu_547  |    0    |    0    |
|          |  tmp_3_1_fu_552 |    0    |    0    |
|          |  tmp_3_2_fu_557 |    0    |    0    |
|          |  tmp_3_3_fu_562 |    0    |    0    |
|          |  tmp_3_4_fu_567 |    0    |    0    |
|          |  tmp_3_5_fu_572 |    0    |    0    |
|          |  tmp_3_6_fu_577 |    0    |    0    |
|          |  tmp_3_7_fu_582 |    0    |    0    |
|          |  tmp_3_s_fu_587 |    0    |    0    |
|          |  tmp_3_8_fu_592 |    0    |    0    |
|          |  tmp_3_9_fu_597 |    0    |    0    |
|   zext   | tmp_3_10_fu_602 |    0    |    0    |
|          | tmp_3_11_fu_607 |    0    |    0    |
|          | tmp_3_12_fu_612 |    0    |    0    |
|          | tmp_3_13_fu_617 |    0    |    0    |
|          | tmp_3_14_fu_622 |    0    |    0    |
|          | tmp_3_15_fu_627 |    0    |    0    |
|          | tmp_3_16_fu_632 |    0    |    0    |
|          | tmp_3_17_fu_637 |    0    |    0    |
|          | tmp_3_18_fu_642 |    0    |    0    |
|          | tmp_3_19_fu_647 |    0    |    0    |
|          | tmp_3_20_fu_652 |    0    |    0    |
|          | tmp_3_21_fu_657 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   |    tmp_fu_668   |    0    |    0    |
|----------|-----------------|---------|---------|
| bitselect|   tmp_2_fu_698  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    78   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|SBUS_data_addr_10_reg_777|    5   |
|SBUS_data_addr_11_reg_782|    5   |
|SBUS_data_addr_12_reg_787|    5   |
|SBUS_data_addr_13_reg_792|    5   |
|SBUS_data_addr_14_reg_797|    5   |
|SBUS_data_addr_15_reg_802|    5   |
|SBUS_data_addr_16_reg_807|    5   |
|SBUS_data_addr_17_reg_812|    5   |
|SBUS_data_addr_18_reg_817|    5   |
|SBUS_data_addr_19_reg_822|    5   |
| SBUS_data_addr_1_reg_732|    5   |
|SBUS_data_addr_20_reg_827|    5   |
|SBUS_data_addr_21_reg_832|    5   |
|SBUS_data_addr_22_reg_842|    5   |
| SBUS_data_addr_2_reg_737|    5   |
| SBUS_data_addr_3_reg_742|    5   |
| SBUS_data_addr_4_reg_747|    5   |
| SBUS_data_addr_5_reg_752|    5   |
| SBUS_data_addr_6_reg_757|    5   |
| SBUS_data_addr_7_reg_762|    5   |
| SBUS_data_addr_8_reg_767|    5   |
| SBUS_data_addr_9_reg_772|    5   |
|  SBUS_data_addr_reg_721 |    5   |
|SBUS_data_load_21_reg_837|    8   |
|  SBUS_data_load_reg_726 |    8   |
|      tmp_5_reg_847      |    1   |
+-------------------------+--------+
|          Total          |   132  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |  46  |   5  |   230  ||   201   |
| grp_access_fu_126 |  p0  |  25  |  12  |   300  ||   117   |
| grp_access_fu_126 |  p1  |  25  |  32  |   800  ||   117   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1330  ||  8.027  ||   435   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   78   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   435  |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   132  |   513  |
+-----------+--------+--------+--------+
