/*
* Copyright (C) 2012 Texas Instruments, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*  * Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*  * Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in
*    the documentation and/or other materials provided with the
*    distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/

#ifndef _OMAP54XX_HW_H
#define  _OMAP54XX_HW_H

#include <clock.h>

#define BIT(x)	(1<<(x))

/* Empirical approximation of how long one loop might take for 1usec */
#define TIME_LOOP_RATIO			2500

#define OMAP54XX_ROM_CODE_VERSION	0x43FFC
#define CLK32K_COUNTER_REGISTER		0x4AE04030
#define OMAP54XX_L4_CORE_BASE		0x4A000000
#define OMAP54XX_L4_WKUP_BASE		0x4Ae00000
#define OMAP54XX_L4_PER_BASE		0x48000000

#define CTRL_BASE			(OMAP54XX_L4_CORE_BASE + 0x2000)
#define CONTROL_PADCONF_CORE		(CTRL_BASE + 0x0800)
#define CONTROL_PADCONF_WKUP		(OMAP54XX_L4_WKUP_BASE + 0xc800)

#define CONTROL_ID_CODE (0x4A002204)
#define CONTROL_STATUS	(0x4A002134)
#define CONTROL_STD_FUSE_DIE_ID_0 (0x4A002000)

#define OMAP54XX_L4_PER (0x48000000)

/* UART */
#define OMAP54XX_UART1			(OMAP54XX_L4_PER+0x6a000)
#define OMAP54XX_UART2			(OMAP54XX_L4_PER+0x6c000)
#define OMAP54XX_UART3			(OMAP54XX_L4_PER+0x20000)
#define OMAP54XX_UART4			(OMAP54XX_L4_PER+0x6e000)
#define OMAP54XX_UART5			(OMAP54XX_L4_PER+0x66000)
#define OMAP54XX_UART6			(OMAP54XX_L4_PER+0x68000)

/* MMC */
#define OMAP_HSMMC1_BASE        0x4809C000
#define OMAP_HSMMC2_BASE        0x480B4000
#define OMAP_HSMMC3_BASE        0x480AD000
#define OMAP_HSMMC4_BASE        0x480D1000
#define OMAP_HSMMC5_BASE        0x480D5000

#define OMAP_HSMMC_BLK_OFFSET	0x0204
#define OMAP_HSMMC1_BLK		(OMAP_HSMMC1_BASE + OMAP_HSMMC_BLK_OFFSET)
#define OMAP_HSMMC2_BLK		(OMAP_HSMMC2_BASE + OMAP_HSMMC_BLK_OFFSET)

/* defines for mmc configuration */
#define MMCSD_WIDTH_SUPPORTED	MMCSD_8BIT_BUS_WIDTH_SUPPORTED
#define MMCSD_CLOCK_DIVIDER	MMCSD_CLOCK_DIVIDER_48MHz
#define MMCSD_CONFIGID		MMCSD_CONFIGID_SETBUSWIDTH

#define PRM_BASE			0x4AE06000
#define PRM_DEVICE_BASE_ES1		(PRM_BASE + 0x1B00)
#define PRM_DEVICE_BASE			(PRM_BASE + 0x1C00)
#define PRM_RSTCTRL			PRM_DEVICE_BASE
#define PRM_RSTCTRL_RESET_WARM_BIT	(1<<0)
#define PRM_RSTCTRL_RESET_COLD_BIT	(1<<1)
#define PRM_RSTST			(PRM_DEVICE_BASE + 0x4)
#define PRM_RSTST_RESET_COLD_BIT	(1<<0)
#define PRM_RSTST_RESET_WARM_BIT	(1<<1)

#define PUBLIC_SAR_RAM_1_FREE		(0x4AE26000 + 0xA0C)

/* SATA  */
#define OMAP_SATA_BASE		(0x4A140000)

/* GPMC */
#define OMAP54XX_GPMC_BASE	0x50000000
#define GPMC_IRQENABLE		(OMAP54XX_GPMC_BASE+0x0000001C)
#define GPMC_TIMEOUT_CONTROL	(OMAP54XX_GPMC_BASE+0x00000040)
#define GPMC_CONFIG7_0		(OMAP54XX_GPMC_BASE+0x00000078 \
						+ (0x00000030 * 0))

#define IDLE_BYPASS_LOW_POWER_MODE	5
#define IDLE_BYPASS_FAST_RELOCK_MODE	6
#define PLL_LOCK			7

/* Set the ratios for CORE_CLK, L3_CLK, L4_CLK */
#define CLKSEL_CORE_X2_DIV_1 0
#define CLKSEL_L3_CORE_DIV_2    1
#define CLKSEL_L4_L3_DIV_2      1
#define CLKSEL_CORE_SHIFT       0
#define CLKSEL_L3_SHIFT         4
#define CLKSEL_L4_SHIFT         8

#define CM_SYS_CLKSEL			0x4AE06110
#define PRM_VC_I2C_CHANNEL_FREQ_KHZ	400
#define PRM_VC_CFG_I2C_CLK_SCLH_SHIFT	0
#define PRM_VC_CFG_I2C_CLK_SCLL_SHIFT	8
#define PRM_VC_VAL_BYPASS_REGADDR_SHIFT	8
#define PRM_VC_VAL_BYPASS_DATA_SHIFT	16
#define PRM_VC_VAL_BYPASS_VALID_BIT	0x1000000

#define PRM_VC_VAL_BYPASS_ES1		0x4AE07BA0
#define PRM_VC_CFG_I2C_MODE_ES1		0x4AE07BB4
#define PRM_VC_CFG_I2C_CLK_ES1		0x4AE07BB8

#define PRM_VC_VAL_BYPASS		0x4AE07CA0
#define PRM_VC_CFG_I2C_MODE		0x4AE07CB4
#define PRM_VC_CFG_I2C_CLK		0x4AE07CB8
#define PRM_IRQSTATUS_MPU		0x4AE06010

#define CM_CLKSEL_CORE			0x4A004100
#define CM_CLKSEL_ABE			0x4A004108
#define CM_CLKSEL_ABE_PLL_REF		0x4AE0610C
#define CM_DLL_CTRL			0x4A004110
#define CM_CLKMODE_DPLL_CORE		0x4A004120
#define CM_IDLEST_DPLL_CORE		0x4A004124
#define CM_AUTOIDLE_DPLL_CORE		0x4A004128
#define CM_CLKSEL_DPLL_CORE		0x4A00412C
#define CM_DIV_M2_DPLL_CORE		0x4A004130
#define CM_DIV_M3_DPLL_CORE		0x4A004134
#define CM_DIV_H11_DPLL_CORE		0x4A004138
#define CM_DIV_H12_DPLL_CORE		0x4A00413C
#define CM_DIV_H13_DPLL_CORE		0x4A004140
#define CM_DIV_H14_DPLL_CORE		0x4A004144
#define CM_SSC_DELTAMSTEP_DPLL_CORE	0x4A004148
#define CM_SSC_MODFREQDIV_DPLL_CORE	0x4A00414C
#define CM_DIV_H21_DPLL_CORE		0x4A004150
#define CM_DIV_H22_DPLL_CORE		0x4A004154
#define CM_DIV_H23_DPLL_CORE		0x4A004158
#define CM_DIV_H24_DPLL_CORE		0x4A00415C
#define CM_CLKMODE_DPLL_PER		0x4A008140
#define CM_IDLEST_DPLL_PER		0x4A008144
#define CM_AUTOIDLE_DPLL_PER		0x4A008148
#define CM_CLKSEL_DPLL_PER		0x4A00814C
#define CM_DIV_M2_DPLL_PER		0x4A008150
#define CM_DIV_M3_DPLL_PER		0x4A008154
#define CM_DIV_H11_DPLL_PER		0x4A008158
#define CM_DIV_H12_DPLL_PER		0x4A00815C
#define CM_DIV_H14_DPLL_PER		0x4A008164
#define CM_SSC_DELTAMSTEP_DPLL_PER	0x4A008168
#define CM_SSC_MODFREQDIV_DPLL_PER	0x4A00816C
#define CM_CLKMODE_DPLL_MPU		0x4A004160
#define CM_IDLEST_DPLL_MPU		0x4A004164
#define CM_AUTOIDLE_DPLL_MPU		0x4A004168
#define CM_CLKSEL_DPLL_MPU		0x4A00416C
#define CM_DIV_M2_DPLL_MPU		0x4A004170
#define CM_SSC_DELTAMSTEP_DPLL_MPU	0x4A004188
#define CM_SSC_MODFREQDIV_DPLL_MPU	0x4A00418C
#define CM_BYPCLK_DPLL_MPU		0x4A00419C
#define CM_CLKMODE_DPLL_IVA		0x4A0041A0
#define CM_IDLEST_DPLL_IVA		0x4A0041A4
#define CM_AUTOIDLE_DPLL_IVA		0x4A0041A8
#define CM_CLKSEL_DPLL_IVA		0x4A0041AC
#define CM_DIV_H11_DPLL_IVA		0x4A0041B8
#define CM_DIV_H12_DPLL_IVA		0x4A0041BC
#define CM_SSC_DELTAMSTEP_DPLL_IVA	0x4A0041C8
#define CM_SSC_MODFREQDIV_DPLL_IVA	0x4A0041CC
#define CM_BYPCLK_DPLL_IVA		0x4A0041DC
#define CM_CLKMODE_DPLL_ABE		0x4A0041E0
#define CM_IDLEST_DPLL_ABE		0x4A0041E4
#define CM_AUTOIDLE_DPLL_ABE		0x4A0041E8
#define CM_CLKSEL_DPLL_ABE		0x4A0041EC
#define CM_DIV_M2_DPLL_ABE		0x4A0041F0
#define CM_DIV_M3_DPLL_ABE		0x4A0041F4
#define CM_SSC_DELTAMSTEP_DPLL_ABE	0x4A004208
#define CM_SSC_MODFREQDIV_DPLL_ABE	0x4A00420C
#define CM_CLKMODE_DPLL_USB		0x4A008180
#define CM_IDLEST_DPLL_USB		0x4A008184
#define CM_AUTOIDLE_DPLL_USB		0x4A008188
#define CM_CLKSEL_DPLL_USB		0x4A00818C
#define CM_DIV_M2_DPLL_USB		0x4A008190
#define CM_SSC_DELTAMSTEP_DPLL_USB	0x4A0081A8
#define CM_SSC_MODFREQDIV_DPLL_USB	0x4A0081AC
#define CM_CLKDCOLDO_DPLL_USB		0x4A0081B4
#define CM_SHADOW_FREQ_CONFIG1		0x4A004260
#define CM_SHADOW_FREQ_CONFIG2		0x4A004264
#define CM_CLKSEL_WKUPAON		0x4AE06108
#define CM_ABE_CLKSTCTRL		0x4A004500
#define PM_ABE_PWRSTST			0x4AE06504

/* DMM */
#define DMM_LISA_MAP_REGISTER_0		0x4E000040
#define DMM_LISA_MAP_REGISTER_1		0x4E000044
#define DMM_LISA_MAP_REGISTER_2		0x4E000048
#define DMM_LISA_MAP_REGISTER_3		0x4E00004C

#define MA_LISA_MAP_REGISTER_0		0x482AF040
#define MA_LISA_MAP_REGISTER_1		0x482AF044
#define MA_LISA_MAP_REGISTER_2		0x482AF048
#define MA_LISA_MAP_REGISTER_3		0x482AF04C

/* Memory settings */

#define LISA_MAP0_256MBYTE_INTL128	0x80440300
#define LISA_MAP0_512MBYTE_INTL128	0x80540300
#define LISA_MAP0_1GBYTE_INTL128	0x80640300
#define LISA_MAP0_2GBYTE_INTL128	0x80740300

#define CONTROL_WKUP_STD_FUSE_DIE_ID1	0x4AE0C208
#define CONTROL_WKUP_STD_FUSE_DIE_ID2	0x4AE0C20C
#define CONTROL_WKUP_STD_FUSE_DIE_ID3	0x4AE0C210

#define CONTROL_EFUSE_1			0x4AE0CDC8
#define CONTROL_EFUSE_2			0x4AE0CDCC
#define CONTROL_EFUSE_3			0x4AE0CDD0
#define CONTROL_EFUSE_4			0x4AE0CDD4

/* EMIF (Table 16-134) */

#define EMIF1_BASE				0x4C000000
#define EMIF2_BASE				0x4D000000
#define EMIF1_REVISION				0x4C000000
#define EMIF2_REVISION				0x4D000000
#define EMIF1_STATUS				0x4C000004
#define EMIF2_STATUS				0x4D000004
#define EMIF1_SDRAM_CONFIG			0x4C000008
#define EMIF2_SDRAM_CONFIG			0x4D000008
#define EMIF1_SDRAM_CONFIG_2			0x4C00000C
#define EMIF2_SDRAM_CONFIG_2			0x4D00000C
#define EMIF1_SDRAM_REFRESH_CONTROL		0x4C000010
#define EMIF2_SDRAM_REFRESH_CONTROL		0x4D000010
#define EMIF1_SDRAM_REFRESH_CONTROL_SHADOW	0x4C000014
#define EMIF2_SDRAM_REFRESH_CONTROL_SHADOW	0x4D000014
#define EMIF1_SDRAM_TIMING_1			0x4C000018
#define EMIF2_SDRAM_TIMING_1			0x4D000018
#define EMIF1_SDRAM_TIMING_1_SHADOW		0x4C00001C
#define EMIF2_SDRAM_TIMING_1_SHADOW		0x4D00001C
#define EMIF1_SDRAM_TIMING_2			0x4C000020
#define EMIF2_SDRAM_TIMING_2			0x4D000020
#define EMIF1_SDRAM_TIMING_2_SHADOW		0x4C000024
#define EMIF2_SDRAM_TIMING_2_SHADOW		0x4D000024
#define EMIF1_SDRAM_TIMING_3			0x4C000028
#define EMIF2_SDRAM_TIMING_3			0x4D000028
#define EMIF1_SDRAM_TIMING_3_SHADOW		0x4C00002C
#define EMIF2_SDRAM_TIMING_3_SHADOW		0x4D00002C
#define EMIF1_LPDDR2_NVM_TIMING			0x4C000030
#define EMIF2_LPDDR2_NVM_TIMING			0x4D000030
#define EMIF1_LPDDR2_NVM_TIMING_SHADOW		0x4C000034
#define EMIF2_LPDDR2_NVM_TIMING_SHADOW		0x4D000034
#define EMIF1_POWER_MANAGEMENT_CONTROL		0x4C000038
#define EMIF2_POWER_MANAGEMENT_CONTROL		0x4D000038
#define EMIF1_POWER_MANAGEMENT_CONTROL_SHADOW	0x4C00003C
#define EMIF2_POWER_MANAGEMENT_CONTROL_SHADOW	0x4D00003C
#define EMIF1_LPDDR2_MODE_DATA			0x4C000040
#define EMIF2_LPDDR2_MODE_DATA			0x4D000040
#define EMIF1_LPDDR2_MODE_REG_CONFIG		0x4C000050
#define EMIF2_LPDDR2_MODE_REG_CONFIG		0x4D000050
#define EMIF1_OCP_CONFIG			0x4C000054
#define EMIF2_OCP_CONFIG			0x4D000054
#define EMIF1_OCP_CONFIG_VALUE_1		0x4C000058
#define EMIF2_OCP_CONFIG_VALUE_1		0x4D000058
#define EMIF1_OCP_CONFIG_VALUE_2		0x4C00005C
#define EMIF1_DLL_CALIB_CTRL			0x4C000098
#define EMIF2_DLL_CALIB_CTRL			0x4D000098
#define EMIF1_DLL_CALIB_CTRL_SHADOW		0x4C00009C
#define EMIF2_DLL_CALIB_CTRL_SHADOW		0x4D00009C
#define EMIF1_SDRAM_OUTPUT_Z_CONFIG		0x4C0000C8
#define EMIF2_SDRAM_OUTPUT_Z_CONFIG		0x4D0000C8
#define EMIF1_TEMP_ALERT_CONFIG			0x4C0000CC
#define EMIF2_TEMP_ALERT_CONFIG			0x4D0000CC
#define EMIF1_DDR_PHY_CONTROL_1			0x4C0000E4
#define EMIF2_DDR_PHY_CONTROL_1			0x4D0000E4
#define EMIF1_DDR_PHY_CONTROL_1_SHADOW		0x4C0000E8
#define EMIF2_DDR_PHY_CONTROL_1_SHADOW		0x4D0000E8
#define EMIF1_DDR_PHY_CONTROL_2			0x4C0000EC
#define EMIF2_DDR_PHY_CONTROL_2			0x4D0000EC
#define EMIF1_EXT_PHY_CONTROL_1			0x4C000200
#define EMIF2_EXT_PHY_CONTROL_1			0x4D000200
#define EMIF1_EXT_PHY_CONTROL_1_SHADOW		0x4C000204
#define EMIF2_EXT_PHY_CONTROL_1_SHADOW		0x4D000204
#define EMIF1_EXT_PHY_CONTROL_2			0x4C000208
#define EMIF2_EXT_PHY_CONTROL_2			0x4D000208
#define EMIF1_EXT_PHY_CONTROL_2_SHADOW		0x4C00020C
#define EMIF2_EXT_PHY_CONTROL_2_SHADOW		0x4D00020C
#define EMIF1_EXT_PHY_CONTROL_3			0x4C000210
#define EMIF2_EXT_PHY_CONTROL_3			0x4D000210
#define EMIF1_EXT_PHY_CONTROL_3_SHADOW		0x4C000214
#define EMIF2_EXT_PHY_CONTROL_3_SHADOW		0x4D000214
#define EMIF1_EXT_PHY_CONTROL_4			0x4C000218
#define EMIF2_EXT_PHY_CONTROL_4			0x4D000218
#define EMIF1_EXT_PHY_CONTROL_4_SHADOW		0x4C00021C
#define EMIF2_EXT_PHY_CONTROL_4_SHADOW		0x4D00021C
#define EMIF1_EXT_PHY_CONTROL_5			0x4C000220
#define EMIF2_EXT_PHY_CONTROL_5			0x4D000220
#define EMIF1_EXT_PHY_CONTROL_5_SHADOW		0x4C000224
#define EMIF2_EXT_PHY_CONTROL_5_SHADOW		0x4D000224
#define EMIF1_EXT_PHY_CONTROL_6			0x4C000228
#define EMIF2_EXT_PHY_CONTROL_6			0x4D000228
#define EMIF1_EXT_PHY_CONTROL_6_SHADOW		0x4C00022C
#define EMIF2_EXT_PHY_CONTROL_6_SHADOW		0x4D00022C
#define EMIF1_EXT_PHY_CONTROL_7			0x4C000230
#define EMIF2_EXT_PHY_CONTROL_7			0x4D000230
#define EMIF1_EXT_PHY_CONTROL_7_SHADOW		0x4C000234
#define EMIF2_EXT_PHY_CONTROL_7_SHADOW		0x4D000234
#define EMIF1_EXT_PHY_CONTROL_8			0x4C000238
#define EMIF2_EXT_PHY_CONTROL_8			0x4D000238
#define EMIF1_EXT_PHY_CONTROL_8_SHADOW		0x4C00023C
#define EMIF2_EXT_PHY_CONTROL_8_SHADOW		0x4D00023C
#define EMIF1_EXT_PHY_CONTROL_9			0x4C000240
#define EMIF2_EXT_PHY_CONTROL_9			0x4D000240
#define EMIF1_EXT_PHY_CONTROL_9_SHADOW		0x4C000244
#define EMIF2_EXT_PHY_CONTROL_9_SHADOW		0x4D000244
#define EMIF1_EXT_PHY_CONTROL_10		0x4C000248
#define EMIF2_EXT_PHY_CONTROL_10		0x4D000248
#define EMIF1_EXT_PHY_CONTROL_10_SHADOW		0x4C00024C
#define EMIF2_EXT_PHY_CONTROL_10_SHADOW		0x4D00024C
#define EMIF1_EXT_PHY_CONTROL_11		0x4C000250
#define EMIF2_EXT_PHY_CONTROL_11		0x4D000250
#define EMIF1_EXT_PHY_CONTROL_11_SHADOW		0x4C000254
#define EMIF2_EXT_PHY_CONTROL_11_SHADOW		0x4D000254
#define EMIF1_EXT_PHY_CONTROL_12		0x4C000258
#define EMIF2_EXT_PHY_CONTROL_12		0x4D000258
#define EMIF1_EXT_PHY_CONTROL_12_SHADOW		0x4C00025C
#define EMIF2_EXT_PHY_CONTROL_12_SHADOW		0x4D00025C
#define EMIF1_EXT_PHY_CONTROL_13		0x4C000260
#define EMIF2_EXT_PHY_CONTROL_13		0x4D000260
#define EMIF1_EXT_PHY_CONTROL_13_SHADOW		0x4C000264
#define EMIF2_EXT_PHY_CONTROL_13_SHADOW		0x4D000264
#define EMIF1_EXT_PHY_CONTROL_14		0x4C000268
#define EMIF2_EXT_PHY_CONTROL_14		0x4D000268
#define EMIF1_EXT_PHY_CONTROL_14_SHADOW		0x4C00026C
#define EMIF2_EXT_PHY_CONTROL_14_SHADOW		0x4D00026C
#define EMIF1_EXT_PHY_CONTROL_15		0x4C000270
#define EMIF2_EXT_PHY_CONTROL_15		0x4D000270
#define EMIF1_EXT_PHY_CONTROL_15_SHADOW		0x4C000274
#define EMIF2_EXT_PHY_CONTROL_15_SHADOW		0x4D000274
#define EMIF1_EXT_PHY_CONTROL_16		0x4C000278
#define EMIF2_EXT_PHY_CONTROL_16		0x4D000278
#define EMIF1_EXT_PHY_CONTROL_16_SHADOW		0x4C00027C
#define EMIF2_EXT_PHY_CONTROL_16_SHADOW		0x4D00027C
#define EMIF1_EXT_PHY_CONTROL_17		0x4C000280
#define EMIF2_EXT_PHY_CONTROL_17		0x4D000280
#define EMIF1_EXT_PHY_CONTROL_17_SHADOW		0x4C000284
#define EMIF2_EXT_PHY_CONTROL_17_SHADOW		0x4D000284
#define EMIF1_EXT_PHY_CONTROL_18		0x4C000288
#define EMIF2_EXT_PHY_CONTROL_18		0x4D000288
#define EMIF1_EXT_PHY_CONTROL_18_SHADOW		0x4C00028C
#define EMIF2_EXT_PHY_CONTROL_18_SHADOW		0x4D00028C
#define EMIF1_EXT_PHY_CONTROL_19		0x4C000290
#define EMIF2_EXT_PHY_CONTROL_19		0x4D000290
#define EMIF1_EXT_PHY_CONTROL_19_SHADOW		0x4C000294
#define EMIF2_EXT_PHY_CONTROL_19_SHADOW		0x4D000294
#define EMIF1_EXT_PHY_CONTROL_20		0x4C000298
#define EMIF2_EXT_PHY_CONTROL_20		0x4D000298
#define EMIF1_EXT_PHY_CONTROL_20_SHADOW		0x4C00029C
#define EMIF2_EXT_PHY_CONTROL_20_SHADOW		0x4D00029C
#define EMIF1_EXT_PHY_CONTROL_21		0x4C0002A0
#define EMIF2_EXT_PHY_CONTROL_21		0x4D0002A0
#define EMIF1_EXT_PHY_CONTROL_21_SHADOW		0x4C0002A4
#define EMIF2_EXT_PHY_CONTROL_21_SHADOW		0x4D0002A4
#define EMIF1_EXT_PHY_CONTROL_22		0x4C0002A8
#define EMIF2_EXT_PHY_CONTROL_22		0x4D0002A8
#define EMIF1_EXT_PHY_CONTROL_22_SHADOW		0x4C0002AC
#define EMIF2_EXT_PHY_CONTROL_22_SHADOW		0x4D0002AC
#define EMIF1_EXT_PHY_CONTROL_23		0x4C0002B0
#define EMIF2_EXT_PHY_CONTROL_23		0x4D0002B0
#define EMIF1_EXT_PHY_CONTROL_23_SHADOW		0x4C0002B4
#define EMIF2_EXT_PHY_CONTROL_23_SHADOW		0x4D0002B4
#define EMIF1_EXT_PHY_CONTROL_24		0x4C0002B8
#define EMIF2_EXT_PHY_CONTROL_24		0x4D0002B8
#define EMIF1_EXT_PHY_CONTROL_24_SHADOW		0x4C0002BC
#define EMIF2_EXT_PHY_CONTROL_24_SHADOW		0x4D0002BC
#define EMIF1_EXT_PHY_CONTROL_25		0x4C0002C0
#define EMIF2_EXT_PHY_CONTROL_25		0x4D0002C0
#define EMIF1_EXT_PHY_CONTROL_25_SHADOW		0x4C0002C4
#define EMIF2_EXT_PHY_CONTROL_25_SHADOW		0x4D0002C4
#define EMIF1_EXT_PHY_CONTROL_26		0x4C0002C8
#define EMIF2_EXT_PHY_CONTROL_26		0x4D0002C8
#define EMIF1_EXT_PHY_CONTROL_26_SHADOW		0x4C0002CC
#define EMIF2_EXT_PHY_CONTROL_26_SHADOW		0x4D0002CC
#define EMIF1_EXT_PHY_CONTROL_27		0x4C0002D0
#define EMIF2_EXT_PHY_CONTROL_27		0x4D0002D0
#define EMIF1_EXT_PHY_CONTROL_27_SHADOW		0x4C0002D4
#define EMIF2_EXT_PHY_CONTROL_27_SHADOW		0x4D0002D4
#define EMIF1_EXT_PHY_CONTROL_28		0x4C0002D8
#define EMIF2_EXT_PHY_CONTROL_28		0x4D0002D8
#define EMIF1_EXT_PHY_CONTROL_28_SHADOW		0x4C0002DC
#define EMIF2_EXT_PHY_CONTROL_28_SHADOW		0x4D0002DC
#define EMIF1_EXT_PHY_CONTROL_29		0x4C0002E0
#define EMIF2_EXT_PHY_CONTROL_29		0x4D0002E0
#define EMIF1_EXT_PHY_CONTROL_29_SHADOW		0x4C0002E4
#define EMIF2_EXT_PHY_CONTROL_29_SHADOW		0x4D0002E4
#define EMIF1_EXT_PHY_CONTROL_30		0x4C0002E8
#define EMIF2_EXT_PHY_CONTROL_30		0x4D0002E8
#define EMIF1_EXT_PHY_CONTROL_30_SHADOW		0x4C0002EC
#define EMIF2_EXT_PHY_CONTROL_30_SHADOW		0x4D0002EC
#define EMIF1_READ_WRITE_EXECUTION_THRESHOLD	0x4C000120
#define EMIF2_READ_WRITE_EXECUTION_THRESHOLD	0x4D000120
#define EMIF1_COS_CONFIG			0x4C000124
#define EMIF2_COS_CONFIG			0x4D000124

/* CTRL_MODULE_WKUP (Table 19-807) */
#define CONTROL_EMIF1_SDRAM_CONFIG_EXT		0x4AE0C144
#define CONTROL_EMIF2_SDRAM_CONFIG_EXT		0x4AE0C148
#define CONTROL_EMIF1_SDRAM_CONFIG_EXT_1	0x4AE0C14C
#define CONTROL_EMIF2_SDRAM_CONFIG_EXT_2	0x4AE0C150

#define CTRL_MODULE_CORE_PAD_CONTROL_DDR3CH1_0	0x4A002E30
#define CTRL_MODULE_CORE_PAD_CONTROL_DDR3CH2_0	0x4A002E34
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRCH1_0	0x4A002E38
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRCH1_1	0x4A002E3C
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRCH2_0	0x4A002E40
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRCH2_1	0x4A002E44
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_0	0x4A002E50
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_1	0x4A002E54
#define CTRL_MODULE_CORE_PAD_CONTROL_DDRIO_2	0x4A002E58
#define CONTROL_LPDDR2CH1_0			0x4A002E48
#define CONTROL_LPDDR2CH1_1			0x4A002E4C

#define EFUSE_COMPENSATION			0x45145100

/* LPDDR2 IO settings */
#define CTRL_DDRCH1_0_ADJ_LPDDR2	0x82828282
#define CTRL_DDRCH1_1_ADJ_LPDDR2	0x82828282
#define CTRL_DDRCH2_0_ADJ_LPDDR2	0x82828282
#define CTRL_DDRCH2_1_ADJ_LPDDR2	0x82828282
#define CTRL_LPDDR2CH1_0_ADJ_LPDDR2	0x82828200
#define CTRL_LPDDR2CH1_1_ADJ_LPDDR2	0x82828200
#define CTRL_DDRIO_0_ADJ_LPDDR2		0x0008C631
#define CTRL_DDRIO_1_ADJ_LPDDR2		0x8C6318C4
#define CTRL_DDRIO_2_ADJ_LPDDR2		0x8C631000
#define CTRL_DDR3CH1_0_ADJ_LPDDR2	0x00000000
#define CTRL_DDR3CH2_0_ADJ_LPDDR2	0x00000000

#define SDRAM_TYPE_OFFSET		0x1D
#define SDRAM_TYPE_MASK			(0x7 << SDRAM_TYPE_OFFSET)
#define SDRAM_TYPE_DDR3			(0x3 << SDRAM_TYPE_OFFSET)
#define SDRAM_TYPE_LPDDR2_S4		(0x4 << SDRAM_TYPE_OFFSET)
#define SDRAM_TYPE_LPDDR2_S2		(0x5 << SDRAM_TYPE_OFFSET)

/* DDR3 IO settings */
#define CTRL_DDR3CH1_0_ADJ_DDR3	0x7C7C7C6C
#define CTRL_DDR3CH2_0_ADJ_DDR3	0x7C7C7C6C
#define CTRL_DDRCH1_0_ADJ_DDR3		0x64646464
#define CTRL_DDRCH1_1_ADJ_DDR3		0x64646464
#define CTRL_DDRCH2_0_ADJ_DDR3		0x64646464
#define CTRL_DDRCH2_1_ADJ_DDR3		0x64646464
#define CTRL_LPDDR2CH1_0_ADJ_DDR3	0x00000000
#define CTRL_LPDDR2CH1_1_ADJ_DDR3	0x00000000
#define CTRL_DDRIO_0_ADJ_DDR3		0xBAE8C631
#define CTRL_DDRIO_1_ADJ_DDR3		0xBC6318DC
#define CTRL_DDRIO_2_ADJ_DDR3		0x00000000

#define LP_MODE_OFFSET				0x8
#define LP_MODE_MASK				(0x7 << LP_MODE_OFFSET)
#define DDR_SELF_REFRESH_MODE_ENABLE		(0x2 << LP_MODE_OFFSET)
#define DDR_SELF_REFRESH_MODE_DISABLE		(0x0 << LP_MODE_OFFSET)

/* keypad */
#define CM_WKUPAON_KBD_CLKCTRL_ES1		0x4AE07878
#define CM_WKUPAON_KBD_CLKCTRL			0x4AE07978
#define KBD_STATEMACHINE			0x4AE1C048
#define KBD_FULLCODE31_0			0x4AE1C054
#define KEY_VOLUME_UP				0x40000
#define KEY_VOLUME_DOWN				0x80000

/* LPDDR2 temperature threshold */
#define LPDDR2_TEMP_THRESHOLD			0x101b

/* L4PER_CM_CORE */
#define L4PER_CM_CORE_BASE		0x4A009400

/* CORE_CM_CORE */
#define CORE_CM_CORE_BASE		0x4A008700
#define CORE_CM_CORE_L4PER_BASE		0x4A009000 /* for ES2.0 */

/* L3INIT CM CORE */
#define L3INIT_CM_CORE_BASE		0x4A009600
#define L3INIT_CM_CORE_BASE_ES1_0	0x4A009300

/* WKUPON CM */
#define WKUPAON_CM_BASE_ES1		0x4AE07800
#define WKUPAON_CM_BASE			0x4AE07900

/* Used to index into DPLL parameter tables */
struct dpll_param {
	unsigned int 	m;
	unsigned int 	n;
	char		m2;
	char		m3;
	char		h11;
	char        	h12;
	char         	h13;
	char		h14;
	char		h21;
	char		h22;
	char		h23;
	char		h24;
};

struct ddr_io {
	u32 reg;
	u32 value;
};

void omap5_ddrio_init(struct ddr_io *ddrio_config);

#endif
