//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Wed Jan  9 19:19:16 EST 2019
//
//
// Ports:
// Name                         I/O  size props
// RDY_request_put                O     1 reg
// response_get                   O    70 reg
// RDY_response_get               O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// request_put                    I   202 reg
// EN_request_put                 I     1
// EN_response_get                I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFPU(CLK,
	     RST_N,

	     request_put,
	     EN_request_put,
	     RDY_request_put,

	     EN_response_get,
	     response_get,
	     RDY_response_get);
  input  CLK;
  input  RST_N;

  // action method request_put
  input  [201 : 0] request_put;
  input  EN_request_put;
  output RDY_request_put;

  // actionvalue method response_get
  input  EN_response_get;
  output [69 : 0] response_get;
  output RDY_response_get;

  // signals for module outputs
  wire [69 : 0] response_get;
  wire RDY_request_put, RDY_response_get;

  // ports of submodule fpu_madd_fOperand_S0
  wire [195 : 0] fpu_madd_fOperand_S0$D_IN, fpu_madd_fOperand_S0$D_OUT;
  wire fpu_madd_fOperand_S0$CLR,
       fpu_madd_fOperand_S0$DEQ,
       fpu_madd_fOperand_S0$EMPTY_N,
       fpu_madd_fOperand_S0$ENQ,
       fpu_madd_fOperand_S0$FULL_N;

  // ports of submodule fpu_madd_fProd_S2
  wire [105 : 0] fpu_madd_fProd_S2$D_IN, fpu_madd_fProd_S2$D_OUT;
  wire fpu_madd_fProd_S2$CLR,
       fpu_madd_fProd_S2$DEQ,
       fpu_madd_fProd_S2$EMPTY_N,
       fpu_madd_fProd_S2$ENQ,
       fpu_madd_fProd_S2$FULL_N;

  // ports of submodule fpu_madd_fProd_S3
  wire [105 : 0] fpu_madd_fProd_S3$D_IN, fpu_madd_fProd_S3$D_OUT;
  wire fpu_madd_fProd_S3$CLR,
       fpu_madd_fProd_S3$DEQ,
       fpu_madd_fProd_S3$EMPTY_N,
       fpu_madd_fProd_S3$ENQ,
       fpu_madd_fProd_S3$FULL_N;

  // ports of submodule fpu_madd_fResult_S9
  wire [68 : 0] fpu_madd_fResult_S9$D_IN, fpu_madd_fResult_S9$D_OUT;
  wire fpu_madd_fResult_S9$CLR,
       fpu_madd_fResult_S9$DEQ,
       fpu_madd_fResult_S9$EMPTY_N,
       fpu_madd_fResult_S9$ENQ,
       fpu_madd_fResult_S9$FULL_N;

  // ports of submodule fpu_madd_fState_S1
  wire [257 : 0] fpu_madd_fState_S1$D_IN, fpu_madd_fState_S1$D_OUT;
  wire fpu_madd_fState_S1$CLR,
       fpu_madd_fState_S1$DEQ,
       fpu_madd_fState_S1$EMPTY_N,
       fpu_madd_fState_S1$ENQ,
       fpu_madd_fState_S1$FULL_N;

  // ports of submodule fpu_madd_fState_S2
  wire [151 : 0] fpu_madd_fState_S2$D_IN, fpu_madd_fState_S2$D_OUT;
  wire fpu_madd_fState_S2$CLR,
       fpu_madd_fState_S2$DEQ,
       fpu_madd_fState_S2$EMPTY_N,
       fpu_madd_fState_S2$ENQ,
       fpu_madd_fState_S2$FULL_N;

  // ports of submodule fpu_madd_fState_S3
  wire [151 : 0] fpu_madd_fState_S3$D_IN, fpu_madd_fState_S3$D_OUT;
  wire fpu_madd_fState_S3$CLR,
       fpu_madd_fState_S3$DEQ,
       fpu_madd_fState_S3$EMPTY_N,
       fpu_madd_fState_S3$ENQ,
       fpu_madd_fState_S3$FULL_N;

  // ports of submodule fpu_madd_fState_S4
  wire [203 : 0] fpu_madd_fState_S4$D_IN, fpu_madd_fState_S4$D_OUT;
  wire fpu_madd_fState_S4$CLR,
       fpu_madd_fState_S4$DEQ,
       fpu_madd_fState_S4$EMPTY_N,
       fpu_madd_fState_S4$ENQ,
       fpu_madd_fState_S4$FULL_N;

  // ports of submodule fpu_madd_fState_S5
  wire [215 : 0] fpu_madd_fState_S5$D_IN, fpu_madd_fState_S5$D_OUT;
  wire fpu_madd_fState_S5$CLR,
       fpu_madd_fState_S5$DEQ,
       fpu_madd_fState_S5$EMPTY_N,
       fpu_madd_fState_S5$ENQ,
       fpu_madd_fState_S5$FULL_N;

  // ports of submodule fpu_madd_fState_S6
  wire [202 : 0] fpu_madd_fState_S6$D_IN, fpu_madd_fState_S6$D_OUT;
  wire fpu_madd_fState_S6$CLR,
       fpu_madd_fState_S6$DEQ,
       fpu_madd_fState_S6$EMPTY_N,
       fpu_madd_fState_S6$ENQ,
       fpu_madd_fState_S6$FULL_N;

  // ports of submodule fpu_madd_fState_S7
  wire [202 : 0] fpu_madd_fState_S7$D_IN, fpu_madd_fState_S7$D_OUT;
  wire fpu_madd_fState_S7$CLR,
       fpu_madd_fState_S7$DEQ,
       fpu_madd_fState_S7$EMPTY_N,
       fpu_madd_fState_S7$ENQ,
       fpu_madd_fState_S7$FULL_N;

  // ports of submodule fpu_madd_fState_S8
  wire [140 : 0] fpu_madd_fState_S8$D_IN, fpu_madd_fState_S8$D_OUT;
  wire fpu_madd_fState_S8$CLR,
       fpu_madd_fState_S8$DEQ,
       fpu_madd_fState_S8$EMPTY_N,
       fpu_madd_fState_S8$ENQ,
       fpu_madd_fState_S8$FULL_N;

  // ports of submodule iFifo
  wire [201 : 0] iFifo$D_IN, iFifo$D_OUT;
  wire iFifo$CLR, iFifo$DEQ, iFifo$EMPTY_N, iFifo$ENQ, iFifo$FULL_N;

  // ports of submodule isDoubleFifo
  wire isDoubleFifo$CLR,
       isDoubleFifo$DEQ,
       isDoubleFifo$D_IN,
       isDoubleFifo$D_OUT,
       isDoubleFifo$EMPTY_N,
       isDoubleFifo$ENQ,
       isDoubleFifo$FULL_N;

  // ports of submodule isNegateFifo
  wire isNegateFifo$CLR,
       isNegateFifo$DEQ,
       isNegateFifo$D_IN,
       isNegateFifo$D_OUT,
       isNegateFifo$EMPTY_N,
       isNegateFifo$ENQ,
       isNegateFifo$FULL_N;

  // ports of submodule oFifo
  wire [69 : 0] oFifo$D_IN, oFifo$D_OUT;
  wire oFifo$CLR, oFifo$DEQ, oFifo$EMPTY_N, oFifo$ENQ, oFifo$FULL_N;

  // ports of submodule rmdFifo
  wire [2 : 0] rmdFifo$D_IN, rmdFifo$D_OUT;
  wire rmdFifo$CLR, rmdFifo$DEQ, rmdFifo$EMPTY_N, rmdFifo$ENQ, rmdFifo$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_fpu_madd_s1_stage,
       CAN_FIRE_RL_fpu_madd_s2_stage,
       CAN_FIRE_RL_fpu_madd_s3_stage,
       CAN_FIRE_RL_fpu_madd_s4_stage,
       CAN_FIRE_RL_fpu_madd_s5_stage,
       CAN_FIRE_RL_fpu_madd_s6_stage,
       CAN_FIRE_RL_fpu_madd_s7_stage,
       CAN_FIRE_RL_fpu_madd_s8_stage,
       CAN_FIRE_RL_fpu_madd_s9_stage,
       CAN_FIRE_RL_getResMAdd,
       CAN_FIRE_RL_passResult,
       CAN_FIRE_RL_start_op,
       CAN_FIRE_request_put,
       CAN_FIRE_response_get,
       WILL_FIRE_RL_fpu_madd_s1_stage,
       WILL_FIRE_RL_fpu_madd_s2_stage,
       WILL_FIRE_RL_fpu_madd_s3_stage,
       WILL_FIRE_RL_fpu_madd_s4_stage,
       WILL_FIRE_RL_fpu_madd_s5_stage,
       WILL_FIRE_RL_fpu_madd_s6_stage,
       WILL_FIRE_RL_fpu_madd_s7_stage,
       WILL_FIRE_RL_fpu_madd_s8_stage,
       WILL_FIRE_RL_fpu_madd_s9_stage,
       WILL_FIRE_RL_getResMAdd,
       WILL_FIRE_RL_passResult,
       WILL_FIRE_RL_start_op,
       WILL_FIRE_request_put,
       WILL_FIRE_response_get;

  // remaining internal signals
  reg [63 : 0] CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149,
	       IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814;
  reg [62 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148;
  reg [51 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2,
	       CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90,
	       CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q91,
	       CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92,
	       CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q93,
	       CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55,
	       CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q56,
	       CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57,
	       CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q58,
	       CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59,
	       CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q60,
	       CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32,
	       CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q33,
	       CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88,
	       CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q89,
	       CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30,
	       CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q31,
	       CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28,
	       CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q29,
	       _theResult___fst_sfd__h106327,
	       _theResult___fst_sfd__h115917,
	       _theResult___fst_sfd__h124669,
	       _theResult___fst_sfd__h129469,
	       _theResult___fst_sfd__h145235,
	       _theResult___fst_sfd__h154825,
	       _theResult___fst_sfd__h163577,
	       _theResult___fst_sfd__h46456,
	       _theResult___fst_sfd__h51920,
	       _theResult___fst_sfd__h67688,
	       _theResult___fst_sfd__h77278,
	       _theResult___fst_sfd__h86030,
	       _theResult___fst_sfd__h90561;
  reg [22 : 0] CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133,
	       CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q134,
	       CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135,
	       CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q136,
	       CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137,
	       CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q138,
	       CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139,
	       CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q140,
	       _theResult___fst_sfd__h172926,
	       _theResult___fst_sfd__h181647,
	       _theResult___fst_sfd__h190229,
	       _theResult___fst_sfd__h199413,
	       _theResult___fst_sfd__h208049;
  reg [10 : 0] CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12,
	       CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84,
	       CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q85,
	       CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86,
	       CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q87,
	       CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49,
	       CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q50,
	       CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51,
	       CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q52,
	       CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53,
	       CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q54,
	       CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26,
	       CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q27,
	       CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82,
	       CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q83,
	       CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24,
	       CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q25,
	       CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22,
	       CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q23,
	       _theResult___fst_exp__h106326,
	       _theResult___fst_exp__h115916,
	       _theResult___fst_exp__h124668,
	       _theResult___fst_exp__h129468,
	       _theResult___fst_exp__h145234,
	       _theResult___fst_exp__h154824,
	       _theResult___fst_exp__h163576,
	       _theResult___fst_exp__h46455,
	       _theResult___fst_exp__h51919,
	       _theResult___fst_exp__h67687,
	       _theResult___fst_exp__h77277,
	       _theResult___fst_exp__h86029,
	       _theResult___fst_exp__h90560;
  reg [7 : 0] CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127,
	      CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q128,
	      CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125,
	      CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q126,
	      CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129,
	      CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q130,
	      CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131,
	      CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q132,
	      _theResult___fst_exp__h172925,
	      _theResult___fst_exp__h181646,
	      _theResult___fst_exp__h190228,
	      _theResult___fst_exp__h199412,
	      _theResult___fst_exp__h208048;
  reg CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141,
      CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142,
      CASE_guard06891_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102,
      CASE_guard06891_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96,
      CASE_guard15930_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104,
      CASE_guard15930_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98,
      CASE_guard36550_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67,
      CASE_guard36550_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q61,
      CASE_guard45799_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69,
      CASE_guard45799_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63,
      CASE_guard54838_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71,
      CASE_guard54838_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65,
      CASE_guard7291_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38,
      CASE_guard72953_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119,
      CASE_guard72953_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117,
      CASE_guard7642_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100,
      CASE_guard7642_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94,
      CASE_guard81660_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120,
      CASE_guard81660_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118,
      CASE_guard8252_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36,
      CASE_guard9003_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34,
      CASE_guard90590_0b0_NOT_fpu_madd_fResult_S9D__ETC__q122,
      CASE_guard90590_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121,
      CASE_guard99426_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124,
      CASE_guard99426_0b0_fpu_madd_fResult_S9D_OUT__ETC__q123,
      CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994,
      IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539,
      IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213,
      IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582,
      IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603;
  wire [139 : 0] IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796;
  wire [118 : 0] IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160;
  wire [105 : 0] IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4,
		 _theResult___fst__h20645,
		 _theResult___snd__h34784,
		 _theResult___snd__h34798,
		 _theResult___snd__h34800,
		 _theResult___snd__h34812,
		 _theResult___snd__h34818,
		 _theResult___snd__h34836,
		 _theResult___snd__h34841,
		 fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213,
		 sfdBC__h19480,
		 sfdin__h34761,
		 x__h20714;
  wire [68 : 0] IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282;
  wire [63 : 0] DONTCARE_CONCAT_IF_isNegateFifo_first__594_THE_ETC___d4841,
		IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137,
		IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140,
		IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d136,
		IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037,
		IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521,
		IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3575,
		IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039,
		IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746,
		IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809,
		IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842;
  wire [62 : 0] IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735,
		IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132,
		IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153,
		IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133,
		IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112,
		IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743;
  wire [56 : 0] IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77,
		IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112,
		IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40,
		IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47,
		IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108,
		IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521,
		_0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229,
		_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223,
		_theResult____h106881,
		_theResult____h145789,
		_theResult____h172943,
		_theResult____h190580,
		_theResult____h68242,
		_theResult___snd__h105554,
		_theResult___snd__h105556,
		_theResult___snd__h105563,
		_theResult___snd__h105569,
		_theResult___snd__h105592,
		_theResult___snd__h115130,
		_theResult___snd__h115141,
		_theResult___snd__h115143,
		_theResult___snd__h115153,
		_theResult___snd__h115159,
		_theResult___snd__h115182,
		_theResult___snd__h123866,
		_theResult___snd__h123880,
		_theResult___snd__h123886,
		_theResult___snd__h123904,
		_theResult___snd__h144462,
		_theResult___snd__h144464,
		_theResult___snd__h144471,
		_theResult___snd__h144477,
		_theResult___snd__h144500,
		_theResult___snd__h154038,
		_theResult___snd__h154049,
		_theResult___snd__h154051,
		_theResult___snd__h154061,
		_theResult___snd__h154067,
		_theResult___snd__h154090,
		_theResult___snd__h162774,
		_theResult___snd__h162788,
		_theResult___snd__h162794,
		_theResult___snd__h162812,
		_theResult___snd__h181063,
		_theResult___snd__h181074,
		_theResult___snd__h181076,
		_theResult___snd__h181086,
		_theResult___snd__h181092,
		_theResult___snd__h181115,
		_theResult___snd__h189659,
		_theResult___snd__h189661,
		_theResult___snd__h189668,
		_theResult___snd__h189674,
		_theResult___snd__h189697,
		_theResult___snd__h198829,
		_theResult___snd__h198840,
		_theResult___snd__h198842,
		_theResult___snd__h198852,
		_theResult___snd__h198858,
		_theResult___snd__h198881,
		_theResult___snd__h207449,
		_theResult___snd__h207463,
		_theResult___snd__h207469,
		_theResult___snd__h207487,
		_theResult___snd__h45221,
		_theResult___snd__h45235,
		_theResult___snd__h45237,
		_theResult___snd__h45249,
		_theResult___snd__h45255,
		_theResult___snd__h45273,
		_theResult___snd__h45278,
		_theResult___snd__h66915,
		_theResult___snd__h66917,
		_theResult___snd__h66924,
		_theResult___snd__h66930,
		_theResult___snd__h66953,
		_theResult___snd__h76491,
		_theResult___snd__h76502,
		_theResult___snd__h76504,
		_theResult___snd__h76514,
		_theResult___snd__h76520,
		_theResult___snd__h76543,
		_theResult___snd__h85227,
		_theResult___snd__h85241,
		_theResult___snd__h85247,
		_theResult___snd__h85265,
		fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816,
		guard__h36193,
		result__h107494,
		result__h146402,
		result__h191193,
		result__h36198,
		result__h68855,
		sfdA__h35400,
		sfdBC__h35401,
		sfd__h125713,
		sfd__h165341,
		sfd__h36948,
		sfd__h48164,
		sfd__h86805,
		sfdin__h115113,
		sfdin__h154021,
		sfdin__h181046,
		sfdin__h198812,
		sfdin__h45198,
		sfdin__h76474,
		x__h107591,
		x__h146499,
		x__h191290,
		x__h35764,
		x__h35768,
		x__h36184,
		x__h36700,
		x__h36710,
		x__h68952;
  wire [53 : 0] sfd__h105621,
		sfd__h115211,
		sfd__h123939,
		sfd__h144529,
		sfd__h154119,
		sfd__h162847,
		sfd__h45873,
		sfd__h66982,
		sfd__h76572,
		sfd__h85300,
		value__h173563;
  wire [52 : 0] x__h18060, x__h18072;
  wire [51 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731,
		_theResult___fst_sfd__h106330,
		_theResult___fst_sfd__h115920,
		_theResult___fst_sfd__h124672,
		_theResult___fst_sfd__h124681,
		_theResult___fst_sfd__h124687,
		_theResult___fst_sfd__h145238,
		_theResult___fst_sfd__h154828,
		_theResult___fst_sfd__h163580,
		_theResult___fst_sfd__h163589,
		_theResult___fst_sfd__h163595,
		_theResult___fst_sfd__h396,
		_theResult___fst_sfd__h67691,
		_theResult___fst_sfd__h77281,
		_theResult___fst_sfd__h86033,
		_theResult___fst_sfd__h86042,
		_theResult___fst_sfd__h86048,
		_theResult___sfd__h106249,
		_theResult___sfd__h115839,
		_theResult___sfd__h124591,
		_theResult___sfd__h145157,
		_theResult___sfd__h154747,
		_theResult___sfd__h163499,
		_theResult___sfd__h46378,
		_theResult___sfd__h67610,
		_theResult___sfd__h77200,
		_theResult___sfd__h85952,
		_theResult___snd_fst_sfd__h106333,
		_theResult___snd_fst_sfd__h124675,
		_theResult___snd_fst_sfd__h125663,
		_theResult___snd_fst_sfd__h145241,
		_theResult___snd_fst_sfd__h163583,
		_theResult___snd_fst_sfd__h48114,
		_theResult___snd_fst_sfd__h67694,
		_theResult___snd_fst_sfd__h86036,
		_theResult___snd_fst_sfd__h86755,
		out___1_sfd__h125412,
		out___1_sfd__h47863,
		out___1_sfd__h86504,
		out_sfd__h106252,
		out_sfd__h115842,
		out_sfd__h124594,
		out_sfd__h145160,
		out_sfd__h154750,
		out_sfd__h163502,
		out_sfd__h46381,
		out_sfd__h67613,
		out_sfd__h77203,
		out_sfd__h85955,
		sfd__h3208,
		sfd__h3211,
		sfd__h3214;
  wire [24 : 0] sfd__h181144,
		sfd__h189726,
		sfd__h198910,
		sfd__h207522,
		value__h130098,
		value__h52551,
		value__h91190;
  wire [22 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761,
		IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826,
		IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828,
		_theResult___fst_sfd__h181650,
		_theResult___fst_sfd__h190232,
		_theResult___fst_sfd__h199416,
		_theResult___fst_sfd__h208052,
		_theResult___fst_sfd__h208061,
		_theResult___fst_sfd__h208067,
		_theResult___sfd__h181569,
		_theResult___sfd__h190151,
		_theResult___sfd__h199335,
		_theResult___sfd__h207971,
		_theResult___snd_fst_sfd__h165291,
		_theResult___snd_fst_sfd__h190235,
		_theResult___snd_fst_sfd__h208055,
		out_sfd__h181572,
		out_sfd__h190154,
		out_sfd__h199338,
		out_sfd__h207974,
		sfd__h208073;
  wire [12 : 0] IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769,
		IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764,
		_7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208,
		value__h34701,
		value__h45135,
		x__h20747,
		x__h36298;
  wire [11 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663,
		IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297,
		IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814,
		IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522,
		IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104,
		IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43,
		SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216,
		SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111,
		_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517,
		_3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874,
		_3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219,
		x__h107624,
		x__h146532,
		x__h191323,
		x__h68985;
  wire [10 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433,
		IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951,
		IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658,
		IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660,
		IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187,
		IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212,
		SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79,
		SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19,
		SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46,
		_theResult___exp__h106248,
		_theResult___exp__h115838,
		_theResult___exp__h124590,
		_theResult___exp__h145156,
		_theResult___exp__h154746,
		_theResult___exp__h163498,
		_theResult___exp__h46377,
		_theResult___exp__h67609,
		_theResult___exp__h77199,
		_theResult___exp__h85951,
		_theResult___fst_exp__h105594,
		_theResult___fst_exp__h105600,
		_theResult___fst_exp__h105603,
		_theResult___fst_exp__h106329,
		_theResult___fst_exp__h115119,
		_theResult___fst_exp__h115184,
		_theResult___fst_exp__h115190,
		_theResult___fst_exp__h115193,
		_theResult___fst_exp__h115919,
		_theResult___fst_exp__h123872,
		_theResult___fst_exp__h123911,
		_theResult___fst_exp__h123917,
		_theResult___fst_exp__h123920,
		_theResult___fst_exp__h124671,
		_theResult___fst_exp__h124680,
		_theResult___fst_exp__h124683,
		_theResult___fst_exp__h144502,
		_theResult___fst_exp__h144508,
		_theResult___fst_exp__h144511,
		_theResult___fst_exp__h145237,
		_theResult___fst_exp__h154027,
		_theResult___fst_exp__h154092,
		_theResult___fst_exp__h154098,
		_theResult___fst_exp__h154101,
		_theResult___fst_exp__h154827,
		_theResult___fst_exp__h162780,
		_theResult___fst_exp__h162819,
		_theResult___fst_exp__h162825,
		_theResult___fst_exp__h162828,
		_theResult___fst_exp__h163579,
		_theResult___fst_exp__h163588,
		_theResult___fst_exp__h163591,
		_theResult___fst_exp__h34767,
		_theResult___fst_exp__h34770,
		_theResult___fst_exp__h34789,
		_theResult___fst_exp__h34804,
		_theResult___fst_exp__h34843,
		_theResult___fst_exp__h34849,
		_theResult___fst_exp__h34852,
		_theResult___fst_exp__h45204,
		_theResult___fst_exp__h45207,
		_theResult___fst_exp__h45226,
		_theResult___fst_exp__h45241,
		_theResult___fst_exp__h45280,
		_theResult___fst_exp__h45286,
		_theResult___fst_exp__h45289,
		_theResult___fst_exp__h66955,
		_theResult___fst_exp__h66961,
		_theResult___fst_exp__h66964,
		_theResult___fst_exp__h67690,
		_theResult___fst_exp__h76480,
		_theResult___fst_exp__h76545,
		_theResult___fst_exp__h76551,
		_theResult___fst_exp__h76554,
		_theResult___fst_exp__h77280,
		_theResult___fst_exp__h85233,
		_theResult___fst_exp__h85272,
		_theResult___fst_exp__h85278,
		_theResult___fst_exp__h85281,
		_theResult___fst_exp__h86032,
		_theResult___fst_exp__h86041,
		_theResult___fst_exp__h86044,
		_theResult___snd_fst_exp__h106332,
		_theResult___snd_fst_exp__h124674,
		_theResult___snd_fst_exp__h145240,
		_theResult___snd_fst_exp__h163582,
		_theResult___snd_fst_exp__h67693,
		_theResult___snd_fst_exp__h86035,
		din_exp4684_MINUS_1023__q3,
		din_exp__h34684,
		din_inc___2_exp__h124736,
		din_inc___2_exp__h124771,
		din_inc___2_exp__h124797,
		din_inc___2_exp__h163644,
		din_inc___2_exp__h163679,
		din_inc___2_exp__h163705,
		din_inc___2_exp__h46462,
		din_inc___2_exp__h86097,
		din_inc___2_exp__h86132,
		din_inc___2_exp__h86158,
		fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143,
		fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144,
		fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110,
		fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7,
		fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6,
		out_exp__h106251,
		out_exp__h115841,
		out_exp__h124593,
		out_exp__h145159,
		out_exp__h154749,
		out_exp__h163501,
		out_exp__h46380,
		out_exp__h67612,
		out_exp__h77202,
		out_exp__h85954,
		value5135_BITS_10_TO_0_MINUS_1023__q8,
		x__h328;
  wire [8 : 0] IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517;
  wire [7 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633,
	       IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734,
	       IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736,
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114,
	       _theResult___exp__h181568,
	       _theResult___exp__h190150,
	       _theResult___exp__h199334,
	       _theResult___exp__h207970,
	       _theResult___fst_exp__h181052,
	       _theResult___fst_exp__h181117,
	       _theResult___fst_exp__h181123,
	       _theResult___fst_exp__h181126,
	       _theResult___fst_exp__h181649,
	       _theResult___fst_exp__h189699,
	       _theResult___fst_exp__h189705,
	       _theResult___fst_exp__h189708,
	       _theResult___fst_exp__h190231,
	       _theResult___fst_exp__h198818,
	       _theResult___fst_exp__h198883,
	       _theResult___fst_exp__h198889,
	       _theResult___fst_exp__h198892,
	       _theResult___fst_exp__h199415,
	       _theResult___fst_exp__h207455,
	       _theResult___fst_exp__h207494,
	       _theResult___fst_exp__h207500,
	       _theResult___fst_exp__h207503,
	       _theResult___fst_exp__h208051,
	       _theResult___fst_exp__h208060,
	       _theResult___fst_exp__h208063,
	       _theResult___snd_fst_exp__h190234,
	       _theResult___snd_fst_exp__h208054,
	       din_inc___2_exp__h208089,
	       din_inc___2_exp__h208115,
	       din_inc___2_exp__h208150,
	       din_inc___2_exp__h208176,
	       exp__h208072,
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75,
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15,
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42,
	       out_exp__h181571,
	       out_exp__h190153,
	       out_exp__h199337,
	       out_exp__h207973;
  wire [6 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661;
  wire [5 : 0] IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463,
	       IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167;
  wire [4 : 0] IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726,
	       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861,
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890,
	       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873,
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702,
	       fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143,
	       fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244,
	       resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953;
  wire [2 : 0] NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724;
  wire [1 : 0] IF_sfdin15113_BIT_4_THEN_2_ELSE_0__q78,
	       IF_sfdin4761_BIT_53_THEN_2_ELSE_0__q5,
	       IF_sfdin5198_BIT_4_THEN_2_ELSE_0__q10,
	       IF_sfdin54021_BIT_4_THEN_2_ELSE_0__q45,
	       IF_sfdin6474_BIT_4_THEN_2_ELSE_0__q18,
	       IF_sfdin81046_BIT_33_THEN_2_ELSE_0__q107,
	       IF_sfdin98812_BIT_33_THEN_2_ELSE_0__q113,
	       IF_theResult___snd05554_BIT_4_THEN_2_ELSE_0__q74,
	       IF_theResult___snd07449_BIT_33_THEN_2_ELSE_0__q116,
	       IF_theResult___snd23866_BIT_4_THEN_2_ELSE_0__q81,
	       IF_theResult___snd44462_BIT_4_THEN_2_ELSE_0__q41,
	       IF_theResult___snd5227_BIT_4_THEN_2_ELSE_0__q21,
	       IF_theResult___snd62774_BIT_4_THEN_2_ELSE_0__q48,
	       IF_theResult___snd6915_BIT_4_THEN_2_ELSE_0__q14,
	       IF_theResult___snd89659_BIT_33_THEN_2_ELSE_0__q109,
	       _theResult___snd_fst__h34869,
	       _theResult___snd_fst__h45306,
	       _theResult___snd_snd__h35192,
	       _theResult___snd_snd_snd__h35190,
	       guardBC__h19484,
	       guard__h106891,
	       guard__h115930,
	       guard__h136550,
	       guard__h145799,
	       guard__h154838,
	       guard__h172953,
	       guard__h181660,
	       guard__h190590,
	       guard__h199426,
	       guard__h36952,
	       guard__h59003,
	       guard__h68252,
	       guard__h77291,
	       guard__h97642,
	       x__h35229,
	       x__h45593;
  wire IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210,
       IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538,
       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123,
       IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704,
       IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707,
       IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337,
       IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565,
       IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854,
       IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562,
       IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932,
       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148,
       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62,
       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717,
       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722,
       IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261,
       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339,
       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567,
       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856,
       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564,
       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934,
       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941,
       NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147,
       NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124,
       NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55,
       NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711,
       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785,
       NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435,
       NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146,
       NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921,
       NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112,
       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998,
       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999,
       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515,
       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516,
       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223,
       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224,
       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217,
       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218,
       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248,
       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465,
       _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664,
       _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105,
       _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950,
       _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298,
       _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464,
       _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815,
       _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175,
       _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523,
       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169,
       _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876,
       _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209,
       fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127,
       fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58,
       fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56,
       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203,
       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205,
       guard__h107489,
       guard__h146397,
       guard__h191188,
       guard__h68850,
       rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306,
       sfdlsb__h20643;

  // action method request_put
  assign RDY_request_put = iFifo$FULL_N ;
  assign CAN_FIRE_request_put = iFifo$FULL_N ;
  assign WILL_FIRE_request_put = EN_request_put ;

  // actionvalue method response_get
  assign response_get = oFifo$D_OUT ;
  assign RDY_response_get = oFifo$EMPTY_N ;
  assign CAN_FIRE_response_get = oFifo$EMPTY_N ;
  assign WILL_FIRE_response_get = EN_response_get ;

  // submodule fpu_madd_fOperand_S0
  FIFOL1 #(.width(32'd196)) fpu_madd_fOperand_S0(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(fpu_madd_fOperand_S0$D_IN),
						 .ENQ(fpu_madd_fOperand_S0$ENQ),
						 .DEQ(fpu_madd_fOperand_S0$DEQ),
						 .CLR(fpu_madd_fOperand_S0$CLR),
						 .D_OUT(fpu_madd_fOperand_S0$D_OUT),
						 .FULL_N(fpu_madd_fOperand_S0$FULL_N),
						 .EMPTY_N(fpu_madd_fOperand_S0$EMPTY_N));

  // submodule fpu_madd_fProd_S2
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S2$D_IN),
					      .ENQ(fpu_madd_fProd_S2$ENQ),
					      .DEQ(fpu_madd_fProd_S2$DEQ),
					      .CLR(fpu_madd_fProd_S2$CLR),
					      .D_OUT(fpu_madd_fProd_S2$D_OUT),
					      .FULL_N(fpu_madd_fProd_S2$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S2$EMPTY_N));

  // submodule fpu_madd_fProd_S3
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S3(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S3$D_IN),
					      .ENQ(fpu_madd_fProd_S3$ENQ),
					      .DEQ(fpu_madd_fProd_S3$DEQ),
					      .CLR(fpu_madd_fProd_S3$CLR),
					      .D_OUT(fpu_madd_fProd_S3$D_OUT),
					      .FULL_N(fpu_madd_fProd_S3$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S3$EMPTY_N));

  // submodule fpu_madd_fResult_S9
  FIFOL1 #(.width(32'd69)) fpu_madd_fResult_S9(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fResult_S9$D_IN),
					       .ENQ(fpu_madd_fResult_S9$ENQ),
					       .DEQ(fpu_madd_fResult_S9$DEQ),
					       .CLR(fpu_madd_fResult_S9$CLR),
					       .D_OUT(fpu_madd_fResult_S9$D_OUT),
					       .FULL_N(fpu_madd_fResult_S9$FULL_N),
					       .EMPTY_N(fpu_madd_fResult_S9$EMPTY_N));

  // submodule fpu_madd_fState_S1
  FIFOL1 #(.width(32'd258)) fpu_madd_fState_S1(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S1$D_IN),
					       .ENQ(fpu_madd_fState_S1$ENQ),
					       .DEQ(fpu_madd_fState_S1$DEQ),
					       .CLR(fpu_madd_fState_S1$CLR),
					       .D_OUT(fpu_madd_fState_S1$D_OUT),
					       .FULL_N(fpu_madd_fState_S1$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S1$EMPTY_N));

  // submodule fpu_madd_fState_S2
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S2(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S2$D_IN),
					       .ENQ(fpu_madd_fState_S2$ENQ),
					       .DEQ(fpu_madd_fState_S2$DEQ),
					       .CLR(fpu_madd_fState_S2$CLR),
					       .D_OUT(fpu_madd_fState_S2$D_OUT),
					       .FULL_N(fpu_madd_fState_S2$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S2$EMPTY_N));

  // submodule fpu_madd_fState_S3
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S3(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S3$D_IN),
					       .ENQ(fpu_madd_fState_S3$ENQ),
					       .DEQ(fpu_madd_fState_S3$DEQ),
					       .CLR(fpu_madd_fState_S3$CLR),
					       .D_OUT(fpu_madd_fState_S3$D_OUT),
					       .FULL_N(fpu_madd_fState_S3$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S3$EMPTY_N));

  // submodule fpu_madd_fState_S4
  FIFOL1 #(.width(32'd204)) fpu_madd_fState_S4(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S4$D_IN),
					       .ENQ(fpu_madd_fState_S4$ENQ),
					       .DEQ(fpu_madd_fState_S4$DEQ),
					       .CLR(fpu_madd_fState_S4$CLR),
					       .D_OUT(fpu_madd_fState_S4$D_OUT),
					       .FULL_N(fpu_madd_fState_S4$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S4$EMPTY_N));

  // submodule fpu_madd_fState_S5
  FIFOL1 #(.width(32'd216)) fpu_madd_fState_S5(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S5$D_IN),
					       .ENQ(fpu_madd_fState_S5$ENQ),
					       .DEQ(fpu_madd_fState_S5$DEQ),
					       .CLR(fpu_madd_fState_S5$CLR),
					       .D_OUT(fpu_madd_fState_S5$D_OUT),
					       .FULL_N(fpu_madd_fState_S5$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S5$EMPTY_N));

  // submodule fpu_madd_fState_S6
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S6(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S6$D_IN),
					       .ENQ(fpu_madd_fState_S6$ENQ),
					       .DEQ(fpu_madd_fState_S6$DEQ),
					       .CLR(fpu_madd_fState_S6$CLR),
					       .D_OUT(fpu_madd_fState_S6$D_OUT),
					       .FULL_N(fpu_madd_fState_S6$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S6$EMPTY_N));

  // submodule fpu_madd_fState_S7
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S7(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S7$D_IN),
					       .ENQ(fpu_madd_fState_S7$ENQ),
					       .DEQ(fpu_madd_fState_S7$DEQ),
					       .CLR(fpu_madd_fState_S7$CLR),
					       .D_OUT(fpu_madd_fState_S7$D_OUT),
					       .FULL_N(fpu_madd_fState_S7$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S7$EMPTY_N));

  // submodule fpu_madd_fState_S8
  FIFOL1 #(.width(32'd141)) fpu_madd_fState_S8(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S8$D_IN),
					       .ENQ(fpu_madd_fState_S8$ENQ),
					       .DEQ(fpu_madd_fState_S8$DEQ),
					       .CLR(fpu_madd_fState_S8$CLR),
					       .D_OUT(fpu_madd_fState_S8$D_OUT),
					       .FULL_N(fpu_madd_fState_S8$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S8$EMPTY_N));

  // submodule iFifo
  FIFO2 #(.width(32'd202), .guarded(32'd1)) iFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(iFifo$D_IN),
						  .ENQ(iFifo$ENQ),
						  .DEQ(iFifo$DEQ),
						  .CLR(iFifo$CLR),
						  .D_OUT(iFifo$D_OUT),
						  .FULL_N(iFifo$FULL_N),
						  .EMPTY_N(iFifo$EMPTY_N));

  // submodule isDoubleFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isDoubleFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isDoubleFifo$D_IN),
						       .ENQ(isDoubleFifo$ENQ),
						       .DEQ(isDoubleFifo$DEQ),
						       .CLR(isDoubleFifo$CLR),
						       .D_OUT(isDoubleFifo$D_OUT),
						       .FULL_N(isDoubleFifo$FULL_N),
						       .EMPTY_N(isDoubleFifo$EMPTY_N));

  // submodule isNegateFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isNegateFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isNegateFifo$D_IN),
						       .ENQ(isNegateFifo$ENQ),
						       .DEQ(isNegateFifo$DEQ),
						       .CLR(isNegateFifo$CLR),
						       .D_OUT(isNegateFifo$D_OUT),
						       .FULL_N(isNegateFifo$FULL_N),
						       .EMPTY_N(isNegateFifo$EMPTY_N));

  // submodule oFifo
  FIFO2 #(.width(32'd70), .guarded(32'd1)) oFifo(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(oFifo$D_IN),
						 .ENQ(oFifo$ENQ),
						 .DEQ(oFifo$DEQ),
						 .CLR(oFifo$CLR),
						 .D_OUT(oFifo$D_OUT),
						 .FULL_N(oFifo$FULL_N),
						 .EMPTY_N(oFifo$EMPTY_N));

  // submodule rmdFifo
  FIFO2 #(.width(32'd3), .guarded(32'd1)) rmdFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(rmdFifo$D_IN),
						  .ENQ(rmdFifo$ENQ),
						  .DEQ(rmdFifo$DEQ),
						  .CLR(rmdFifo$CLR),
						  .D_OUT(rmdFifo$D_OUT),
						  .FULL_N(rmdFifo$FULL_N),
						  .EMPTY_N(rmdFifo$EMPTY_N));

  // rule RL_getResMAdd
  assign CAN_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;

  // rule RL_passResult
  assign CAN_FIRE_RL_passResult =
	     isDoubleFifo$EMPTY_N && isNegateFifo$EMPTY_N &&
	     rmdFifo$EMPTY_N &&
	     oFifo$FULL_N &&
	     fpu_madd_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_RL_passResult = CAN_FIRE_RL_passResult ;

  // rule RL_fpu_madd_s9_stage
  assign CAN_FIRE_RL_fpu_madd_s9_stage =
	     fpu_madd_fState_S8$EMPTY_N && fpu_madd_fResult_S9$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s9_stage = CAN_FIRE_RL_fpu_madd_s9_stage ;

  // rule RL_fpu_madd_s8_stage
  assign CAN_FIRE_RL_fpu_madd_s8_stage =
	     fpu_madd_fState_S7$EMPTY_N && fpu_madd_fState_S8$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s8_stage = CAN_FIRE_RL_fpu_madd_s8_stage ;

  // rule RL_fpu_madd_s7_stage
  assign CAN_FIRE_RL_fpu_madd_s7_stage =
	     fpu_madd_fState_S6$EMPTY_N && fpu_madd_fState_S7$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s7_stage = CAN_FIRE_RL_fpu_madd_s7_stage ;

  // rule RL_fpu_madd_s6_stage
  assign CAN_FIRE_RL_fpu_madd_s6_stage =
	     fpu_madd_fState_S5$EMPTY_N && fpu_madd_fState_S6$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s6_stage = CAN_FIRE_RL_fpu_madd_s6_stage ;

  // rule RL_fpu_madd_s5_stage
  assign CAN_FIRE_RL_fpu_madd_s5_stage =
	     fpu_madd_fState_S4$EMPTY_N && fpu_madd_fState_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s5_stage = CAN_FIRE_RL_fpu_madd_s5_stage ;

  // rule RL_fpu_madd_s4_stage
  assign CAN_FIRE_RL_fpu_madd_s4_stage =
	     fpu_madd_fState_S3$EMPTY_N && fpu_madd_fProd_S3$EMPTY_N &&
	     fpu_madd_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s4_stage = CAN_FIRE_RL_fpu_madd_s4_stage ;

  // rule RL_fpu_madd_s3_stage
  assign CAN_FIRE_RL_fpu_madd_s3_stage =
	     fpu_madd_fState_S2$EMPTY_N && fpu_madd_fProd_S2$EMPTY_N &&
	     fpu_madd_fProd_S3$FULL_N &&
	     fpu_madd_fState_S3$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s3_stage = CAN_FIRE_RL_fpu_madd_s3_stage ;

  // rule RL_fpu_madd_s2_stage
  assign CAN_FIRE_RL_fpu_madd_s2_stage =
	     fpu_madd_fState_S1$EMPTY_N && fpu_madd_fProd_S2$FULL_N &&
	     fpu_madd_fState_S2$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s2_stage = CAN_FIRE_RL_fpu_madd_s2_stage ;

  // rule RL_fpu_madd_s1_stage
  assign CAN_FIRE_RL_fpu_madd_s1_stage =
	     fpu_madd_fOperand_S0$EMPTY_N && fpu_madd_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s1_stage = CAN_FIRE_RL_fpu_madd_s1_stage ;

  // rule RL_start_op
  assign CAN_FIRE_RL_start_op =
	     iFifo$EMPTY_N && isDoubleFifo$FULL_N && isNegateFifo$FULL_N &&
	     rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306 ;
  assign WILL_FIRE_RL_start_op = CAN_FIRE_RL_start_op ;

  // submodule fpu_madd_fOperand_S0
  assign fpu_madd_fOperand_S0$D_IN =
	     { iFifo$D_OUT[3:0] != 4'd2,
	       IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150,
	       iFifo$D_OUT[6:4] } ;
  assign fpu_madd_fOperand_S0$ENQ =
	     WILL_FIRE_RL_start_op &&
	     (iFifo$D_OUT[3:0] == 4'd0 || iFifo$D_OUT[3:0] == 4'd1 ||
	      iFifo$D_OUT[3:0] == 4'd2 ||
	      iFifo$D_OUT[3:0] == 4'd5 ||
	      iFifo$D_OUT[3:0] == 4'd6 ||
	      iFifo$D_OUT[3:0] == 4'd7 ||
	      iFifo$D_OUT[3:0] == 4'd8) ;
  assign fpu_madd_fOperand_S0$DEQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fOperand_S0$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S2
  assign fpu_madd_fProd_S2$D_IN =
	     fpu_madd_fState_S1$D_OUT[105:53] *
	     fpu_madd_fState_S1$D_OUT[52:0] ;
  assign fpu_madd_fProd_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fProd_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S3
  assign fpu_madd_fProd_S3$D_IN = fpu_madd_fProd_S2$D_OUT ;
  assign fpu_madd_fProd_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fProd_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fResult_S9
  assign fpu_madd_fResult_S9$D_IN =
	     fpu_madd_fState_S8$D_OUT[140] ?
	       fpu_madd_fState_S8$D_OUT[139:71] :
	       IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282 ;
  assign fpu_madd_fResult_S9$ENQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fResult_S9$DEQ = fpu_madd_fResult_S9$EMPTY_N ;
  assign fpu_madd_fResult_S9$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S1
  assign fpu_madd_fState_S1$D_IN =
	     { x__h328 == 11'd2047 && _theResult___fst_sfd__h396 != 52'd0 &&
	       !_theResult___fst_sfd__h396[51] ||
	       fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[118] ||
	       fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[54] ||
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62,
	       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140,
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148,
	       4'd0,
	       fpu_madd_fOperand_S0$D_OUT[2:0],
	       fpu_madd_fOperand_S0$D_OUT[195],
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194],
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112,
	       NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55,
	       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160 } ;
  assign fpu_madd_fState_S1$ENQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fState_S1$DEQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S1$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S2
  assign fpu_madd_fState_S2$D_IN = fpu_madd_fState_S1$D_OUT[257:106] ;
  assign fpu_madd_fState_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S3
  assign fpu_madd_fState_S3$D_IN = fpu_madd_fState_S2$D_OUT ;
  assign fpu_madd_fState_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S4
  assign fpu_madd_fState_S4$D_IN =
	     { fpu_madd_fState_S3$D_OUT[151:87],
	       IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726,
	       fpu_madd_fState_S3$D_OUT[81:14],
	       !fpu_madd_fState_S3$D_OUT[151] && fpu_madd_fState_S3$D_OUT[13],
	       fpu_madd_fState_S3$D_OUT[151] ?
		 63'd0 :
		 IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737,
	       x__h35229 } ;
  assign fpu_madd_fState_S4$ENQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S4$DEQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S4$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S5
  assign fpu_madd_fState_S5$D_IN =
	     { fpu_madd_fState_S4$D_OUT[203:130],
	       fpu_madd_fState_S4$D_OUT[129] != fpu_madd_fState_S4$D_OUT[65],
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 fpu_madd_fState_S4$D_OUT[65] :
		 fpu_madd_fState_S4$D_OUT[129],
	       IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796 } ;
  assign fpu_madd_fState_S5$ENQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S5$DEQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S5$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S6
  assign fpu_madd_fState_S6$D_IN =
	     { fpu_madd_fState_S5$D_OUT[215:127],
	       fpu_madd_fState_S5$D_OUT[113:57],
	       x__h36184 } ;
  assign fpu_madd_fState_S6$ENQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S6$DEQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S6$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S7
  assign fpu_madd_fState_S7$D_IN =
	     { fpu_madd_fState_S6$D_OUT[202:114], x__h36700, x__h36710 } ;
  assign fpu_madd_fState_S7$ENQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S7$DEQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S7$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S8
  assign fpu_madd_fState_S8$D_IN =
	     { fpu_madd_fState_S7$D_OUT[202:138],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 fpu_madd_fState_S7$D_OUT[137:133] :
		 fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143,
	       fpu_madd_fState_S7$D_OUT[132:129],
	       !fpu_madd_fState_S7$D_OUT[202] &&
	       fpu_madd_fState_S7$D_OUT[127],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 63'd0 :
		 IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153,
	       x__h45593,
	       fpu_madd_fState_S7$D_OUT[128] } ;
  assign fpu_madd_fState_S8$ENQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S8$DEQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fState_S8$CLR = 1'b0 ;

  // submodule iFifo
  assign iFifo$D_IN = request_put ;
  assign iFifo$ENQ = EN_request_put ;
  assign iFifo$DEQ = CAN_FIRE_RL_start_op ;
  assign iFifo$CLR = 1'b0 ;

  // submodule isDoubleFifo
  assign isDoubleFifo$D_IN = !iFifo$D_OUT[201] ;
  assign isDoubleFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isDoubleFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isDoubleFifo$CLR = 1'b0 ;

  // submodule isNegateFifo
  assign isNegateFifo$D_IN =
	     iFifo$D_OUT[3:0] == 4'd7 || iFifo$D_OUT[3:0] == 4'd8 ;
  assign isNegateFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isNegateFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isNegateFifo$CLR = 1'b0 ;

  // submodule oFifo
  assign oFifo$D_IN =
	     { !isDoubleFifo$D_OUT,
	       IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842,
	       isDoubleFifo$D_OUT ?
		 fpu_madd_fResult_S9$D_OUT[4:0] :
		 resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953 } ;
  assign oFifo$ENQ = CAN_FIRE_RL_passResult ;
  assign oFifo$DEQ = EN_response_get ;
  assign oFifo$CLR = 1'b0 ;

  // submodule rmdFifo
  assign rmdFifo$D_IN = iFifo$D_OUT[6:4] ;
  assign rmdFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign rmdFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign rmdFifo$CLR = 1'b0 ;

  // remaining internal signals
  assign DONTCARE_CONCAT_IF_isNegateFifo_first__594_THE_ETC___d4841 =
	     { 32'hAAAAAAAA,
	       isNegateFifo$D_OUT ?
		 ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
		   fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0 ||
		   (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
		    fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
		   fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
		    !fpu_madd_fResult_S9$D_OUT[68] :
		    IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562) :
		 ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
		   fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0 ||
		   (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
		    fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
		   fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
		    fpu_madd_fResult_S9$D_OUT[68] :
		    IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607),
	       exp__h208072,
	       sfd__h208073 } ;
  assign IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106 =
	     _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954 ?
	       _theResult___snd__h181115 :
	       _theResult____h172943 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765 ?
	       _theResult___snd__h76543 :
	       _theResult____h68242 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473 ?
	       _theResult___snd__h154090 :
	       _theResult____h145789 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248 ?
	       _theResult___snd__h115182 :
	       _theResult____h106881 ;
  assign IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112 =
	     _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465 ?
	       _theResult___snd__h198881 :
	       _theResult____h190580 ;
  assign IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4 =
	     _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664 ?
	       _theResult___snd__h34841 :
	       _theResult___snd__h34836 ;
  assign IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9 =
	     _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105 ?
	       _theResult___snd__h45278 :
	       _theResult___snd__h45273 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950 ?
	       _theResult___snd__h105592 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298 ?
	       _theResult___snd__h105592 :
	       _theResult___snd__h123904 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464 ?
	       _theResult___snd__h66953 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815 ?
	       _theResult___snd__h66953 :
	       _theResult___snd__h85265 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175 ?
	       _theResult___snd__h144500 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47 =
	     _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523 ?
	       _theResult___snd__h144500 :
	       _theResult___snd__h162812 ;
  assign IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108 =
	     _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169 ?
	       _theResult___snd__h189697 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115 =
	     _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518 ?
	       _theResult___snd__h189697 :
	       _theResult___snd__h207487 ;
  assign IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 =
	     sfd__h45873[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h46462, sfd__h45873[52:1] }) :
	       { IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187,
		 sfd__h45873[51:0] } ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       ((_theResult___fst_exp__h181052 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008) :
	       ((_theResult___fst_exp__h189708 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208) ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       ((_theResult___fst_exp__h181052 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573) :
	       ((_theResult___fst_exp__h189708 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[168] :
	       ((_theResult___fst_exp__h66964 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h144511 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h144511 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h105603 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h105603 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101) ;
  assign IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 =
	     (_theResult____h172943[56] ?
		6'd0 :
		(_theResult____h172943[55] ?
		   6'd1 :
		   (_theResult____h172943[54] ?
		      6'd2 :
		      (_theResult____h172943[53] ?
			 6'd3 :
			 (_theResult____h172943[52] ?
			    6'd4 :
			    (_theResult____h172943[51] ?
			       6'd5 :
			       (_theResult____h172943[50] ?
				  6'd6 :
				  (_theResult____h172943[49] ?
				     6'd7 :
				     (_theResult____h172943[48] ?
					6'd8 :
					(_theResult____h172943[47] ?
					   6'd9 :
					   (_theResult____h172943[46] ?
					      6'd10 :
					      (_theResult____h172943[45] ?
						 6'd11 :
						 (_theResult____h172943[44] ?
						    6'd12 :
						    (_theResult____h172943[43] ?
						       6'd13 :
						       (_theResult____h172943[42] ?
							  6'd14 :
							  (_theResult____h172943[41] ?
							     6'd15 :
							     (_theResult____h172943[40] ?
								6'd16 :
								(_theResult____h172943[39] ?
								   6'd17 :
								   (_theResult____h172943[38] ?
								      6'd18 :
								      (_theResult____h172943[37] ?
									 6'd19 :
									 (_theResult____h172943[36] ?
									    6'd20 :
									    (_theResult____h172943[35] ?
									       6'd21 :
									       (_theResult____h172943[34] ?
										  6'd22 :
										  (_theResult____h172943[33] ?
										     6'd23 :
										     (_theResult____h172943[32] ?
											6'd24 :
											(_theResult____h172943[31] ?
											   6'd25 :
											   (_theResult____h172943[30] ?
											      6'd26 :
											      (_theResult____h172943[29] ?
												 6'd27 :
												 (_theResult____h172943[28] ?
												    6'd28 :
												    (_theResult____h172943[27] ?
												       6'd29 :
												       (_theResult____h172943[26] ?
													  6'd30 :
													  (_theResult____h172943[25] ?
													     6'd31 :
													     (_theResult____h172943[24] ?
														6'd32 :
														(_theResult____h172943[23] ?
														   6'd33 :
														   (_theResult____h172943[22] ?
														      6'd34 :
														      (_theResult____h172943[21] ?
															 6'd35 :
															 (_theResult____h172943[20] ?
															    6'd36 :
															    (_theResult____h172943[19] ?
															       6'd37 :
															       (_theResult____h172943[18] ?
																  6'd38 :
																  (_theResult____h172943[17] ?
																     6'd39 :
																     (_theResult____h172943[16] ?
																	6'd40 :
																	(_theResult____h172943[15] ?
																	   6'd41 :
																	   (_theResult____h172943[14] ?
																	      6'd42 :
																	      (_theResult____h172943[13] ?
																		 6'd43 :
																		 (_theResult____h172943[12] ?
																		    6'd44 :
																		    (_theResult____h172943[11] ?
																		       6'd45 :
																		       (_theResult____h172943[10] ?
																			  6'd46 :
																			  (_theResult____h172943[9] ?
																			     6'd47 :
																			     (_theResult____h172943[8] ?
																				6'd48 :
																				(_theResult____h172943[7] ?
																				   6'd49 :
																				   (_theResult____h172943[6] ?
																				      6'd50 :
																				      (_theResult____h172943[5] ?
																					 6'd51 :
																					 (_theResult____h172943[4] ?
																					    6'd52 :
																					    (_theResult____h172943[3] ?
																					       6'd53 :
																					       (_theResult____h172943[2] ?
																						  6'd54 :
																						  (_theResult____h172943[1] ?
																						     6'd55 :
																						     (_theResult____h172943[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 =
	     (_theResult____h106881[56] ?
		6'd0 :
		(_theResult____h106881[55] ?
		   6'd1 :
		   (_theResult____h106881[54] ?
		      6'd2 :
		      (_theResult____h106881[53] ?
			 6'd3 :
			 (_theResult____h106881[52] ?
			    6'd4 :
			    (_theResult____h106881[51] ?
			       6'd5 :
			       (_theResult____h106881[50] ?
				  6'd6 :
				  (_theResult____h106881[49] ?
				     6'd7 :
				     (_theResult____h106881[48] ?
					6'd8 :
					(_theResult____h106881[47] ?
					   6'd9 :
					   (_theResult____h106881[46] ?
					      6'd10 :
					      (_theResult____h106881[45] ?
						 6'd11 :
						 (_theResult____h106881[44] ?
						    6'd12 :
						    (_theResult____h106881[43] ?
						       6'd13 :
						       (_theResult____h106881[42] ?
							  6'd14 :
							  (_theResult____h106881[41] ?
							     6'd15 :
							     (_theResult____h106881[40] ?
								6'd16 :
								(_theResult____h106881[39] ?
								   6'd17 :
								   (_theResult____h106881[38] ?
								      6'd18 :
								      (_theResult____h106881[37] ?
									 6'd19 :
									 (_theResult____h106881[36] ?
									    6'd20 :
									    (_theResult____h106881[35] ?
									       6'd21 :
									       (_theResult____h106881[34] ?
										  6'd22 :
										  (_theResult____h106881[33] ?
										     6'd23 :
										     (_theResult____h106881[32] ?
											6'd24 :
											(_theResult____h106881[31] ?
											   6'd25 :
											   (_theResult____h106881[30] ?
											      6'd26 :
											      (_theResult____h106881[29] ?
												 6'd27 :
												 (_theResult____h106881[28] ?
												    6'd28 :
												    (_theResult____h106881[27] ?
												       6'd29 :
												       (_theResult____h106881[26] ?
													  6'd30 :
													  (_theResult____h106881[25] ?
													     6'd31 :
													     (_theResult____h106881[24] ?
														6'd32 :
														(_theResult____h106881[23] ?
														   6'd33 :
														   (_theResult____h106881[22] ?
														      6'd34 :
														      (_theResult____h106881[21] ?
															 6'd35 :
															 (_theResult____h106881[20] ?
															    6'd36 :
															    (_theResult____h106881[19] ?
															       6'd37 :
															       (_theResult____h106881[18] ?
																  6'd38 :
																  (_theResult____h106881[17] ?
																     6'd39 :
																     (_theResult____h106881[16] ?
																	6'd40 :
																	(_theResult____h106881[15] ?
																	   6'd41 :
																	   (_theResult____h106881[14] ?
																	      6'd42 :
																	      (_theResult____h106881[13] ?
																		 6'd43 :
																		 (_theResult____h106881[12] ?
																		    6'd44 :
																		    (_theResult____h106881[11] ?
																		       6'd45 :
																		       (_theResult____h106881[10] ?
																			  6'd46 :
																			  (_theResult____h106881[9] ?
																			     6'd47 :
																			     (_theResult____h106881[8] ?
																				6'd48 :
																				(_theResult____h106881[7] ?
																				   6'd49 :
																				   (_theResult____h106881[6] ?
																				      6'd50 :
																				      (_theResult____h106881[5] ?
																					 6'd51 :
																					 (_theResult____h106881[4] ?
																					    6'd52 :
																					    (_theResult____h106881[3] ?
																					       6'd53 :
																					       (_theResult____h106881[2] ?
																						  6'd54 :
																						  (_theResult____h106881[1] ?
																						     6'd55 :
																						     (_theResult____h106881[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 =
	     (_theResult____h68242[56] ?
		6'd0 :
		(_theResult____h68242[55] ?
		   6'd1 :
		   (_theResult____h68242[54] ?
		      6'd2 :
		      (_theResult____h68242[53] ?
			 6'd3 :
			 (_theResult____h68242[52] ?
			    6'd4 :
			    (_theResult____h68242[51] ?
			       6'd5 :
			       (_theResult____h68242[50] ?
				  6'd6 :
				  (_theResult____h68242[49] ?
				     6'd7 :
				     (_theResult____h68242[48] ?
					6'd8 :
					(_theResult____h68242[47] ?
					   6'd9 :
					   (_theResult____h68242[46] ?
					      6'd10 :
					      (_theResult____h68242[45] ?
						 6'd11 :
						 (_theResult____h68242[44] ?
						    6'd12 :
						    (_theResult____h68242[43] ?
						       6'd13 :
						       (_theResult____h68242[42] ?
							  6'd14 :
							  (_theResult____h68242[41] ?
							     6'd15 :
							     (_theResult____h68242[40] ?
								6'd16 :
								(_theResult____h68242[39] ?
								   6'd17 :
								   (_theResult____h68242[38] ?
								      6'd18 :
								      (_theResult____h68242[37] ?
									 6'd19 :
									 (_theResult____h68242[36] ?
									    6'd20 :
									    (_theResult____h68242[35] ?
									       6'd21 :
									       (_theResult____h68242[34] ?
										  6'd22 :
										  (_theResult____h68242[33] ?
										     6'd23 :
										     (_theResult____h68242[32] ?
											6'd24 :
											(_theResult____h68242[31] ?
											   6'd25 :
											   (_theResult____h68242[30] ?
											      6'd26 :
											      (_theResult____h68242[29] ?
												 6'd27 :
												 (_theResult____h68242[28] ?
												    6'd28 :
												    (_theResult____h68242[27] ?
												       6'd29 :
												       (_theResult____h68242[26] ?
													  6'd30 :
													  (_theResult____h68242[25] ?
													     6'd31 :
													     (_theResult____h68242[24] ?
														6'd32 :
														(_theResult____h68242[23] ?
														   6'd33 :
														   (_theResult____h68242[22] ?
														      6'd34 :
														      (_theResult____h68242[21] ?
															 6'd35 :
															 (_theResult____h68242[20] ?
															    6'd36 :
															    (_theResult____h68242[19] ?
															       6'd37 :
															       (_theResult____h68242[18] ?
																  6'd38 :
																  (_theResult____h68242[17] ?
																     6'd39 :
																     (_theResult____h68242[16] ?
																	6'd40 :
																	(_theResult____h68242[15] ?
																	   6'd41 :
																	   (_theResult____h68242[14] ?
																	      6'd42 :
																	      (_theResult____h68242[13] ?
																		 6'd43 :
																		 (_theResult____h68242[12] ?
																		    6'd44 :
																		    (_theResult____h68242[11] ?
																		       6'd45 :
																		       (_theResult____h68242[10] ?
																			  6'd46 :
																			  (_theResult____h68242[9] ?
																			     6'd47 :
																			     (_theResult____h68242[8] ?
																				6'd48 :
																				(_theResult____h68242[7] ?
																				   6'd49 :
																				   (_theResult____h68242[6] ?
																				      6'd50 :
																				      (_theResult____h68242[5] ?
																					 6'd51 :
																					 (_theResult____h68242[4] ?
																					    6'd52 :
																					    (_theResult____h68242[3] ?
																					       6'd53 :
																					       (_theResult____h68242[2] ?
																						  6'd54 :
																						  (_theResult____h68242[1] ?
																						     6'd55 :
																						     (_theResult____h68242[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 =
	     (_theResult____h145789[56] ?
		6'd0 :
		(_theResult____h145789[55] ?
		   6'd1 :
		   (_theResult____h145789[54] ?
		      6'd2 :
		      (_theResult____h145789[53] ?
			 6'd3 :
			 (_theResult____h145789[52] ?
			    6'd4 :
			    (_theResult____h145789[51] ?
			       6'd5 :
			       (_theResult____h145789[50] ?
				  6'd6 :
				  (_theResult____h145789[49] ?
				     6'd7 :
				     (_theResult____h145789[48] ?
					6'd8 :
					(_theResult____h145789[47] ?
					   6'd9 :
					   (_theResult____h145789[46] ?
					      6'd10 :
					      (_theResult____h145789[45] ?
						 6'd11 :
						 (_theResult____h145789[44] ?
						    6'd12 :
						    (_theResult____h145789[43] ?
						       6'd13 :
						       (_theResult____h145789[42] ?
							  6'd14 :
							  (_theResult____h145789[41] ?
							     6'd15 :
							     (_theResult____h145789[40] ?
								6'd16 :
								(_theResult____h145789[39] ?
								   6'd17 :
								   (_theResult____h145789[38] ?
								      6'd18 :
								      (_theResult____h145789[37] ?
									 6'd19 :
									 (_theResult____h145789[36] ?
									    6'd20 :
									    (_theResult____h145789[35] ?
									       6'd21 :
									       (_theResult____h145789[34] ?
										  6'd22 :
										  (_theResult____h145789[33] ?
										     6'd23 :
										     (_theResult____h145789[32] ?
											6'd24 :
											(_theResult____h145789[31] ?
											   6'd25 :
											   (_theResult____h145789[30] ?
											      6'd26 :
											      (_theResult____h145789[29] ?
												 6'd27 :
												 (_theResult____h145789[28] ?
												    6'd28 :
												    (_theResult____h145789[27] ?
												       6'd29 :
												       (_theResult____h145789[26] ?
													  6'd30 :
													  (_theResult____h145789[25] ?
													     6'd31 :
													     (_theResult____h145789[24] ?
														6'd32 :
														(_theResult____h145789[23] ?
														   6'd33 :
														   (_theResult____h145789[22] ?
														      6'd34 :
														      (_theResult____h145789[21] ?
															 6'd35 :
															 (_theResult____h145789[20] ?
															    6'd36 :
															    (_theResult____h145789[19] ?
															       6'd37 :
															       (_theResult____h145789[18] ?
																  6'd38 :
																  (_theResult____h145789[17] ?
																     6'd39 :
																     (_theResult____h145789[16] ?
																	6'd40 :
																	(_theResult____h145789[15] ?
																	   6'd41 :
																	   (_theResult____h145789[14] ?
																	      6'd42 :
																	      (_theResult____h145789[13] ?
																		 6'd43 :
																		 (_theResult____h145789[12] ?
																		    6'd44 :
																		    (_theResult____h145789[11] ?
																		       6'd45 :
																		       (_theResult____h145789[10] ?
																			  6'd46 :
																			  (_theResult____h145789[9] ?
																			     6'd47 :
																			     (_theResult____h145789[8] ?
																				6'd48 :
																				(_theResult____h145789[7] ?
																				   6'd49 :
																				   (_theResult____h145789[6] ?
																				      6'd50 :
																				      (_theResult____h145789[5] ?
																					 6'd51 :
																					 (_theResult____h145789[4] ?
																					    6'd52 :
																					    (_theResult____h145789[3] ?
																					       6'd53 :
																					       (_theResult____h145789[2] ?
																						  6'd54 :
																						  (_theResult____h145789[1] ?
																						     6'd55 :
																						     (_theResult____h145789[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 =
	     (_theResult____h190580[56] ?
		6'd0 :
		(_theResult____h190580[55] ?
		   6'd1 :
		   (_theResult____h190580[54] ?
		      6'd2 :
		      (_theResult____h190580[53] ?
			 6'd3 :
			 (_theResult____h190580[52] ?
			    6'd4 :
			    (_theResult____h190580[51] ?
			       6'd5 :
			       (_theResult____h190580[50] ?
				  6'd6 :
				  (_theResult____h190580[49] ?
				     6'd7 :
				     (_theResult____h190580[48] ?
					6'd8 :
					(_theResult____h190580[47] ?
					   6'd9 :
					   (_theResult____h190580[46] ?
					      6'd10 :
					      (_theResult____h190580[45] ?
						 6'd11 :
						 (_theResult____h190580[44] ?
						    6'd12 :
						    (_theResult____h190580[43] ?
						       6'd13 :
						       (_theResult____h190580[42] ?
							  6'd14 :
							  (_theResult____h190580[41] ?
							     6'd15 :
							     (_theResult____h190580[40] ?
								6'd16 :
								(_theResult____h190580[39] ?
								   6'd17 :
								   (_theResult____h190580[38] ?
								      6'd18 :
								      (_theResult____h190580[37] ?
									 6'd19 :
									 (_theResult____h190580[36] ?
									    6'd20 :
									    (_theResult____h190580[35] ?
									       6'd21 :
									       (_theResult____h190580[34] ?
										  6'd22 :
										  (_theResult____h190580[33] ?
										     6'd23 :
										     (_theResult____h190580[32] ?
											6'd24 :
											(_theResult____h190580[31] ?
											   6'd25 :
											   (_theResult____h190580[30] ?
											      6'd26 :
											      (_theResult____h190580[29] ?
												 6'd27 :
												 (_theResult____h190580[28] ?
												    6'd28 :
												    (_theResult____h190580[27] ?
												       6'd29 :
												       (_theResult____h190580[26] ?
													  6'd30 :
													  (_theResult____h190580[25] ?
													     6'd31 :
													     (_theResult____h190580[24] ?
														6'd32 :
														(_theResult____h190580[23] ?
														   6'd33 :
														   (_theResult____h190580[22] ?
														      6'd34 :
														      (_theResult____h190580[21] ?
															 6'd35 :
															 (_theResult____h190580[20] ?
															    6'd36 :
															    (_theResult____h190580[19] ?
															       6'd37 :
															       (_theResult____h190580[18] ?
																  6'd38 :
																  (_theResult____h190580[17] ?
																     6'd39 :
																     (_theResult____h190580[16] ?
																	6'd40 :
																	(_theResult____h190580[15] ?
																	   6'd41 :
																	   (_theResult____h190580[14] ?
																	      6'd42 :
																	      (_theResult____h190580[13] ?
																		 6'd43 :
																		 (_theResult____h190580[12] ?
																		    6'd44 :
																		    (_theResult____h190580[11] ?
																		       6'd45 :
																		       (_theResult____h190580[10] ?
																			  6'd46 :
																			  (_theResult____h190580[9] ?
																			     6'd47 :
																			     (_theResult____h190580[8] ?
																				6'd48 :
																				(_theResult____h190580[7] ?
																				   6'd49 :
																				   (_theResult____h190580[6] ?
																				      6'd50 :
																				      (_theResult____h190580[5] ?
																					 6'd51 :
																					 (_theResult____h190580[4] ?
																					    6'd52 :
																					    (_theResult____h190580[3] ?
																					       6'd53 :
																					       (_theResult____h190580[2] ?
																						  6'd54 :
																						  (_theResult____h190580[1] ?
																						     6'd55 :
																						     (_theResult____h190580[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 =
	     (din_exp__h34684 == 11'd0) ?
	       12'd3074 :
	       { din_exp4684_MINUS_1023__q3[10],
		 din_exp4684_MINUS_1023__q3 } ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 =
	     (sfdBC__h19480[105] ?
		7'd0 :
		(sfdBC__h19480[104] ?
		   7'd1 :
		   (sfdBC__h19480[103] ?
		      7'd2 :
		      (sfdBC__h19480[102] ?
			 7'd3 :
			 (sfdBC__h19480[101] ?
			    7'd4 :
			    (sfdBC__h19480[100] ?
			       7'd5 :
			       (sfdBC__h19480[99] ?
				  7'd6 :
				  (sfdBC__h19480[98] ?
				     7'd7 :
				     (sfdBC__h19480[97] ?
					7'd8 :
					(sfdBC__h19480[96] ?
					   7'd9 :
					   (sfdBC__h19480[95] ?
					      7'd10 :
					      (sfdBC__h19480[94] ?
						 7'd11 :
						 (sfdBC__h19480[93] ?
						    7'd12 :
						    (sfdBC__h19480[92] ?
						       7'd13 :
						       (sfdBC__h19480[91] ?
							  7'd14 :
							  (sfdBC__h19480[90] ?
							     7'd15 :
							     (sfdBC__h19480[89] ?
								7'd16 :
								(sfdBC__h19480[88] ?
								   7'd17 :
								   (sfdBC__h19480[87] ?
								      7'd18 :
								      (sfdBC__h19480[86] ?
									 7'd19 :
									 (sfdBC__h19480[85] ?
									    7'd20 :
									    (sfdBC__h19480[84] ?
									       7'd21 :
									       (sfdBC__h19480[83] ?
										  7'd22 :
										  (sfdBC__h19480[82] ?
										     7'd23 :
										     (sfdBC__h19480[81] ?
											7'd24 :
											(sfdBC__h19480[80] ?
											   7'd25 :
											   (sfdBC__h19480[79] ?
											      7'd26 :
											      (sfdBC__h19480[78] ?
												 7'd27 :
												 (sfdBC__h19480[77] ?
												    7'd28 :
												    (sfdBC__h19480[76] ?
												       7'd29 :
												       (sfdBC__h19480[75] ?
													  7'd30 :
													  (sfdBC__h19480[74] ?
													     7'd31 :
													     (sfdBC__h19480[73] ?
														7'd32 :
														(sfdBC__h19480[72] ?
														   7'd33 :
														   (sfdBC__h19480[71] ?
														      7'd34 :
														      (sfdBC__h19480[70] ?
															 7'd35 :
															 (sfdBC__h19480[69] ?
															    7'd36 :
															    (sfdBC__h19480[68] ?
															       7'd37 :
															       (sfdBC__h19480[67] ?
																  7'd38 :
																  (sfdBC__h19480[66] ?
																     7'd39 :
																     (sfdBC__h19480[65] ?
																	7'd40 :
																	(sfdBC__h19480[64] ?
																	   7'd41 :
																	   (sfdBC__h19480[63] ?
																	      7'd42 :
																	      (sfdBC__h19480[62] ?
																		 7'd43 :
																		 (sfdBC__h19480[61] ?
																		    7'd44 :
																		    (sfdBC__h19480[60] ?
																		       7'd45 :
																		       (sfdBC__h19480[59] ?
																			  7'd46 :
																			  (sfdBC__h19480[58] ?
																			     7'd47 :
																			     (sfdBC__h19480[57] ?
																				7'd48 :
																				(sfdBC__h19480[56] ?
																				   7'd49 :
																				   (sfdBC__h19480[55] ?
																				      7'd50 :
																				      (sfdBC__h19480[54] ?
																					 7'd51 :
																					 (sfdBC__h19480[53] ?
																					    7'd52 :
																					    (sfdBC__h19480[52] ?
																					       7'd53 :
																					       (sfdBC__h19480[51] ?
																						  7'd54 :
																						  (sfdBC__h19480[50] ?
																						     7'd55 :
																						     (sfdBC__h19480[49] ?
																							7'd56 :
																							(sfdBC__h19480[48] ?
																							   7'd57 :
																							   (sfdBC__h19480[47] ?
																							      7'd58 :
																							      (sfdBC__h19480[46] ?
																								 7'd59 :
																								 (sfdBC__h19480[45] ?
																								    7'd60 :
																								    (sfdBC__h19480[44] ?
																								       7'd61 :
																								       (sfdBC__h19480[43] ?
																									  7'd62 :
																									  (sfdBC__h19480[42] ?
																									     7'd63 :
																									     (sfdBC__h19480[41] ?
																										7'd64 :
																										(sfdBC__h19480[40] ?
																										   7'd65 :
																										   (sfdBC__h19480[39] ?
																										      7'd66 :
																										      (sfdBC__h19480[38] ?
																											 7'd67 :
																											 (sfdBC__h19480[37] ?
																											    7'd68 :
																											    (sfdBC__h19480[36] ?
																											       7'd69 :
																											       (sfdBC__h19480[35] ?
																												  7'd70 :
																												  (sfdBC__h19480[34] ?
																												     7'd71 :
																												     (sfdBC__h19480[33] ?
																													7'd72 :
																													(sfdBC__h19480[32] ?
																													   7'd73 :
																													   (sfdBC__h19480[31] ?
																													      7'd74 :
																													      (sfdBC__h19480[30] ?
																														 7'd75 :
																														 (sfdBC__h19480[29] ?
																														    7'd76 :
																														    (sfdBC__h19480[28] ?
																														       7'd77 :
																														       (sfdBC__h19480[27] ?
																															  7'd78 :
																															  (sfdBC__h19480[26] ?
																															     7'd79 :
																															     (sfdBC__h19480[25] ?
																																7'd80 :
																																(sfdBC__h19480[24] ?
																																   7'd81 :
																																   (sfdBC__h19480[23] ?
																																      7'd82 :
																																      (sfdBC__h19480[22] ?
																																	 7'd83 :
																																	 (sfdBC__h19480[21] ?
																																	    7'd84 :
																																	    (sfdBC__h19480[20] ?
																																	       7'd85 :
																																	       (sfdBC__h19480[19] ?
																																		  7'd86 :
																																		  (sfdBC__h19480[18] ?
																																		     7'd87 :
																																		     (sfdBC__h19480[17] ?
																																			7'd88 :
																																			(sfdBC__h19480[16] ?
																																			   7'd89 :
																																			   (sfdBC__h19480[15] ?
																																			      7'd90 :
																																			      (sfdBC__h19480[14] ?
																																				 7'd91 :
																																				 (sfdBC__h19480[13] ?
																																				    7'd92 :
																																				    (sfdBC__h19480[12] ?
																																				       7'd93 :
																																				       (sfdBC__h19480[11] ?
																																					  7'd94 :
																																					  (sfdBC__h19480[10] ?
																																					     7'd95 :
																																					     (sfdBC__h19480[9] ?
																																						7'd96 :
																																						(sfdBC__h19480[8] ?
																																						   7'd97 :
																																						   (sfdBC__h19480[7] ?
																																						      7'd98 :
																																						      (sfdBC__h19480[6] ?
																																							 7'd99 :
																																							 (sfdBC__h19480[5] ?
																																							    7'd100 :
																																							    (sfdBC__h19480[4] ?
																																							       7'd101 :
																																							       (sfdBC__h19480[3] ?
																																								  7'd102 :
																																								  (sfdBC__h19480[2] ?
																																								     7'd103 :
																																								     (sfdBC__h19480[1] ?
																																									7'd104 :
																																									(sfdBC__h19480[0] ?
																																									   7'd105 :
																																									   7'd106)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     7'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 =
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 -
	     12'd3074 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735 =
	     (sfdBC__h19480[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h34767, sfdin__h34761[105:54] } ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633 =
	     (guard__h172953 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h181052 :
	       _theResult___exp__h181568 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635 =
	     (guard__h172953 == 2'b0) ?
	       _theResult___fst_exp__h181052 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h181568 :
		  _theResult___fst_exp__h181052) ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761 =
	     (guard__h172953 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       sfdin__h181046[56:34] :
	       _theResult___sfd__h181569 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763 =
	     (guard__h172953 == 2'b0) ?
	       sfdin__h181046[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h181569 :
		  sfdin__h181046[56:34]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920 =
	     (guard__h68252 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h76480 :
	       _theResult___exp__h77199 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922 =
	     (guard__h68252 == 2'b0) ?
	       _theResult___fst_exp__h76480 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h77199 :
		  _theResult___fst_exp__h76480) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004 =
	     (guard__h68252 == 2'b0 || iFifo$D_OUT[168]) ?
	       sfdin__h76474[56:5] :
	       _theResult___sfd__h77200 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006 =
	     (guard__h68252 == 2'b0) ?
	       sfdin__h76474[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h77200 :
		  sfdin__h76474[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627 =
	     (guard__h145799 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h154027 :
	       _theResult___exp__h154746 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629 =
	     (guard__h145799 == 2'b0) ?
	       _theResult___fst_exp__h154027 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h154746 :
		  _theResult___fst_exp__h154027) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710 =
	     (guard__h145799 == 2'b0 || iFifo$D_OUT[38]) ?
	       sfdin__h154021[56:5] :
	       _theResult___sfd__h154747 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712 =
	     (guard__h145799 == 2'b0) ?
	       sfdin__h154021[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h154747 :
		  sfdin__h154021[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402 =
	     (guard__h106891 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h115119 :
	       _theResult___exp__h115838 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404 =
	     (guard__h106891 == 2'b0) ?
	       _theResult___fst_exp__h115119 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h115838 :
		  _theResult___fst_exp__h115119) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485 =
	     (guard__h106891 == 2'b0 || iFifo$D_OUT[103]) ?
	       sfdin__h115113[56:5] :
	       _theResult___sfd__h115839 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487 =
	     (guard__h106891 == 2'b0) ?
	       sfdin__h115113[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h115839 :
		  sfdin__h115113[56:5]) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703 =
	     (guard__h190590 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h198818 :
	       _theResult___exp__h199334 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705 =
	     (guard__h190590 == 2'b0) ?
	       _theResult___fst_exp__h198818 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h199334 :
		  _theResult___fst_exp__h198818) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807 =
	     (guard__h190590 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       sfdin__h198812[56:34] :
	       _theResult___sfd__h199335 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809 =
	     (guard__h190590 == 2'b0) ?
	       sfdin__h198812[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h199335 :
		  sfdin__h198812[56:34]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364 =
	     (guard__h97642 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h105603 :
	       _theResult___exp__h106248 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366 =
	     (guard__h97642 == 2'b0) ?
	       _theResult___fst_exp__h105603 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h106248 :
		  _theResult___fst_exp__h105603) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433 =
	     (guard__h115930 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h123920 :
	       _theResult___exp__h124590 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435 =
	     (guard__h115930 == 2'b0) ?
	       _theResult___fst_exp__h123920 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h124590 :
		  _theResult___fst_exp__h123920) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459 =
	     (guard__h97642 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h105554[56:5] :
	       _theResult___sfd__h106249 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461 =
	     (guard__h97642 == 2'b0) ?
	       _theResult___snd__h105554[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h106249 :
		  _theResult___snd__h105554[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504 =
	     (guard__h115930 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h123866[56:5] :
	       _theResult___sfd__h124591 ;
  assign IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506 =
	     (guard__h115930 == 2'b0) ?
	       _theResult___snd__h123866[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h124591 :
		  _theResult___snd__h123866[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881 =
	     (guard__h59003 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h66964 :
	       _theResult___exp__h67609 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883 =
	     (guard__h59003 == 2'b0) ?
	       _theResult___fst_exp__h66964 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h67609 :
		  _theResult___fst_exp__h66964) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951 =
	     (guard__h77291 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h85281 :
	       _theResult___exp__h85951 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953 =
	     (guard__h77291 == 2'b0) ?
	       _theResult___fst_exp__h85281 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h85951 :
		  _theResult___fst_exp__h85281) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977 =
	     (guard__h59003 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h66915[56:5] :
	       _theResult___sfd__h67610 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979 =
	     (guard__h59003 == 2'b0) ?
	       _theResult___snd__h66915[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h67610 :
		  _theResult___snd__h66915[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023 =
	     (guard__h77291 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h85227[56:5] :
	       _theResult___sfd__h85952 ;
  assign IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025 =
	     (guard__h77291 == 2'b0) ?
	       _theResult___snd__h85227[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h85952 :
		  _theResult___snd__h85227[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589 =
	     (guard__h136550 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h144511 :
	       _theResult___exp__h145156 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591 =
	     (guard__h136550 == 2'b0) ?
	       _theResult___fst_exp__h144511 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h145156 :
		  _theResult___fst_exp__h144511) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658 =
	     (guard__h154838 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h162828 :
	       _theResult___exp__h163498 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660 =
	     (guard__h154838 == 2'b0) ?
	       _theResult___fst_exp__h162828 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h163498 :
		  _theResult___fst_exp__h162828) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684 =
	     (guard__h136550 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h144462[56:5] :
	       _theResult___sfd__h145157 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686 =
	     (guard__h136550 == 2'b0) ?
	       _theResult___snd__h144462[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h145157 :
		  _theResult___snd__h144462[56:5]) ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729 =
	     (guard__h154838 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h162774[56:5] :
	       _theResult___sfd__h163499 ;
  assign IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731 =
	     (guard__h154838 == 2'b0) ?
	       _theResult___snd__h162774[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h163499 :
		  _theResult___snd__h162774[56:5]) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664 =
	     (guard__h181660 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h189708 :
	       _theResult___exp__h190150 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666 =
	     (guard__h181660 == 2'b0) ?
	       _theResult___fst_exp__h189708 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h190150 :
		  _theResult___fst_exp__h189708) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734 =
	     (guard__h199426 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___fst_exp__h207503 :
	       _theResult___exp__h207970 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736 =
	     (guard__h199426 == 2'b0) ?
	       _theResult___fst_exp__h207503 :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___exp__h207970 :
		  _theResult___fst_exp__h207503) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780 =
	     (guard__h181660 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___snd__h189659[56:34] :
	       _theResult___sfd__h190151 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782 =
	     (guard__h181660 == 2'b0) ?
	       _theResult___snd__h189659[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h190151 :
		  _theResult___snd__h189659[56:34]) ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826 =
	     (guard__h199426 == 2'b0 || fpu_madd_fResult_S9$D_OUT[68]) ?
	       _theResult___snd__h207449[56:34] :
	       _theResult___sfd__h207971 ;
  assign IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828 =
	     (guard__h199426 == 2'b0) ?
	       _theResult___snd__h207449[56:34] :
	       (fpu_madd_fResult_S9$D_OUT[68] ?
		  _theResult___sfd__h207971 :
		  _theResult___snd__h207449[56:34]) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123 =
	     (x__h328 == 11'd2047 && _theResult___fst_sfd__h396 == 52'd0) ?
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194] :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 :
		  fpu_madd_fOperand_S0$D_OUT[195] &&
		  fpu_madd_fOperand_S0$D_OUT[194]) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132 =
	     (x__h328 == 11'd2047 && _theResult___fst_sfd__h396 == 52'd0) ?
	       IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  63'h7FF0000000000000 :
		  IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112) ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137 =
	     (x__h328 == 11'd2047 && _theResult___fst_sfd__h396[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 } :
	       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d136 ;
  assign IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d140 =
	     (x__h328 == 11'd2047 && _theResult___fst_sfd__h396 != 52'd0 &&
	      !_theResult___fst_sfd__h396[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 x__h328,
		 sfd__h3208 } :
	       IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139 ;
  assign IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 =
	     (sfd__h36948[56] ?
		6'd0 :
		(sfd__h36948[55] ?
		   6'd1 :
		   (sfd__h36948[54] ?
		      6'd2 :
		      (sfd__h36948[53] ?
			 6'd3 :
			 (sfd__h36948[52] ?
			    6'd4 :
			    (sfd__h36948[51] ?
			       6'd5 :
			       (sfd__h36948[50] ?
				  6'd6 :
				  (sfd__h36948[49] ?
				     6'd7 :
				     (sfd__h36948[48] ?
					6'd8 :
					(sfd__h36948[47] ?
					   6'd9 :
					   (sfd__h36948[46] ?
					      6'd10 :
					      (sfd__h36948[45] ?
						 6'd11 :
						 (sfd__h36948[44] ?
						    6'd12 :
						    (sfd__h36948[43] ?
						       6'd13 :
						       (sfd__h36948[42] ?
							  6'd14 :
							  (sfd__h36948[41] ?
							     6'd15 :
							     (sfd__h36948[40] ?
								6'd16 :
								(sfd__h36948[39] ?
								   6'd17 :
								   (sfd__h36948[38] ?
								      6'd18 :
								      (sfd__h36948[37] ?
									 6'd19 :
									 (sfd__h36948[36] ?
									    6'd20 :
									    (sfd__h36948[35] ?
									       6'd21 :
									       (sfd__h36948[34] ?
										  6'd22 :
										  (sfd__h36948[33] ?
										     6'd23 :
										     (sfd__h36948[32] ?
											6'd24 :
											(sfd__h36948[31] ?
											   6'd25 :
											   (sfd__h36948[30] ?
											      6'd26 :
											      (sfd__h36948[29] ?
												 6'd27 :
												 (sfd__h36948[28] ?
												    6'd28 :
												    (sfd__h36948[27] ?
												       6'd29 :
												       (sfd__h36948[26] ?
													  6'd30 :
													  (sfd__h36948[25] ?
													     6'd31 :
													     (sfd__h36948[24] ?
														6'd32 :
														(sfd__h36948[23] ?
														   6'd33 :
														   (sfd__h36948[22] ?
														      6'd34 :
														      (sfd__h36948[21] ?
															 6'd35 :
															 (sfd__h36948[20] ?
															    6'd36 :
															    (sfd__h36948[19] ?
															       6'd37 :
															       (sfd__h36948[18] ?
																  6'd38 :
																  (sfd__h36948[17] ?
																     6'd39 :
																     (sfd__h36948[16] ?
																	6'd40 :
																	(sfd__h36948[15] ?
																	   6'd41 :
																	   (sfd__h36948[14] ?
																	      6'd42 :
																	      (sfd__h36948[13] ?
																		 6'd43 :
																		 (sfd__h36948[12] ?
																		    6'd44 :
																		    (sfd__h36948[11] ?
																		       6'd45 :
																		       (sfd__h36948[10] ?
																			  6'd46 :
																			  (sfd__h36948[9] ?
																			     6'd47 :
																			     (sfd__h36948[8] ?
																				6'd48 :
																				(sfd__h36948[7] ?
																				   6'd49 :
																				   (sfd__h36948[6] ?
																				      6'd50 :
																				      (sfd__h36948[5] ?
																					 6'd51 :
																					 (sfd__h36948[4] ?
																					    6'd52 :
																					    (sfd__h36948[3] ?
																					       6'd53 :
																					       (sfd__h36948[2] ?
																						  6'd54 :
																						  (sfd__h36948[1] ?
																						     6'd55 :
																						     (sfd__h36948[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1153 =
	     (sfd__h36948[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h45204, sfdin__h45198[56:5] } ;
  assign IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704 =
	     (!fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	      fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205) ?
	       fpu_madd_fState_S3$D_OUT[86] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[4] ;
  assign IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707 =
	     (!fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	      fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205) ?
	       fpu_madd_fState_S3$D_OUT[85] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[3] ;
  assign IF_NOT_fpu_madd_fState_S4_first__48_BIT_130_54_ETC___d796 =
	     { NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 :
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 -
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 :
		 IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 -
		 IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764,
	       x__h35764,
	       x__h35768 } ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 =
	     ((SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79[10],
		  SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       ((_theResult___fst_exp__h115119 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97) :
	       ((_theResult___fst_exp__h123920 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99) ;
  assign IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       ((_theResult___fst_exp__h115119 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103) :
	       ((_theResult___fst_exp__h123920 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105) ;
  assign IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 =
	     ((SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19[10],
		  SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       ((_theResult___fst_exp__h76480 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37) :
	       ((_theResult___fst_exp__h85281 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39) ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 =
	     ((SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46[10],
		  SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       ((_theResult___fst_exp__h154027 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64) :
	       ((_theResult___fst_exp__h162828 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66) ;
  assign IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       ((_theResult___fst_exp__h154027 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70) :
	       ((_theResult___fst_exp__h162828 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 =
	     ((SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ==
	       8'd0) ?
		9'd386 :
		{ SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114[7],
		  SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114 }) -
	     9'd386 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       ((_theResult___fst_exp__h198818 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509) :
	       ((_theResult___fst_exp__h207503 == 8'd255) ?
		  !fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       ((_theResult___fst_exp__h198818 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594) :
	       ((_theResult___fst_exp__h207503 == 8'd255) ?
		  fpu_madd_fResult_S9$D_OUT[68] :
		  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603) ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[2] :
	       _theResult___fst_exp__h208051 == 8'd255 &&
	       _theResult___fst_sfd__h208052 == 23'd0 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[1] :
	       _theResult___fst_exp__h207503 == 8'd0 &&
	       guard__h199426 != 2'b0 ;
  assign IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[0] :
	       _theResult___fst_exp__h207503 != 8'd255 &&
	       guard__h199426 != 2'b0 ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133 =
	     (fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 ||
	      IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 &&
	      !fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) ?
	       63'h7FF8000000000000 :
	       IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d132 ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d136 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118]) ?
	       fpu_madd_fOperand_S0$D_OUT[130:67] :
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54]) ?
		  fpu_madd_fOperand_S0$D_OUT[66:3] :
		  { NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124,
		    IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d133 }) ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d139 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	      !fpu_madd_fOperand_S0$D_OUT[118]) ?
	       { fpu_madd_fOperand_S0$D_OUT[130:119], sfd__h3211 } :
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
		 !fpu_madd_fOperand_S0$D_OUT[54]) ?
		  { fpu_madd_fOperand_S0$D_OUT[66:55], sfd__h3214 } :
		  IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d137) ;
  assign IF_fpu_madd_fOperand_S0_first_BITS_129_TO_119__ETC___d160 =
	     { ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143 }) +
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144 }),
	       x__h18060,
	       x__h18072 } ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d112 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:131] :
	       63'd0 ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 =
	     x__h328 == 11'd2047 && _theResult___fst_sfd__h396 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d148 =
	     x__h328 == 11'd2047 && _theResult___fst_sfd__h396 != 52'd0 &&
	     !_theResult___fst_sfd__h396[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[54] ||
	     NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147 ;
  assign IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d62 =
	     x__h328 == 11'd2047 && _theResult___fst_sfd__h396[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54] ||
	     x__h328 == 11'd2047 && _theResult___fst_sfd__h396 == 52'd0 ||
	     fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58 ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[83] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[1] ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[82] :
	       fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[0] ;
  assign IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d737 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
	       (fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
		  63'd0 :
		  IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d735) :
	       63'h7FEFFFFFFFFFFFFF ;
  assign IF_fpu_madd_fState_S3_first__96_BIT_151_97_THE_ETC___d726 =
	     fpu_madd_fState_S3$D_OUT[151] ?
	       fpu_madd_fState_S3$D_OUT[86:82] :
	       { IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d704,
		 IF_NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_ETC___d707,
		 NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724 } ;
  assign IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 =
	     (fpu_madd_fState_S4$D_OUT[128:118] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7 } ;
  assign IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 =
	     (fpu_madd_fState_S4$D_OUT[64:54] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 } ;
  assign IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 =
	     IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 -
	     12'd3074 ;
  assign IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 =
	     (value__h45135[10:0] == 11'd0) ?
	       12'd3074 :
	       { value5135_BITS_10_TO_0_MINUS_1023__q8[10],
		 value5135_BITS_10_TO_0_MINUS_1023__q8 } ;
  assign IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd0 &&
	      sfd__h45873[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
	       fpu_madd_fState_S8$D_OUT[65:55] :
	       _theResult___fst_exp__h46455 ;
  assign IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261 =
	     (fpu_madd_fState_S8$D_OUT[67] &&
	      IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 ==
	      11'd0 &&
	      ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[54:3] :
		 _theResult___fst_sfd__h46456) ==
	      52'd0 &&
	      !fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244[0] &&
	      fpu_madd_fState_S8$D_OUT[0]) ?
	       fpu_madd_fState_S8$D_OUT[70:68] == 3'd3 :
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[66] :
		  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142) ;
  assign IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1282 =
	     { IF_fpu_madd_fState_S8_first__161_BIT_67_164_AN_ETC___d1261,
	       (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[65:3] :
		 CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148,
	       fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244 } ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 =
	     ((iFifo$D_OUT[102:95] == 8'd0) ?
		(iFifo$D_OUT[94] ?
		   6'd2 :
		   (iFifo$D_OUT[93] ?
		      6'd3 :
		      (iFifo$D_OUT[92] ?
			 6'd4 :
			 (iFifo$D_OUT[91] ?
			    6'd5 :
			    (iFifo$D_OUT[90] ?
			       6'd6 :
			       (iFifo$D_OUT[89] ?
				  6'd7 :
				  (iFifo$D_OUT[88] ?
				     6'd8 :
				     (iFifo$D_OUT[87] ?
					6'd9 :
					(iFifo$D_OUT[86] ?
					   6'd10 :
					   (iFifo$D_OUT[85] ?
					      6'd11 :
					      (iFifo$D_OUT[84] ?
						 6'd12 :
						 (iFifo$D_OUT[83] ?
						    6'd13 :
						    (iFifo$D_OUT[82] ?
						       6'd14 :
						       (iFifo$D_OUT[81] ?
							  6'd15 :
							  (iFifo$D_OUT[80] ?
							     6'd16 :
							     (iFifo$D_OUT[79] ?
								6'd17 :
								(iFifo$D_OUT[78] ?
								   6'd18 :
								   (iFifo$D_OUT[77] ?
								      6'd19 :
								      (iFifo$D_OUT[76] ?
									 6'd20 :
									 (iFifo$D_OUT[75] ?
									    6'd21 :
									    (iFifo$D_OUT[74] ?
									       6'd22 :
									       (iFifo$D_OUT[73] ?
										  6'd23 :
										  (iFifo$D_OUT[72] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2993 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3337 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994) ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d3538 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3565 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539) ;
  assign IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 =
	     { (iFifo$D_OUT[102:95] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h124683,
	       (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0) ?
		 _theResult___snd_fst_sfd__h86755 :
		 _theResult___fst_sfd__h124687 } ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 =
	     ((iFifo$D_OUT[167:160] == 8'd0) ?
		(iFifo$D_OUT[159] ?
		   6'd2 :
		   (iFifo$D_OUT[158] ?
		      6'd3 :
		      (iFifo$D_OUT[157] ?
			 6'd4 :
			 (iFifo$D_OUT[156] ?
			    6'd5 :
			    (iFifo$D_OUT[155] ?
			       6'd6 :
			       (iFifo$D_OUT[154] ?
				  6'd7 :
				  (iFifo$D_OUT[153] ?
				     6'd8 :
				     (iFifo$D_OUT[152] ?
					6'd9 :
					(iFifo$D_OUT[151] ?
					   6'd10 :
					   (iFifo$D_OUT[150] ?
					      6'd11 :
					      (iFifo$D_OUT[149] ?
						 6'd12 :
						 (iFifo$D_OUT[148] ?
						    6'd13 :
						    (iFifo$D_OUT[147] ?
						       6'd14 :
						       (iFifo$D_OUT[146] ?
							  6'd15 :
							  (iFifo$D_OUT[145] ?
							     6'd16 :
							     (iFifo$D_OUT[144] ?
								6'd17 :
								(iFifo$D_OUT[143] ?
								   6'd18 :
								   (iFifo$D_OUT[142] ?
								      6'd19 :
								      (iFifo$D_OUT[141] ?
									 6'd20 :
									 (iFifo$D_OUT[140] ?
									    6'd21 :
									    (iFifo$D_OUT[139] ?
									       6'd22 :
									       (iFifo$D_OUT[138] ?
										  6'd23 :
										  (iFifo$D_OUT[137] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d1508 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1854 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511) ;
  assign IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037 =
	     { (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0 ||
		(iFifo$D_OUT[167:160] == 8'd255 ||
		 iFifo$D_OUT[167:160] == 8'd0) &&
		iFifo$D_OUT[159:137] == 23'd0) ?
		 iFifo$D_OUT[168] :
		 IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1856,
	       (iFifo$D_OUT[167:160] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h86044,
	       (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0) ?
		 _theResult___snd_fst_sfd__h48114 :
		 _theResult___fst_sfd__h86048 } ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 =
	     ((iFifo$D_OUT[37:30] == 8'd0) ?
		(iFifo$D_OUT[29] ?
		   6'd2 :
		   (iFifo$D_OUT[28] ?
		      6'd3 :
		      (iFifo$D_OUT[27] ?
			 6'd4 :
			 (iFifo$D_OUT[26] ?
			    6'd5 :
			    (iFifo$D_OUT[25] ?
			       6'd6 :
			       (iFifo$D_OUT[24] ?
				  6'd7 :
				  (iFifo$D_OUT[23] ?
				     6'd8 :
				     (iFifo$D_OUT[22] ?
					6'd9 :
					(iFifo$D_OUT[21] ?
					   6'd10 :
					   (iFifo$D_OUT[20] ?
					      6'd11 :
					      (iFifo$D_OUT[19] ?
						 6'd12 :
						 (iFifo$D_OUT[18] ?
						    6'd13 :
						    (iFifo$D_OUT[17] ?
						       6'd14 :
						       (iFifo$D_OUT[16] ?
							  6'd15 :
							  (iFifo$D_OUT[15] ?
							     6'd16 :
							     (iFifo$D_OUT[14] ?
								6'd17 :
								(iFifo$D_OUT[13] ?
								   6'd18 :
								   (iFifo$D_OUT[12] ?
								      6'd19 :
								      (iFifo$D_OUT[11] ?
									 6'd20 :
									 (iFifo$D_OUT[10] ?
									    6'd21 :
									    (iFifo$D_OUT[9] ?
									       6'd22 :
									       (iFifo$D_OUT[8] ?
										  6'd23 :
										  (iFifo$D_OUT[7] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2218 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2562 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219) ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_ETC___d2772 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2799 :
		  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773) ;
  assign IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 =
	     { (iFifo$D_OUT[37:30] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h163591,
	       (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0) ?
		 _theResult___snd_fst_sfd__h125663 :
		 _theResult___fst_sfd__h163595 } ;
  assign IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521 =
	     iFifo$D_OUT[136] ?
	       { (iFifo$D_OUT[102:95] == 8'd255 &&
		  iFifo$D_OUT[94:72] != 23'd0 ||
		  (iFifo$D_OUT[102:95] == 8'd255 ||
		   iFifo$D_OUT[102:95] == 8'd0) &&
		  iFifo$D_OUT[94:72] == 23'd0) ?
		   iFifo$D_OUT[103] :
		   IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3339,
		 IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 } :
	       iFifo$D_OUT[135:72] ;
  assign IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3575 =
	     iFifo$D_OUT[136] ?
	       { (iFifo$D_OUT[102:95] == 8'd255 &&
		  iFifo$D_OUT[94:72] != 23'd0 ||
		  (iFifo$D_OUT[102:95] == 8'd255 ||
		   iFifo$D_OUT[102:95] == 8'd0) &&
		  iFifo$D_OUT[94:72] == 23'd0) ?
		   !iFifo$D_OUT[103] :
		   IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d3567,
		 IF_iFifo_first__288_BITS_102_TO_95_816_EQ_255__ETC___d3518 } :
	       { iFifo$D_OUT[136] || !iFifo$D_OUT[135],
		 iFifo$D_OUT[134:72] } ;
  assign IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 =
	     iFifo$D_OUT[201] ?
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_255_ETC___d2037 :
	       iFifo$D_OUT[200:137] ;
  assign IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746 =
	     iFifo$D_OUT[71] ?
	       { (iFifo$D_OUT[37:30] == 8'd255 &&
		  iFifo$D_OUT[29:7] != 23'd0 ||
		  (iFifo$D_OUT[37:30] == 8'd255 ||
		   iFifo$D_OUT[37:30] == 8'd0) &&
		  iFifo$D_OUT[29:7] == 23'd0) ?
		   iFifo$D_OUT[38] :
		   IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2564,
		 IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 } :
	       iFifo$D_OUT[70:7] ;
  assign IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809 =
	     iFifo$D_OUT[71] ?
	       { (iFifo$D_OUT[37:30] == 8'd255 &&
		  iFifo$D_OUT[29:7] != 23'd0 ||
		  (iFifo$D_OUT[37:30] == 8'd255 ||
		   iFifo$D_OUT[37:30] == 8'd0) &&
		  iFifo$D_OUT[29:7] == 23'd0) ?
		   !iFifo$D_OUT[38] :
		   IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2801,
		 IF_iFifo_first__288_BITS_37_TO_30_041_EQ_255_0_ETC___d2743 } :
	       { iFifo$D_OUT[71] || !iFifo$D_OUT[70], iFifo$D_OUT[69:7] } ;
  assign IF_isDoubleFifo_first__592_THEN_IF_isNegateFif_ETC___d4842 =
	     isDoubleFifo$D_OUT ?
	       { isNegateFifo$D_OUT ^ fpu_madd_fResult_S9$D_OUT[68],
		 fpu_madd_fResult_S9$D_OUT[67:5] } :
	       DONTCARE_CONCAT_IF_isNegateFifo_first__594_THE_ETC___d4841 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 =
	     ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
		(fpu_madd_fResult_S9$D_OUT[56] ?
		   6'd2 :
		   (fpu_madd_fResult_S9$D_OUT[55] ?
		      6'd3 :
		      (fpu_madd_fResult_S9$D_OUT[54] ?
			 6'd4 :
			 (fpu_madd_fResult_S9$D_OUT[53] ?
			    6'd5 :
			    (fpu_madd_fResult_S9$D_OUT[52] ?
			       6'd6 :
			       (fpu_madd_fResult_S9$D_OUT[51] ?
				  6'd7 :
				  (fpu_madd_fResult_S9$D_OUT[50] ?
				     6'd8 :
				     (fpu_madd_fResult_S9$D_OUT[49] ?
					6'd9 :
					(fpu_madd_fResult_S9$D_OUT[48] ?
					   6'd10 :
					   (fpu_madd_fResult_S9$D_OUT[47] ?
					      6'd11 :
					      (fpu_madd_fResult_S9$D_OUT[46] ?
						 6'd12 :
						 (fpu_madd_fResult_S9$D_OUT[45] ?
						    6'd13 :
						    (fpu_madd_fResult_S9$D_OUT[44] ?
						       6'd14 :
						       (fpu_madd_fResult_S9$D_OUT[43] ?
							  6'd15 :
							  (fpu_madd_fResult_S9$D_OUT[42] ?
							     6'd16 :
							     (fpu_madd_fResult_S9$D_OUT[41] ?
								6'd17 :
								(fpu_madd_fResult_S9$D_OUT[40] ?
								   6'd18 :
								   (fpu_madd_fResult_S9$D_OUT[39] ?
								      6'd19 :
								      (fpu_madd_fResult_S9$D_OUT[38] ?
									 6'd20 :
									 (fpu_madd_fResult_S9$D_OUT[37] ?
									    6'd21 :
									    (fpu_madd_fResult_S9$D_OUT[36] ?
									       6'd22 :
									       (fpu_madd_fResult_S9$D_OUT[35] ?
										  6'd23 :
										  (fpu_madd_fResult_S9$D_OUT[34] ?
										     6'd24 :
										     (fpu_madd_fResult_S9$D_OUT[33] ?
											6'd25 :
											(fpu_madd_fResult_S9$D_OUT[32] ?
											   6'd26 :
											   (fpu_madd_fResult_S9$D_OUT[31] ?
											      6'd27 :
											      (fpu_madd_fResult_S9$D_OUT[30] ?
												 6'd28 :
												 (fpu_madd_fResult_S9$D_OUT[29] ?
												    6'd29 :
												    (fpu_madd_fResult_S9$D_OUT[28] ?
												       6'd30 :
												       (fpu_madd_fResult_S9$D_OUT[27] ?
													  6'd31 :
													  (fpu_madd_fResult_S9$D_OUT[26] ?
													     6'd32 :
													     (fpu_madd_fResult_S9$D_OUT[25] ?
														6'd33 :
														(fpu_madd_fResult_S9$D_OUT[24] ?
														   6'd34 :
														   (fpu_madd_fResult_S9$D_OUT[23] ?
														      6'd35 :
														      (fpu_madd_fResult_S9$D_OUT[22] ?
															 6'd36 :
															 (fpu_madd_fResult_S9$D_OUT[21] ?
															    6'd37 :
															    (fpu_madd_fResult_S9$D_OUT[20] ?
															       6'd38 :
															       (fpu_madd_fResult_S9$D_OUT[19] ?
																  6'd39 :
																  (fpu_madd_fResult_S9$D_OUT[18] ?
																     6'd40 :
																     (fpu_madd_fResult_S9$D_OUT[17] ?
																	6'd41 :
																	(fpu_madd_fResult_S9$D_OUT[16] ?
																	   6'd42 :
																	   (fpu_madd_fResult_S9$D_OUT[15] ?
																	      6'd43 :
																	      (fpu_madd_fResult_S9$D_OUT[14] ?
																		 6'd44 :
																		 (fpu_madd_fResult_S9$D_OUT[13] ?
																		    6'd45 :
																		    (fpu_madd_fResult_S9$D_OUT[12] ?
																		       6'd46 :
																		       (fpu_madd_fResult_S9$D_OUT[11] ?
																			  6'd47 :
																			  (fpu_madd_fResult_S9$D_OUT[10] ?
																			     6'd48 :
																			     (fpu_madd_fResult_S9$D_OUT[9] ?
																				6'd49 :
																				(fpu_madd_fResult_S9$D_OUT[8] ?
																				   6'd50 :
																				   (fpu_madd_fResult_S9$D_OUT[7] ?
																				      6'd51 :
																				      (fpu_madd_fResult_S9$D_OUT[6] ?
																					 6'd52 :
																					 (fpu_madd_fResult_S9$D_OUT[5] ?
																					    6'd53 :
																					    6'd57)))))))))))))))))))))))))))))))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4562 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4210 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4560 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213) ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4607 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BI_ETC___d4584 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4605 :
		  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585) ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[4] ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890[3] ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913 :
	       !SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ||
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4919 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 &&
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4932 ;
  assign IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941 :
	       !SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ||
	       IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4945 ;
  assign IF_sfdin15113_BIT_4_THEN_2_ELSE_0__q78 =
	     sfdin__h115113[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin4761_BIT_53_THEN_2_ELSE_0__q5 =
	     sfdin__h34761[53] ? 2'd2 : 2'd0 ;
  assign IF_sfdin5198_BIT_4_THEN_2_ELSE_0__q10 =
	     sfdin__h45198[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin54021_BIT_4_THEN_2_ELSE_0__q45 =
	     sfdin__h154021[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin6474_BIT_4_THEN_2_ELSE_0__q18 =
	     sfdin__h76474[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin81046_BIT_33_THEN_2_ELSE_0__q107 =
	     sfdin__h181046[33] ? 2'd2 : 2'd0 ;
  assign IF_sfdin98812_BIT_33_THEN_2_ELSE_0__q113 =
	     sfdin__h198812[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd05554_BIT_4_THEN_2_ELSE_0__q74 =
	     _theResult___snd__h105554[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd07449_BIT_33_THEN_2_ELSE_0__q116 =
	     _theResult___snd__h207449[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd23866_BIT_4_THEN_2_ELSE_0__q81 =
	     _theResult___snd__h123866[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd44462_BIT_4_THEN_2_ELSE_0__q41 =
	     _theResult___snd__h144462[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd5227_BIT_4_THEN_2_ELSE_0__q21 =
	     _theResult___snd__h85227[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd62774_BIT_4_THEN_2_ELSE_0__q48 =
	     _theResult___snd__h162774[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd6915_BIT_4_THEN_2_ELSE_0__q14 =
	     _theResult___snd__h66915[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd89659_BIT_33_THEN_2_ELSE_0__q109 =
	     _theResult___snd__h189659[33] ? 2'd2 : 2'd0 ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4913 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[2] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[2]) ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__595_B_ETC___d4941 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[0] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[0]) ;
  assign NOT_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_ETC___d147 =
	     (x__h328 != 11'd2047 || !_theResult___fst_sfd__h396[51]) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[118]) &&
	     (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[54]) &&
	     (fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 ||
	      IF_fpu_madd_fOperand_S0_first_BIT_195_THEN_fpu_ETC___d128 &&
	      !fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) ;
  assign NOT_fpu_madd_fOperand_S0_first_BITS_129_TO_119_ETC___d124 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (x__h328 != 11'd2047 || _theResult___fst_sfd__h396 != 52'd0 ||
	      (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0) &&
	      (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) ||
	      fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56) &&
	     IF_IF_fpu_madd_fOperand_S0_first_BIT_195_THEN__ETC___d123 ;
  assign NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 =
	     fpu_madd_fOperand_S0$D_OUT[130] !=
	     fpu_madd_fOperand_S0$D_OUT[66] ;
  assign NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711 =
	     !fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	     (fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
		fpu_madd_fState_S3$D_OUT[84] :
		fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702[2]) ;
  assign NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d724 =
	     { NOT_fpu_madd_fState_S3_first__96_BITS_12_TO_0__ETC___d711,
	       fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
		 IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d717 :
		 fpu_madd_fState_S3$D_OUT[83],
	       !fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ||
	       IF_fpu_madd_fState_S3_first__96_BITS_12_TO_0_0_ETC___d722 } ;
  assign NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 =
	     !fpu_madd_fState_S4$D_OUT[130] ||
	     (IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 ^
	      13'h1000) >
	     (IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 ^
	      13'h1000) ||
	     IF_fpu_madd_fState_S4_first__48_BITS_64_TO_54__ETC___d764 ==
	     IF_fpu_madd_fState_S4_first__48_BITS_128_TO_11_ETC___d769 &&
	     sfdBC__h35401 > sfdA__h35400 ;
  assign NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 =
	     !iFifo$D_OUT[158] && !iFifo$D_OUT[157] && !iFifo$D_OUT[156] &&
	     !iFifo$D_OUT[155] &&
	     !iFifo$D_OUT[154] &&
	     !iFifo$D_OUT[153] &&
	     !iFifo$D_OUT[152] &&
	     !iFifo$D_OUT[151] &&
	     !iFifo$D_OUT[150] &&
	     !iFifo$D_OUT[149] &&
	     !iFifo$D_OUT[148] &&
	     !iFifo$D_OUT[147] &&
	     !iFifo$D_OUT[146] &&
	     !iFifo$D_OUT[145] &&
	     !iFifo$D_OUT[144] &&
	     !iFifo$D_OUT[143] &&
	     !iFifo$D_OUT[142] &&
	     !iFifo$D_OUT[141] &&
	     !iFifo$D_OUT[140] &&
	     !iFifo$D_OUT[139] &&
	     !iFifo$D_OUT[138] &&
	     !iFifo$D_OUT[137] ;
  assign NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 =
	     !iFifo$D_OUT[28] && !iFifo$D_OUT[27] && !iFifo$D_OUT[26] &&
	     !iFifo$D_OUT[25] &&
	     !iFifo$D_OUT[24] &&
	     !iFifo$D_OUT[23] &&
	     !iFifo$D_OUT[22] &&
	     !iFifo$D_OUT[21] &&
	     !iFifo$D_OUT[20] &&
	     !iFifo$D_OUT[19] &&
	     !iFifo$D_OUT[18] &&
	     !iFifo$D_OUT[17] &&
	     !iFifo$D_OUT[16] &&
	     !iFifo$D_OUT[15] &&
	     !iFifo$D_OUT[14] &&
	     !iFifo$D_OUT[13] &&
	     !iFifo$D_OUT[12] &&
	     !iFifo$D_OUT[11] &&
	     !iFifo$D_OUT[10] &&
	     !iFifo$D_OUT[9] &&
	     !iFifo$D_OUT[8] &&
	     !iFifo$D_OUT[7] ;
  assign NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 =
	     !iFifo$D_OUT[93] && !iFifo$D_OUT[92] && !iFifo$D_OUT[91] &&
	     !iFifo$D_OUT[90] &&
	     !iFifo$D_OUT[89] &&
	     !iFifo$D_OUT[88] &&
	     !iFifo$D_OUT[87] &&
	     !iFifo$D_OUT[86] &&
	     !iFifo$D_OUT[85] &&
	     !iFifo$D_OUT[84] &&
	     !iFifo$D_OUT[83] &&
	     !iFifo$D_OUT[82] &&
	     !iFifo$D_OUT[81] &&
	     !iFifo$D_OUT[80] &&
	     !iFifo$D_OUT[79] &&
	     !iFifo$D_OUT[78] &&
	     !iFifo$D_OUT[77] &&
	     !iFifo$D_OUT[76] &&
	     !iFifo$D_OUT[75] &&
	     !iFifo$D_OUT[74] &&
	     !iFifo$D_OUT[73] &&
	     !iFifo$D_OUT[72] ;
  assign NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 =
	     !fpu_madd_fResult_S9$D_OUT[56] &&
	     !fpu_madd_fResult_S9$D_OUT[55] &&
	     !fpu_madd_fResult_S9$D_OUT[54] &&
	     !fpu_madd_fResult_S9$D_OUT[53] &&
	     !fpu_madd_fResult_S9$D_OUT[52] &&
	     !fpu_madd_fResult_S9$D_OUT[51] &&
	     !fpu_madd_fResult_S9$D_OUT[50] &&
	     !fpu_madd_fResult_S9$D_OUT[49] &&
	     !fpu_madd_fResult_S9$D_OUT[48] &&
	     !fpu_madd_fResult_S9$D_OUT[47] &&
	     !fpu_madd_fResult_S9$D_OUT[46] &&
	     !fpu_madd_fResult_S9$D_OUT[45] &&
	     !fpu_madd_fResult_S9$D_OUT[44] &&
	     !fpu_madd_fResult_S9$D_OUT[43] &&
	     !fpu_madd_fResult_S9$D_OUT[42] &&
	     !fpu_madd_fResult_S9$D_OUT[41] &&
	     !fpu_madd_fResult_S9$D_OUT[40] &&
	     !fpu_madd_fResult_S9$D_OUT[39] &&
	     !fpu_madd_fResult_S9$D_OUT[38] &&
	     !fpu_madd_fResult_S9$D_OUT[37] &&
	     !fpu_madd_fResult_S9$D_OUT[36] &&
	     !fpu_madd_fResult_S9$D_OUT[35] &&
	     !fpu_madd_fResult_S9$D_OUT[34] &&
	     !fpu_madd_fResult_S9$D_OUT[33] &&
	     !fpu_madd_fResult_S9$D_OUT[32] &&
	     !fpu_madd_fResult_S9$D_OUT[31] &&
	     !fpu_madd_fResult_S9$D_OUT[30] &&
	     !fpu_madd_fResult_S9$D_OUT[29] &&
	     !fpu_madd_fResult_S9$D_OUT[28] &&
	     !fpu_madd_fResult_S9$D_OUT[27] &&
	     !fpu_madd_fResult_S9$D_OUT[26] &&
	     !fpu_madd_fResult_S9$D_OUT[25] &&
	     !fpu_madd_fResult_S9$D_OUT[24] &&
	     !fpu_madd_fResult_S9$D_OUT[23] &&
	     !fpu_madd_fResult_S9$D_OUT[22] &&
	     !fpu_madd_fResult_S9$D_OUT[21] &&
	     !fpu_madd_fResult_S9$D_OUT[20] &&
	     !fpu_madd_fResult_S9$D_OUT[19] &&
	     !fpu_madd_fResult_S9$D_OUT[18] &&
	     !fpu_madd_fResult_S9$D_OUT[17] &&
	     !fpu_madd_fResult_S9$D_OUT[16] &&
	     !fpu_madd_fResult_S9$D_OUT[15] &&
	     !fpu_madd_fResult_S9$D_OUT[14] &&
	     !fpu_madd_fResult_S9$D_OUT[13] &&
	     !fpu_madd_fResult_S9$D_OUT[12] &&
	     !fpu_madd_fResult_S9$D_OUT[11] &&
	     !fpu_madd_fResult_S9$D_OUT[10] &&
	     !fpu_madd_fResult_S9$D_OUT[9] &&
	     !fpu_madd_fResult_S9$D_OUT[8] &&
	     !fpu_madd_fResult_S9$D_OUT[7] &&
	     !fpu_madd_fResult_S9$D_OUT[6] &&
	     !fpu_madd_fResult_S9$D_OUT[5] ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 =
	     { {4{iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75[7]}},
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75 } ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q79 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 =
	     { {4{iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15[7]}},
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15 } ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q19 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 =
	     { {4{iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42[7]}},
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42 } ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 +
	     12'd1023 ;
  assign SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q46 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] -
	     11'd1023 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 =
	     { fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110[10],
	       fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110 } ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ^
	      12'h800) <=
	     12'd2175 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ^
	      12'h800) <
	     12'd1922 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 +
	     12'd127 ;
  assign SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q114 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] -
	     8'd127 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954 =
	     ({ 3'd0,
		IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861 =
	     { 3'd0,
	       _theResult___fst_exp__h181052 == 8'd0 &&
	       (sfdin__h181046[56:34] == 23'd0 || guard__h172953 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h181649 == 8'd255 &&
	       _theResult___fst_sfd__h181650 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h181052 != 8'd255 &&
	       guard__h172953 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465 =
	     ({ 3'd0,
		IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4890 =
	     { 3'd0,
	       _theResult___fst_exp__h198818 == 8'd0 &&
	       (sfdin__h198812[56:34] == 23'd0 || guard__h190590 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h199415 == 8'd255 &&
	       _theResult___fst_sfd__h199416 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h198818 != 8'd255 &&
	       guard__h190590 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664 =
	     ({ 5'd0,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 } ^
	      12'h800) <=
	     (IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 ^
	      12'h800) ;
  assign _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105 =
	     ({ 6'd0,
		IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 } ^
	      12'h800) <=
	     (IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523 =
	     ({ 6'd0,
		IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 ^
	      12'h800) ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169 =
	     ({ 3'd0,
		IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ^
	      9'h100) <=
	     9'd384 ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518 =
	     ({ 3'd0,
		IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ^
	      9'h100) <=
	     (IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 ^
	      9'h100) ;
  assign _0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873 =
	     { 3'd0,
	       _theResult___fst_exp__h189708 == 8'd0 &&
	       guard__h181660 != 2'b0,
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h190231 == 8'd255 &&
	       _theResult___fst_sfd__h190232 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h189708 != 8'd255 &&
	       guard__h181660 != 2'b0 } ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004 =
	     sfd__h86805 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521 =
	     sfd__h48164 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ;
  assign _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229 =
	     sfd__h125713 >>
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ;
  assign _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223 =
	     sfd__h165341 >>
	     _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 =
	     12'd3074 -
	     { 6'd0,
	       fpu_madd_fResult_S9$D_OUT[56] ?
		 6'd0 :
		 (fpu_madd_fResult_S9$D_OUT[55] ?
		    6'd1 :
		    (fpu_madd_fResult_S9$D_OUT[54] ?
		       6'd2 :
		       (fpu_madd_fResult_S9$D_OUT[53] ?
			  6'd3 :
			  (fpu_madd_fResult_S9$D_OUT[52] ?
			     6'd4 :
			     (fpu_madd_fResult_S9$D_OUT[51] ?
				6'd5 :
				(fpu_madd_fResult_S9$D_OUT[50] ?
				   6'd6 :
				   (fpu_madd_fResult_S9$D_OUT[49] ?
				      6'd7 :
				      (fpu_madd_fResult_S9$D_OUT[48] ?
					 6'd8 :
					 (fpu_madd_fResult_S9$D_OUT[47] ?
					    6'd9 :
					    (fpu_madd_fResult_S9$D_OUT[46] ?
					       6'd10 :
					       (fpu_madd_fResult_S9$D_OUT[45] ?
						  6'd11 :
						  (fpu_madd_fResult_S9$D_OUT[44] ?
						     6'd12 :
						     (fpu_madd_fResult_S9$D_OUT[43] ?
							6'd13 :
							(fpu_madd_fResult_S9$D_OUT[42] ?
							   6'd14 :
							   (fpu_madd_fResult_S9$D_OUT[41] ?
							      6'd15 :
							      (fpu_madd_fResult_S9$D_OUT[40] ?
								 6'd16 :
								 (fpu_madd_fResult_S9$D_OUT[39] ?
								    6'd17 :
								    (fpu_madd_fResult_S9$D_OUT[38] ?
								       6'd18 :
								       (fpu_madd_fResult_S9$D_OUT[37] ?
									  6'd19 :
									  (fpu_madd_fResult_S9$D_OUT[36] ?
									     6'd20 :
									     (fpu_madd_fResult_S9$D_OUT[35] ?
										6'd21 :
										(fpu_madd_fResult_S9$D_OUT[34] ?
										   6'd22 :
										   (fpu_madd_fResult_S9$D_OUT[33] ?
										      6'd23 :
										      (fpu_madd_fResult_S9$D_OUT[32] ?
											 6'd24 :
											 (fpu_madd_fResult_S9$D_OUT[31] ?
											    6'd25 :
											    (fpu_madd_fResult_S9$D_OUT[30] ?
											       6'd26 :
											       (fpu_madd_fResult_S9$D_OUT[29] ?
												  6'd27 :
												  (fpu_madd_fResult_S9$D_OUT[28] ?
												     6'd28 :
												     (fpu_madd_fResult_S9$D_OUT[27] ?
													6'd29 :
													(fpu_madd_fResult_S9$D_OUT[26] ?
													   6'd30 :
													   (fpu_madd_fResult_S9$D_OUT[25] ?
													      6'd31 :
													      (fpu_madd_fResult_S9$D_OUT[24] ?
														 6'd32 :
														 (fpu_madd_fResult_S9$D_OUT[23] ?
														    6'd33 :
														    (fpu_madd_fResult_S9$D_OUT[22] ?
														       6'd34 :
														       (fpu_madd_fResult_S9$D_OUT[21] ?
															  6'd35 :
															  (fpu_madd_fResult_S9$D_OUT[20] ?
															     6'd36 :
															     (fpu_madd_fResult_S9$D_OUT[19] ?
																6'd37 :
																(fpu_madd_fResult_S9$D_OUT[18] ?
																   6'd38 :
																   (fpu_madd_fResult_S9$D_OUT[17] ?
																      6'd39 :
																      (fpu_madd_fResult_S9$D_OUT[16] ?
																	 6'd40 :
																	 (fpu_madd_fResult_S9$D_OUT[15] ?
																	    6'd41 :
																	    (fpu_madd_fResult_S9$D_OUT[14] ?
																	       6'd42 :
																	       (fpu_madd_fResult_S9$D_OUT[13] ?
																		  6'd43 :
																		  (fpu_madd_fResult_S9$D_OUT[12] ?
																		     6'd44 :
																		     (fpu_madd_fResult_S9$D_OUT[11] ?
																			6'd45 :
																			(fpu_madd_fResult_S9$D_OUT[10] ?
																			   6'd46 :
																			   (fpu_madd_fResult_S9$D_OUT[9] ?
																			      6'd47 :
																			      (fpu_madd_fResult_S9$D_OUT[8] ?
																				 6'd48 :
																				 (fpu_madd_fResult_S9$D_OUT[7] ?
																				    6'd49 :
																				    (fpu_madd_fResult_S9$D_OUT[6] ?
																				       6'd50 :
																				       (fpu_madd_fResult_S9$D_OUT[5] ?
																					  6'd51 :
																					  6'd52))))))))))))))))))))))))))))))))))))))))))))))))))) } ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 ^
	      12'h800) <=
	     12'd2175 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3716 ^
	      12'h800) <
	     12'd1922 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4876 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[4] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[4]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4901 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[3] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[3]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d4928 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d4861[1] :
		_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4873[1]) ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2997 ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1514 ;
  assign _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 =
	     12'd3074 -
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2222 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[159] ?
		 5'd0 :
		 (iFifo$D_OUT[158] ?
		    5'd1 :
		    (iFifo$D_OUT[157] ?
		       5'd2 :
		       (iFifo$D_OUT[156] ?
			  5'd3 :
			  (iFifo$D_OUT[155] ?
			     5'd4 :
			     (iFifo$D_OUT[154] ?
				5'd5 :
				(iFifo$D_OUT[153] ?
				   5'd6 :
				   (iFifo$D_OUT[152] ?
				      5'd7 :
				      (iFifo$D_OUT[151] ?
					 5'd8 :
					 (iFifo$D_OUT[150] ?
					    5'd9 :
					    (iFifo$D_OUT[149] ?
					       5'd10 :
					       (iFifo$D_OUT[148] ?
						  5'd11 :
						  (iFifo$D_OUT[147] ?
						     5'd12 :
						     (iFifo$D_OUT[146] ?
							5'd13 :
							(iFifo$D_OUT[145] ?
							   5'd14 :
							   (iFifo$D_OUT[144] ?
							      5'd15 :
							      (iFifo$D_OUT[143] ?
								 5'd16 :
								 (iFifo$D_OUT[142] ?
								    5'd17 :
								    (iFifo$D_OUT[141] ?
								       5'd18 :
								       (iFifo$D_OUT[140] ?
									  5'd19 :
									  (iFifo$D_OUT[139] ?
									     5'd20 :
									     (iFifo$D_OUT[138] ?
										5'd21 :
										(iFifo$D_OUT[137] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1379 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[29] ?
		 5'd0 :
		 (iFifo$D_OUT[28] ?
		    5'd1 :
		    (iFifo$D_OUT[27] ?
		       5'd2 :
		       (iFifo$D_OUT[26] ?
			  5'd3 :
			  (iFifo$D_OUT[25] ?
			     5'd4 :
			     (iFifo$D_OUT[24] ?
				5'd5 :
				(iFifo$D_OUT[23] ?
				   5'd6 :
				   (iFifo$D_OUT[22] ?
				      5'd7 :
				      (iFifo$D_OUT[21] ?
					 5'd8 :
					 (iFifo$D_OUT[20] ?
					    5'd9 :
					    (iFifo$D_OUT[19] ?
					       5'd10 :
					       (iFifo$D_OUT[18] ?
						  5'd11 :
						  (iFifo$D_OUT[17] ?
						     5'd12 :
						     (iFifo$D_OUT[16] ?
							5'd13 :
							(iFifo$D_OUT[15] ?
							   5'd14 :
							   (iFifo$D_OUT[14] ?
							      5'd15 :
							      (iFifo$D_OUT[13] ?
								 5'd16 :
								 (iFifo$D_OUT[12] ?
								    5'd17 :
								    (iFifo$D_OUT[11] ?
								       5'd18 :
								       (iFifo$D_OUT[10] ?
									  5'd19 :
									  (iFifo$D_OUT[9] ?
									     5'd20 :
									     (iFifo$D_OUT[8] ?
										5'd21 :
										(iFifo$D_OUT[7] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2099 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[94] ?
		 5'd0 :
		 (iFifo$D_OUT[93] ?
		    5'd1 :
		    (iFifo$D_OUT[92] ?
		       5'd2 :
		       (iFifo$D_OUT[91] ?
			  5'd3 :
			  (iFifo$D_OUT[90] ?
			     5'd4 :
			     (iFifo$D_OUT[89] ?
				5'd5 :
				(iFifo$D_OUT[88] ?
				   5'd6 :
				   (iFifo$D_OUT[87] ?
				      5'd7 :
				      (iFifo$D_OUT[86] ?
					 5'd8 :
					 (iFifo$D_OUT[85] ?
					    5'd9 :
					    (iFifo$D_OUT[84] ?
					       5'd10 :
					       (iFifo$D_OUT[83] ?
						  5'd11 :
						  (iFifo$D_OUT[82] ?
						     5'd12 :
						     (iFifo$D_OUT[81] ?
							5'd13 :
							(iFifo$D_OUT[80] ?
							   5'd14 :
							   (iFifo$D_OUT[79] ?
							      5'd15 :
							      (iFifo$D_OUT[78] ?
								 5'd16 :
								 (iFifo$D_OUT[77] ?
								    5'd17 :
								    (iFifo$D_OUT[76] ?
								       5'd18 :
								       (iFifo$D_OUT[75] ?
									  5'd19 :
									  (iFifo$D_OUT[74] ?
									     5'd20 :
									     (iFifo$D_OUT[73] ?
										5'd21 :
										(iFifo$D_OUT[72] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2874 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 =
	     12'd3970 -
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4216 ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 =
	     13'd7170 - fpu_madd_fState_S3$D_OUT[12:0] ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 =
	     (_7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ^
	      13'h1000) <=
	     13'd4096 ;
  assign _theResult____h106881 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ^
	       12'h800) <
	      12'd2105) ?
	       result__h107494 :
	       ((value__h91190 == 25'd0) ? sfd__h86805 : 57'd1) ;
  assign _theResult____h145789 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ^
	       12'h800) <
	      12'd2105) ?
	       result__h146402 :
	       ((value__h130098 == 25'd0) ? sfd__h125713 : 57'd1) ;
  assign _theResult____h172943 =
	     (value__h173563 == 54'd0) ? sfd__h165341 : 57'd1 ;
  assign _theResult____h190580 =
	     ((_3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ^
	       12'h800) <
	      12'd2105) ?
	       result__h191193 :
	       _theResult____h172943 ;
  assign _theResult____h68242 =
	     ((_3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ^
	       12'h800) <
	      12'd2105) ?
	       result__h68855 :
	       ((value__h52551 == 25'd0) ? sfd__h48164 : 57'd1) ;
  assign _theResult___exp__h106248 =
	     sfd__h105621[53] ?
	       ((_theResult___fst_exp__h105603 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124736) :
	       ((_theResult___fst_exp__h105603 == 11'd0 &&
		 sfd__h105621[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h105603) ;
  assign _theResult___exp__h115838 =
	     sfd__h115211[53] ?
	       ((_theResult___fst_exp__h115119 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124771) :
	       ((_theResult___fst_exp__h115119 == 11'd0 &&
		 sfd__h115211[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h115119) ;
  assign _theResult___exp__h124590 =
	     sfd__h123939[53] ?
	       ((_theResult___fst_exp__h123920 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h124797) :
	       ((_theResult___fst_exp__h123920 == 11'd0 &&
		 sfd__h123939[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h123920) ;
  assign _theResult___exp__h145156 =
	     sfd__h144529[53] ?
	       ((_theResult___fst_exp__h144511 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163644) :
	       ((_theResult___fst_exp__h144511 == 11'd0 &&
		 sfd__h144529[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h144511) ;
  assign _theResult___exp__h154746 =
	     sfd__h154119[53] ?
	       ((_theResult___fst_exp__h154027 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163679) :
	       ((_theResult___fst_exp__h154027 == 11'd0 &&
		 sfd__h154119[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h154027) ;
  assign _theResult___exp__h163498 =
	     sfd__h162847[53] ?
	       ((_theResult___fst_exp__h162828 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h163705) :
	       ((_theResult___fst_exp__h162828 == 11'd0 &&
		 sfd__h162847[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h162828) ;
  assign _theResult___exp__h181568 =
	     sfd__h181144[24] ?
	       ((_theResult___fst_exp__h181052 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208089) :
	       ((_theResult___fst_exp__h181052 == 8'd0 &&
		 sfd__h181144[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h181052) ;
  assign _theResult___exp__h190150 =
	     sfd__h189726[24] ?
	       ((_theResult___fst_exp__h189708 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208115) :
	       ((_theResult___fst_exp__h189708 == 8'd0 &&
		 sfd__h189726[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h189708) ;
  assign _theResult___exp__h199334 =
	     sfd__h198910[24] ?
	       ((_theResult___fst_exp__h198818 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208150) :
	       ((_theResult___fst_exp__h198818 == 8'd0 &&
		 sfd__h198910[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h198818) ;
  assign _theResult___exp__h207970 =
	     sfd__h207522[24] ?
	       ((_theResult___fst_exp__h207503 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h208176) :
	       ((_theResult___fst_exp__h207503 == 8'd0 &&
		 sfd__h207522[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h207503) ;
  assign _theResult___exp__h46377 =
	     sfd__h45873[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h46462) :
	       IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1187 ;
  assign _theResult___exp__h67609 =
	     sfd__h66982[53] ?
	       ((_theResult___fst_exp__h66964 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86097) :
	       ((_theResult___fst_exp__h66964 == 11'd0 &&
		 sfd__h66982[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h66964) ;
  assign _theResult___exp__h77199 =
	     sfd__h76572[53] ?
	       ((_theResult___fst_exp__h76480 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86132) :
	       ((_theResult___fst_exp__h76480 == 11'd0 &&
		 sfd__h76572[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h76480) ;
  assign _theResult___exp__h85951 =
	     sfd__h85300[53] ?
	       ((_theResult___fst_exp__h85281 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h86158) :
	       ((_theResult___fst_exp__h85281 == 11'd0 &&
		 sfd__h85300[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h85281) ;
  assign _theResult___fst__h20645 =
	     { fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213[105:1],
	       fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213[0] |
	       sfdlsb__h20643 } ;
  assign _theResult___fst_exp__h105594 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ;
  assign _theResult___fst_exp__h105600 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d2950) ?
	       11'd0 :
	       _theResult___fst_exp__h105594 ;
  assign _theResult___fst_exp__h105603 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h105600 :
	       11'd897 ;
  assign _theResult___fst_exp__h106329 =
	     (_theResult___fst_exp__h105603 == 11'd2047) ?
	       _theResult___fst_exp__h105603 :
	       _theResult___fst_exp__h106326 ;
  assign _theResult___fst_exp__h115119 =
	     _theResult____h106881[56] ?
	       11'd2 :
	       _theResult___fst_exp__h115193 ;
  assign _theResult___fst_exp__h115184 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 } ;
  assign _theResult___fst_exp__h115190 =
	     (!_theResult____h106881[56] && !_theResult____h106881[55] &&
	      !_theResult____h106881[54] &&
	      !_theResult____h106881[53] &&
	      !_theResult____h106881[52] &&
	      !_theResult____h106881[51] &&
	      !_theResult____h106881[50] &&
	      !_theResult____h106881[49] &&
	      !_theResult____h106881[48] &&
	      !_theResult____h106881[47] &&
	      !_theResult____h106881[46] &&
	      !_theResult____h106881[45] &&
	      !_theResult____h106881[44] &&
	      !_theResult____h106881[43] &&
	      !_theResult____h106881[42] &&
	      !_theResult____h106881[41] &&
	      !_theResult____h106881[40] &&
	      !_theResult____h106881[39] &&
	      !_theResult____h106881[38] &&
	      !_theResult____h106881[37] &&
	      !_theResult____h106881[36] &&
	      !_theResult____h106881[35] &&
	      !_theResult____h106881[34] &&
	      !_theResult____h106881[33] &&
	      !_theResult____h106881[32] &&
	      !_theResult____h106881[31] &&
	      !_theResult____h106881[30] &&
	      !_theResult____h106881[29] &&
	      !_theResult____h106881[28] &&
	      !_theResult____h106881[27] &&
	      !_theResult____h106881[26] &&
	      !_theResult____h106881[25] &&
	      !_theResult____h106881[24] &&
	      !_theResult____h106881[23] &&
	      !_theResult____h106881[22] &&
	      !_theResult____h106881[21] &&
	      !_theResult____h106881[20] &&
	      !_theResult____h106881[19] &&
	      !_theResult____h106881[18] &&
	      !_theResult____h106881[17] &&
	      !_theResult____h106881[16] &&
	      !_theResult____h106881[15] &&
	      !_theResult____h106881[14] &&
	      !_theResult____h106881[13] &&
	      !_theResult____h106881[12] &&
	      !_theResult____h106881[11] &&
	      !_theResult____h106881[10] &&
	      !_theResult____h106881[9] &&
	      !_theResult____h106881[8] &&
	      !_theResult____h106881[7] &&
	      !_theResult____h106881[6] &&
	      !_theResult____h106881[5] &&
	      !_theResult____h106881[4] &&
	      !_theResult____h106881[3] &&
	      !_theResult____h106881[2] &&
	      !_theResult____h106881[1] &&
	      !_theResult____h106881[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d3248) ?
	       11'd0 :
	       _theResult___fst_exp__h115184 ;
  assign _theResult___fst_exp__h115193 =
	     (!_theResult____h106881[56] && _theResult____h106881[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h115190 ;
  assign _theResult___fst_exp__h115919 =
	     (_theResult___fst_exp__h115119 == 11'd2047) ?
	       _theResult___fst_exp__h115119 :
	       _theResult___fst_exp__h115916 ;
  assign _theResult___fst_exp__h123872 =
	     (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] ;
  assign _theResult___fst_exp__h123911 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC__q76[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 } ;
  assign _theResult___fst_exp__h123917 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_81_ETC___d3298) ?
	       11'd0 :
	       _theResult___fst_exp__h123911 ;
  assign _theResult___fst_exp__h123920 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h123917 :
	       _theResult___fst_exp__h123872 ;
  assign _theResult___fst_exp__h124671 =
	     (_theResult___fst_exp__h123920 == 11'd2047) ?
	       _theResult___fst_exp__h123920 :
	       _theResult___fst_exp__h124668 ;
  assign _theResult___fst_exp__h124680 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  _theResult___snd_fst_exp__h106332 :
		  _theResult___fst_exp__h90560) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  _theResult___snd_fst_exp__h124674 :
		  _theResult___fst_exp__h90560) ;
  assign _theResult___fst_exp__h124683 =
	     (iFifo$D_OUT[102:95] == 8'd0 && iFifo$D_OUT[94:72] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h124680 ;
  assign _theResult___fst_exp__h144502 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ;
  assign _theResult___fst_exp__h144508 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2175) ?
	       11'd0 :
	       _theResult___fst_exp__h144502 ;
  assign _theResult___fst_exp__h144511 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h144508 :
	       11'd897 ;
  assign _theResult___fst_exp__h145237 =
	     (_theResult___fst_exp__h144511 == 11'd2047) ?
	       _theResult___fst_exp__h144511 :
	       _theResult___fst_exp__h145234 ;
  assign _theResult___fst_exp__h154027 =
	     _theResult____h145789[56] ?
	       11'd2 :
	       _theResult___fst_exp__h154101 ;
  assign _theResult___fst_exp__h154092 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 } ;
  assign _theResult___fst_exp__h154098 =
	     (!_theResult____h145789[56] && !_theResult____h145789[55] &&
	      !_theResult____h145789[54] &&
	      !_theResult____h145789[53] &&
	      !_theResult____h145789[52] &&
	      !_theResult____h145789[51] &&
	      !_theResult____h145789[50] &&
	      !_theResult____h145789[49] &&
	      !_theResult____h145789[48] &&
	      !_theResult____h145789[47] &&
	      !_theResult____h145789[46] &&
	      !_theResult____h145789[45] &&
	      !_theResult____h145789[44] &&
	      !_theResult____h145789[43] &&
	      !_theResult____h145789[42] &&
	      !_theResult____h145789[41] &&
	      !_theResult____h145789[40] &&
	      !_theResult____h145789[39] &&
	      !_theResult____h145789[38] &&
	      !_theResult____h145789[37] &&
	      !_theResult____h145789[36] &&
	      !_theResult____h145789[35] &&
	      !_theResult____h145789[34] &&
	      !_theResult____h145789[33] &&
	      !_theResult____h145789[32] &&
	      !_theResult____h145789[31] &&
	      !_theResult____h145789[30] &&
	      !_theResult____h145789[29] &&
	      !_theResult____h145789[28] &&
	      !_theResult____h145789[27] &&
	      !_theResult____h145789[26] &&
	      !_theResult____h145789[25] &&
	      !_theResult____h145789[24] &&
	      !_theResult____h145789[23] &&
	      !_theResult____h145789[22] &&
	      !_theResult____h145789[21] &&
	      !_theResult____h145789[20] &&
	      !_theResult____h145789[19] &&
	      !_theResult____h145789[18] &&
	      !_theResult____h145789[17] &&
	      !_theResult____h145789[16] &&
	      !_theResult____h145789[15] &&
	      !_theResult____h145789[14] &&
	      !_theResult____h145789[13] &&
	      !_theResult____h145789[12] &&
	      !_theResult____h145789[11] &&
	      !_theResult____h145789[10] &&
	      !_theResult____h145789[9] &&
	      !_theResult____h145789[8] &&
	      !_theResult____h145789[7] &&
	      !_theResult____h145789[6] &&
	      !_theResult____h145789[5] &&
	      !_theResult____h145789[4] &&
	      !_theResult____h145789[3] &&
	      !_theResult____h145789[2] &&
	      !_theResult____h145789[1] &&
	      !_theResult____h145789[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d2473) ?
	       11'd0 :
	       _theResult___fst_exp__h154092 ;
  assign _theResult___fst_exp__h154101 =
	     (!_theResult____h145789[56] && _theResult____h145789[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h154098 ;
  assign _theResult___fst_exp__h154827 =
	     (_theResult___fst_exp__h154027 == 11'd2047) ?
	       _theResult___fst_exp__h154027 :
	       _theResult___fst_exp__h154824 ;
  assign _theResult___fst_exp__h162780 =
	     (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] ;
  assign _theResult___fst_exp__h162819 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC__q43[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 } ;
  assign _theResult___fst_exp__h162825 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30_041_ETC___d2523) ?
	       11'd0 :
	       _theResult___fst_exp__h162819 ;
  assign _theResult___fst_exp__h162828 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h162825 :
	       _theResult___fst_exp__h162780 ;
  assign _theResult___fst_exp__h163579 =
	     (_theResult___fst_exp__h162828 == 11'd2047) ?
	       _theResult___fst_exp__h162828 :
	       _theResult___fst_exp__h163576 ;
  assign _theResult___fst_exp__h163588 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  _theResult___snd_fst_exp__h145240 :
		  _theResult___fst_exp__h129468) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  _theResult___snd_fst_exp__h163582 :
		  _theResult___fst_exp__h129468) ;
  assign _theResult___fst_exp__h163591 =
	     (iFifo$D_OUT[37:30] == 8'd0 && iFifo$D_OUT[29:7] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h163588 ;
  assign _theResult___fst_exp__h181052 =
	     _theResult____h172943[56] ?
	       8'd2 :
	       _theResult___fst_exp__h181126 ;
  assign _theResult___fst_exp__h181117 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 } ;
  assign _theResult___fst_exp__h181123 =
	     (!_theResult____h172943[56] && !_theResult____h172943[55] &&
	      !_theResult____h172943[54] &&
	      !_theResult____h172943[53] &&
	      !_theResult____h172943[52] &&
	      !_theResult____h172943[51] &&
	      !_theResult____h172943[50] &&
	      !_theResult____h172943[49] &&
	      !_theResult____h172943[48] &&
	      !_theResult____h172943[47] &&
	      !_theResult____h172943[46] &&
	      !_theResult____h172943[45] &&
	      !_theResult____h172943[44] &&
	      !_theResult____h172943[43] &&
	      !_theResult____h172943[42] &&
	      !_theResult____h172943[41] &&
	      !_theResult____h172943[40] &&
	      !_theResult____h172943[39] &&
	      !_theResult____h172943[38] &&
	      !_theResult____h172943[37] &&
	      !_theResult____h172943[36] &&
	      !_theResult____h172943[35] &&
	      !_theResult____h172943[34] &&
	      !_theResult____h172943[33] &&
	      !_theResult____h172943[32] &&
	      !_theResult____h172943[31] &&
	      !_theResult____h172943[30] &&
	      !_theResult____h172943[29] &&
	      !_theResult____h172943[28] &&
	      !_theResult____h172943[27] &&
	      !_theResult____h172943[26] &&
	      !_theResult____h172943[25] &&
	      !_theResult____h172943[24] &&
	      !_theResult____h172943[23] &&
	      !_theResult____h172943[22] &&
	      !_theResult____h172943[21] &&
	      !_theResult____h172943[20] &&
	      !_theResult____h172943[19] &&
	      !_theResult____h172943[18] &&
	      !_theResult____h172943[17] &&
	      !_theResult____h172943[16] &&
	      !_theResult____h172943[15] &&
	      !_theResult____h172943[14] &&
	      !_theResult____h172943[13] &&
	      !_theResult____h172943[12] &&
	      !_theResult____h172943[11] &&
	      !_theResult____h172943[10] &&
	      !_theResult____h172943[9] &&
	      !_theResult____h172943[8] &&
	      !_theResult____h172943[7] &&
	      !_theResult____h172943[6] &&
	      !_theResult____h172943[5] &&
	      !_theResult____h172943[4] &&
	      !_theResult____h172943[3] &&
	      !_theResult____h172943[2] &&
	      !_theResult____h172943[1] &&
	      !_theResult____h172943[0] ||
	      !_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__59_ETC___d3954) ?
	       8'd0 :
	       _theResult___fst_exp__h181117 ;
  assign _theResult___fst_exp__h181126 =
	     (!_theResult____h172943[56] && _theResult____h172943[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h181123 ;
  assign _theResult___fst_exp__h181649 =
	     (_theResult___fst_exp__h181052 == 8'd255) ?
	       _theResult___fst_exp__h181052 :
	       _theResult___fst_exp__h181646 ;
  assign _theResult___fst_exp__h189699 =
	     8'd129 -
	     { 2'd0,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ;
  assign _theResult___fst_exp__h189705 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 ||
	      !_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4169) ?
	       8'd0 :
	       _theResult___fst_exp__h189699 ;
  assign _theResult___fst_exp__h189708 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___fst_exp__h189705 :
	       8'd129 ;
  assign _theResult___fst_exp__h190231 =
	     (_theResult___fst_exp__h189708 == 8'd255) ?
	       _theResult___fst_exp__h189708 :
	       _theResult___fst_exp__h190228 ;
  assign _theResult___fst_exp__h198818 =
	     _theResult____h190580[56] ?
	       8'd2 :
	       _theResult___fst_exp__h198892 ;
  assign _theResult___fst_exp__h198883 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 } ;
  assign _theResult___fst_exp__h198889 =
	     (!_theResult____h190580[56] && !_theResult____h190580[55] &&
	      !_theResult____h190580[54] &&
	      !_theResult____h190580[53] &&
	      !_theResult____h190580[52] &&
	      !_theResult____h190580[51] &&
	      !_theResult____h190580[50] &&
	      !_theResult____h190580[49] &&
	      !_theResult____h190580[48] &&
	      !_theResult____h190580[47] &&
	      !_theResult____h190580[46] &&
	      !_theResult____h190580[45] &&
	      !_theResult____h190580[44] &&
	      !_theResult____h190580[43] &&
	      !_theResult____h190580[42] &&
	      !_theResult____h190580[41] &&
	      !_theResult____h190580[40] &&
	      !_theResult____h190580[39] &&
	      !_theResult____h190580[38] &&
	      !_theResult____h190580[37] &&
	      !_theResult____h190580[36] &&
	      !_theResult____h190580[35] &&
	      !_theResult____h190580[34] &&
	      !_theResult____h190580[33] &&
	      !_theResult____h190580[32] &&
	      !_theResult____h190580[31] &&
	      !_theResult____h190580[30] &&
	      !_theResult____h190580[29] &&
	      !_theResult____h190580[28] &&
	      !_theResult____h190580[27] &&
	      !_theResult____h190580[26] &&
	      !_theResult____h190580[25] &&
	      !_theResult____h190580[24] &&
	      !_theResult____h190580[23] &&
	      !_theResult____h190580[22] &&
	      !_theResult____h190580[21] &&
	      !_theResult____h190580[20] &&
	      !_theResult____h190580[19] &&
	      !_theResult____h190580[18] &&
	      !_theResult____h190580[17] &&
	      !_theResult____h190580[16] &&
	      !_theResult____h190580[15] &&
	      !_theResult____h190580[14] &&
	      !_theResult____h190580[13] &&
	      !_theResult____h190580[12] &&
	      !_theResult____h190580[11] &&
	      !_theResult____h190580[10] &&
	      !_theResult____h190580[9] &&
	      !_theResult____h190580[8] &&
	      !_theResult____h190580[7] &&
	      !_theResult____h190580[6] &&
	      !_theResult____h190580[5] &&
	      !_theResult____h190580[4] &&
	      !_theResult____h190580[3] &&
	      !_theResult____h190580[2] &&
	      !_theResult____h190580[1] &&
	      !_theResult____h190580[0] ||
	      !_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__5_ETC___d4465) ?
	       8'd0 :
	       _theResult___fst_exp__h198883 ;
  assign _theResult___fst_exp__h198892 =
	     (!_theResult____h190580[56] && _theResult____h190580[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h198889 ;
  assign _theResult___fst_exp__h199415 =
	     (_theResult___fst_exp__h198818 == 8'd255) ?
	       _theResult___fst_exp__h198818 :
	       _theResult___fst_exp__h199412 ;
  assign _theResult___fst_exp__h207455 =
	     (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ==
	      8'd0) ?
	       8'd1 :
	       SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] ;
  assign _theResult___fst_exp__h207494 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC__q111[7:0] -
	     { 2'd0,
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 } ;
  assign _theResult___fst_exp__h207500 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112 ||
	      !_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_60_ETC___d4518) ?
	       8'd0 :
	       _theResult___fst_exp__h207494 ;
  assign _theResult___fst_exp__h207503 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___fst_exp__h207500 :
	       _theResult___fst_exp__h207455 ;
  assign _theResult___fst_exp__h208051 =
	     (_theResult___fst_exp__h207503 == 8'd255) ?
	       _theResult___fst_exp__h207503 :
	       _theResult___fst_exp__h208048 ;
  assign _theResult___fst_exp__h208060 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  _theResult___snd_fst_exp__h190234 :
		  _theResult___fst_exp__h172925) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  _theResult___snd_fst_exp__h208054 :
		  _theResult___fst_exp__h172925) ;
  assign _theResult___fst_exp__h208063 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
	       8'd0 :
	       _theResult___fst_exp__h208060 ;
  assign _theResult___fst_exp__h34767 =
	     sfdBC__h19480[105] ?
	       _theResult___fst_exp__h34789 :
	       _theResult___fst_exp__h34852 ;
  assign _theResult___fst_exp__h34770 =
	     (sfdBC__h19480[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h34767 ;
  assign _theResult___fst_exp__h34789 =
	     (din_exp__h34684 == 11'd0) ? 11'd2 : din_exp__h34684 + 11'd1 ;
  assign _theResult___fst_exp__h34804 =
	     (din_exp__h34684 == 11'd0) ? 11'd1 : din_exp__h34684 ;
  assign _theResult___fst_exp__h34843 =
	     din_exp__h34684 -
	     { 4'd0,
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 } ;
  assign _theResult___fst_exp__h34849 =
	     (!sfdBC__h19480[105] && !sfdBC__h19480[104] &&
	      !sfdBC__h19480[103] &&
	      !sfdBC__h19480[102] &&
	      !sfdBC__h19480[101] &&
	      !sfdBC__h19480[100] &&
	      !sfdBC__h19480[99] &&
	      !sfdBC__h19480[98] &&
	      !sfdBC__h19480[97] &&
	      !sfdBC__h19480[96] &&
	      !sfdBC__h19480[95] &&
	      !sfdBC__h19480[94] &&
	      !sfdBC__h19480[93] &&
	      !sfdBC__h19480[92] &&
	      !sfdBC__h19480[91] &&
	      !sfdBC__h19480[90] &&
	      !sfdBC__h19480[89] &&
	      !sfdBC__h19480[88] &&
	      !sfdBC__h19480[87] &&
	      !sfdBC__h19480[86] &&
	      !sfdBC__h19480[85] &&
	      !sfdBC__h19480[84] &&
	      !sfdBC__h19480[83] &&
	      !sfdBC__h19480[82] &&
	      !sfdBC__h19480[81] &&
	      !sfdBC__h19480[80] &&
	      !sfdBC__h19480[79] &&
	      !sfdBC__h19480[78] &&
	      !sfdBC__h19480[77] &&
	      !sfdBC__h19480[76] &&
	      !sfdBC__h19480[75] &&
	      !sfdBC__h19480[74] &&
	      !sfdBC__h19480[73] &&
	      !sfdBC__h19480[72] &&
	      !sfdBC__h19480[71] &&
	      !sfdBC__h19480[70] &&
	      !sfdBC__h19480[69] &&
	      !sfdBC__h19480[68] &&
	      !sfdBC__h19480[67] &&
	      !sfdBC__h19480[66] &&
	      !sfdBC__h19480[65] &&
	      !sfdBC__h19480[64] &&
	      !sfdBC__h19480[63] &&
	      !sfdBC__h19480[62] &&
	      !sfdBC__h19480[61] &&
	      !sfdBC__h19480[60] &&
	      !sfdBC__h19480[59] &&
	      !sfdBC__h19480[58] &&
	      !sfdBC__h19480[57] &&
	      !sfdBC__h19480[56] &&
	      !sfdBC__h19480[55] &&
	      !sfdBC__h19480[54] &&
	      !sfdBC__h19480[53] &&
	      !sfdBC__h19480[52] &&
	      !sfdBC__h19480[51] &&
	      !sfdBC__h19480[50] &&
	      !sfdBC__h19480[49] &&
	      !sfdBC__h19480[48] &&
	      !sfdBC__h19480[47] &&
	      !sfdBC__h19480[46] &&
	      !sfdBC__h19480[45] &&
	      !sfdBC__h19480[44] &&
	      !sfdBC__h19480[43] &&
	      !sfdBC__h19480[42] &&
	      !sfdBC__h19480[41] &&
	      !sfdBC__h19480[40] &&
	      !sfdBC__h19480[39] &&
	      !sfdBC__h19480[38] &&
	      !sfdBC__h19480[37] &&
	      !sfdBC__h19480[36] &&
	      !sfdBC__h19480[35] &&
	      !sfdBC__h19480[34] &&
	      !sfdBC__h19480[33] &&
	      !sfdBC__h19480[32] &&
	      !sfdBC__h19480[31] &&
	      !sfdBC__h19480[30] &&
	      !sfdBC__h19480[29] &&
	      !sfdBC__h19480[28] &&
	      !sfdBC__h19480[27] &&
	      !sfdBC__h19480[26] &&
	      !sfdBC__h19480[25] &&
	      !sfdBC__h19480[24] &&
	      !sfdBC__h19480[23] &&
	      !sfdBC__h19480[22] &&
	      !sfdBC__h19480[21] &&
	      !sfdBC__h19480[20] &&
	      !sfdBC__h19480[19] &&
	      !sfdBC__h19480[18] &&
	      !sfdBC__h19480[17] &&
	      !sfdBC__h19480[16] &&
	      !sfdBC__h19480[15] &&
	      !sfdBC__h19480[14] &&
	      !sfdBC__h19480[13] &&
	      !sfdBC__h19480[12] &&
	      !sfdBC__h19480[11] &&
	      !sfdBC__h19480[10] &&
	      !sfdBC__h19480[9] &&
	      !sfdBC__h19480[8] &&
	      !sfdBC__h19480[7] &&
	      !sfdBC__h19480[6] &&
	      !sfdBC__h19480[5] &&
	      !sfdBC__h19480[4] &&
	      !sfdBC__h19480[3] &&
	      !sfdBC__h19480[2] &&
	      !sfdBC__h19480[1] &&
	      !sfdBC__h19480[0] ||
	      !_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d664) ?
	       11'd0 :
	       _theResult___fst_exp__h34843 ;
  assign _theResult___fst_exp__h34852 =
	     (!sfdBC__h19480[105] && sfdBC__h19480[104]) ?
	       _theResult___fst_exp__h34804 :
	       _theResult___fst_exp__h34849 ;
  assign _theResult___fst_exp__h45204 =
	     sfd__h36948[56] ?
	       _theResult___fst_exp__h45226 :
	       _theResult___fst_exp__h45289 ;
  assign _theResult___fst_exp__h45207 =
	     (sfd__h36948[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h45204 ;
  assign _theResult___fst_exp__h45226 =
	     (value__h45135[10:0] == 11'd0) ?
	       11'd2 :
	       value__h45135[10:0] + 11'd1 ;
  assign _theResult___fst_exp__h45241 =
	     (value__h45135[10:0] == 11'd0) ? 11'd1 : value__h45135[10:0] ;
  assign _theResult___fst_exp__h45280 =
	     value__h45135[10:0] -
	     { 5'd0,
	       IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 } ;
  assign _theResult___fst_exp__h45286 =
	     (!sfd__h36948[56] && !sfd__h36948[55] && !sfd__h36948[54] &&
	      !sfd__h36948[53] &&
	      !sfd__h36948[52] &&
	      !sfd__h36948[51] &&
	      !sfd__h36948[50] &&
	      !sfd__h36948[49] &&
	      !sfd__h36948[48] &&
	      !sfd__h36948[47] &&
	      !sfd__h36948[46] &&
	      !sfd__h36948[45] &&
	      !sfd__h36948[44] &&
	      !sfd__h36948[43] &&
	      !sfd__h36948[42] &&
	      !sfd__h36948[41] &&
	      !sfd__h36948[40] &&
	      !sfd__h36948[39] &&
	      !sfd__h36948[38] &&
	      !sfd__h36948[37] &&
	      !sfd__h36948[36] &&
	      !sfd__h36948[35] &&
	      !sfd__h36948[34] &&
	      !sfd__h36948[33] &&
	      !sfd__h36948[32] &&
	      !sfd__h36948[31] &&
	      !sfd__h36948[30] &&
	      !sfd__h36948[29] &&
	      !sfd__h36948[28] &&
	      !sfd__h36948[27] &&
	      !sfd__h36948[26] &&
	      !sfd__h36948[25] &&
	      !sfd__h36948[24] &&
	      !sfd__h36948[23] &&
	      !sfd__h36948[22] &&
	      !sfd__h36948[21] &&
	      !sfd__h36948[20] &&
	      !sfd__h36948[19] &&
	      !sfd__h36948[18] &&
	      !sfd__h36948[17] &&
	      !sfd__h36948[16] &&
	      !sfd__h36948[15] &&
	      !sfd__h36948[14] &&
	      !sfd__h36948[13] &&
	      !sfd__h36948[12] &&
	      !sfd__h36948[11] &&
	      !sfd__h36948[10] &&
	      !sfd__h36948[9] &&
	      !sfd__h36948[8] &&
	      !sfd__h36948[7] &&
	      !sfd__h36948[6] &&
	      !sfd__h36948[5] &&
	      !sfd__h36948[4] &&
	      !sfd__h36948[3] &&
	      !sfd__h36948[2] &&
	      !sfd__h36948[1] &&
	      !sfd__h36948[0] ||
	      !_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_BI_ETC___d1105) ?
	       11'd0 :
	       _theResult___fst_exp__h45280 ;
  assign _theResult___fst_exp__h45289 =
	     (!sfd__h36948[56] && sfd__h36948[55]) ?
	       _theResult___fst_exp__h45241 :
	       _theResult___fst_exp__h45286 ;
  assign _theResult___fst_exp__h66955 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ;
  assign _theResult___fst_exp__h66961 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1464) ?
	       11'd0 :
	       _theResult___fst_exp__h66955 ;
  assign _theResult___fst_exp__h66964 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h66961 :
	       11'd897 ;
  assign _theResult___fst_exp__h67690 =
	     (_theResult___fst_exp__h66964 == 11'd2047) ?
	       _theResult___fst_exp__h66964 :
	       _theResult___fst_exp__h67687 ;
  assign _theResult___fst_exp__h76480 =
	     _theResult____h68242[56] ? 11'd2 : _theResult___fst_exp__h76554 ;
  assign _theResult___fst_exp__h76545 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 } ;
  assign _theResult___fst_exp__h76551 =
	     (!_theResult____h68242[56] && !_theResult____h68242[55] &&
	      !_theResult____h68242[54] &&
	      !_theResult____h68242[53] &&
	      !_theResult____h68242[52] &&
	      !_theResult____h68242[51] &&
	      !_theResult____h68242[50] &&
	      !_theResult____h68242[49] &&
	      !_theResult____h68242[48] &&
	      !_theResult____h68242[47] &&
	      !_theResult____h68242[46] &&
	      !_theResult____h68242[45] &&
	      !_theResult____h68242[44] &&
	      !_theResult____h68242[43] &&
	      !_theResult____h68242[42] &&
	      !_theResult____h68242[41] &&
	      !_theResult____h68242[40] &&
	      !_theResult____h68242[39] &&
	      !_theResult____h68242[38] &&
	      !_theResult____h68242[37] &&
	      !_theResult____h68242[36] &&
	      !_theResult____h68242[35] &&
	      !_theResult____h68242[34] &&
	      !_theResult____h68242[33] &&
	      !_theResult____h68242[32] &&
	      !_theResult____h68242[31] &&
	      !_theResult____h68242[30] &&
	      !_theResult____h68242[29] &&
	      !_theResult____h68242[28] &&
	      !_theResult____h68242[27] &&
	      !_theResult____h68242[26] &&
	      !_theResult____h68242[25] &&
	      !_theResult____h68242[24] &&
	      !_theResult____h68242[23] &&
	      !_theResult____h68242[22] &&
	      !_theResult____h68242[21] &&
	      !_theResult____h68242[20] &&
	      !_theResult____h68242[19] &&
	      !_theResult____h68242[18] &&
	      !_theResult____h68242[17] &&
	      !_theResult____h68242[16] &&
	      !_theResult____h68242[15] &&
	      !_theResult____h68242[14] &&
	      !_theResult____h68242[13] &&
	      !_theResult____h68242[12] &&
	      !_theResult____h68242[11] &&
	      !_theResult____h68242[10] &&
	      !_theResult____h68242[9] &&
	      !_theResult____h68242[8] &&
	      !_theResult____h68242[7] &&
	      !_theResult____h68242[6] &&
	      !_theResult____h68242[5] &&
	      !_theResult____h68242[4] &&
	      !_theResult____h68242[3] &&
	      !_theResult____h68242[2] &&
	      !_theResult____h68242[1] &&
	      !_theResult____h68242[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__28_ETC___d1765) ?
	       11'd0 :
	       _theResult___fst_exp__h76545 ;
  assign _theResult___fst_exp__h76554 =
	     (!_theResult____h68242[56] && _theResult____h68242[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h76551 ;
  assign _theResult___fst_exp__h77280 =
	     (_theResult___fst_exp__h76480 == 11'd2047) ?
	       _theResult___fst_exp__h76480 :
	       _theResult___fst_exp__h77277 ;
  assign _theResult___fst_exp__h85233 =
	     (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] ;
  assign _theResult___fst_exp__h85272 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC__q16[10:0] -
	     { 5'd0,
	       IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 } ;
  assign _theResult___fst_exp__h85278 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435 ||
	      !_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_160_3_ETC___d1815) ?
	       11'd0 :
	       _theResult___fst_exp__h85272 ;
  assign _theResult___fst_exp__h85281 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h85278 :
	       _theResult___fst_exp__h85233 ;
  assign _theResult___fst_exp__h86032 =
	     (_theResult___fst_exp__h85281 == 11'd2047) ?
	       _theResult___fst_exp__h85281 :
	       _theResult___fst_exp__h86029 ;
  assign _theResult___fst_exp__h86041 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  _theResult___snd_fst_exp__h67693 :
		  _theResult___fst_exp__h51919) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  _theResult___snd_fst_exp__h86035 :
		  _theResult___fst_exp__h51919) ;
  assign _theResult___fst_exp__h86044 =
	     (iFifo$D_OUT[167:160] == 8'd0 && iFifo$D_OUT[159:137] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h86041 ;
  assign _theResult___fst_sfd__h106330 =
	     (_theResult___fst_exp__h105603 == 11'd2047) ?
	       _theResult___snd__h105554[56:5] :
	       _theResult___fst_sfd__h106327 ;
  assign _theResult___fst_sfd__h115920 =
	     (_theResult___fst_exp__h115119 == 11'd2047) ?
	       sfdin__h115113[56:5] :
	       _theResult___fst_sfd__h115917 ;
  assign _theResult___fst_sfd__h124672 =
	     (_theResult___fst_exp__h123920 == 11'd2047) ?
	       _theResult___snd__h123866[56:5] :
	       _theResult___fst_sfd__h124669 ;
  assign _theResult___fst_sfd__h124681 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2875 ?
		  _theResult___snd_fst_sfd__h106333 :
		  _theResult___fst_sfd__h90561) :
	       (SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2998 ?
		  _theResult___snd_fst_sfd__h124675 :
		  _theResult___fst_sfd__h90561) ;
  assign _theResult___fst_sfd__h124687 =
	     ((iFifo$D_OUT[102:95] == 8'd255 ||
	       iFifo$D_OUT[102:95] == 8'd0) &&
	      iFifo$D_OUT[94:72] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h124681 ;
  assign _theResult___fst_sfd__h145238 =
	     (_theResult___fst_exp__h144511 == 11'd2047) ?
	       _theResult___snd__h144462[56:5] :
	       _theResult___fst_sfd__h145235 ;
  assign _theResult___fst_sfd__h154828 =
	     (_theResult___fst_exp__h154027 == 11'd2047) ?
	       sfdin__h154021[56:5] :
	       _theResult___fst_sfd__h154825 ;
  assign _theResult___fst_sfd__h163580 =
	     (_theResult___fst_exp__h162828 == 11'd2047) ?
	       _theResult___snd__h162774[56:5] :
	       _theResult___fst_sfd__h163577 ;
  assign _theResult___fst_sfd__h163589 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2100 ?
		  _theResult___snd_fst_sfd__h145241 :
		  _theResult___fst_sfd__h129469) :
	       (SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2223 ?
		  _theResult___snd_fst_sfd__h163583 :
		  _theResult___fst_sfd__h129469) ;
  assign _theResult___fst_sfd__h163595 =
	     ((iFifo$D_OUT[37:30] == 8'd255 || iFifo$D_OUT[37:30] == 8'd0) &&
	      iFifo$D_OUT[29:7] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h163589 ;
  assign _theResult___fst_sfd__h181650 =
	     (_theResult___fst_exp__h181052 == 8'd255) ?
	       sfdin__h181046[56:34] :
	       _theResult___fst_sfd__h181647 ;
  assign _theResult___fst_sfd__h190232 =
	     (_theResult___fst_exp__h189708 == 8'd255) ?
	       _theResult___snd__h189659[56:34] :
	       _theResult___fst_sfd__h190229 ;
  assign _theResult___fst_sfd__h199416 =
	     (_theResult___fst_exp__h198818 == 8'd255) ?
	       sfdin__h198812[56:34] :
	       _theResult___fst_sfd__h199413 ;
  assign _theResult___fst_sfd__h208052 =
	     (_theResult___fst_exp__h207503 == 8'd255) ?
	       _theResult___snd__h207449[56:34] :
	       _theResult___fst_sfd__h208049 ;
  assign _theResult___fst_sfd__h208061 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3717 ?
		  _theResult___snd_fst_sfd__h190235 :
		  _theResult___fst_sfd__h172926) :
	       (SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4217 ?
		  _theResult___snd_fst_sfd__h208055 :
		  _theResult___fst_sfd__h172926) ;
  assign _theResult___fst_sfd__h208067 =
	     ((fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 ||
	       fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) &&
	      fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) ?
	       23'd0 :
	       _theResult___fst_sfd__h208061 ;
  assign _theResult___fst_sfd__h396 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[182:131] :
	       52'd0 ;
  assign _theResult___fst_sfd__h67691 =
	     (_theResult___fst_exp__h66964 == 11'd2047) ?
	       _theResult___snd__h66915[56:5] :
	       _theResult___fst_sfd__h67688 ;
  assign _theResult___fst_sfd__h77281 =
	     (_theResult___fst_exp__h76480 == 11'd2047) ?
	       sfdin__h76474[56:5] :
	       _theResult___fst_sfd__h77278 ;
  assign _theResult___fst_sfd__h86033 =
	     (_theResult___fst_exp__h85281 == 11'd2047) ?
	       _theResult___snd__h85227[56:5] :
	       _theResult___fst_sfd__h86030 ;
  assign _theResult___fst_sfd__h86042 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1380 ?
		  _theResult___snd_fst_sfd__h67694 :
		  _theResult___fst_sfd__h51920) :
	       (SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1515 ?
		  _theResult___snd_fst_sfd__h86036 :
		  _theResult___fst_sfd__h51920) ;
  assign _theResult___fst_sfd__h86048 =
	     ((iFifo$D_OUT[167:160] == 8'd255 ||
	       iFifo$D_OUT[167:160] == 8'd0) &&
	      iFifo$D_OUT[159:137] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h86042 ;
  assign _theResult___sfd__h106249 =
	     sfd__h105621[53] ?
	       ((_theResult___fst_exp__h105603 == 11'd2046) ?
		  52'd0 :
		  sfd__h105621[52:1]) :
	       sfd__h105621[51:0] ;
  assign _theResult___sfd__h115839 =
	     sfd__h115211[53] ?
	       ((_theResult___fst_exp__h115119 == 11'd2046) ?
		  52'd0 :
		  sfd__h115211[52:1]) :
	       sfd__h115211[51:0] ;
  assign _theResult___sfd__h124591 =
	     sfd__h123939[53] ?
	       ((_theResult___fst_exp__h123920 == 11'd2046) ?
		  52'd0 :
		  sfd__h123939[52:1]) :
	       sfd__h123939[51:0] ;
  assign _theResult___sfd__h145157 =
	     sfd__h144529[53] ?
	       ((_theResult___fst_exp__h144511 == 11'd2046) ?
		  52'd0 :
		  sfd__h144529[52:1]) :
	       sfd__h144529[51:0] ;
  assign _theResult___sfd__h154747 =
	     sfd__h154119[53] ?
	       ((_theResult___fst_exp__h154027 == 11'd2046) ?
		  52'd0 :
		  sfd__h154119[52:1]) :
	       sfd__h154119[51:0] ;
  assign _theResult___sfd__h163499 =
	     sfd__h162847[53] ?
	       ((_theResult___fst_exp__h162828 == 11'd2046) ?
		  52'd0 :
		  sfd__h162847[52:1]) :
	       sfd__h162847[51:0] ;
  assign _theResult___sfd__h181569 =
	     sfd__h181144[24] ?
	       ((_theResult___fst_exp__h181052 == 8'd254) ?
		  23'd0 :
		  sfd__h181144[23:1]) :
	       sfd__h181144[22:0] ;
  assign _theResult___sfd__h190151 =
	     sfd__h189726[24] ?
	       ((_theResult___fst_exp__h189708 == 8'd254) ?
		  23'd0 :
		  sfd__h189726[23:1]) :
	       sfd__h189726[22:0] ;
  assign _theResult___sfd__h199335 =
	     sfd__h198910[24] ?
	       ((_theResult___fst_exp__h198818 == 8'd254) ?
		  23'd0 :
		  sfd__h198910[23:1]) :
	       sfd__h198910[22:0] ;
  assign _theResult___sfd__h207971 =
	     sfd__h207522[24] ?
	       ((_theResult___fst_exp__h207503 == 8'd254) ?
		  23'd0 :
		  sfd__h207522[23:1]) :
	       sfd__h207522[22:0] ;
  assign _theResult___sfd__h46378 =
	     sfd__h45873[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  52'd0 :
		  sfd__h45873[52:1]) :
	       sfd__h45873[51:0] ;
  assign _theResult___sfd__h67610 =
	     sfd__h66982[53] ?
	       ((_theResult___fst_exp__h66964 == 11'd2046) ?
		  52'd0 :
		  sfd__h66982[52:1]) :
	       sfd__h66982[51:0] ;
  assign _theResult___sfd__h77200 =
	     sfd__h76572[53] ?
	       ((_theResult___fst_exp__h76480 == 11'd2046) ?
		  52'd0 :
		  sfd__h76572[52:1]) :
	       sfd__h76572[51:0] ;
  assign _theResult___sfd__h85952 =
	     sfd__h85300[53] ?
	       ((_theResult___fst_exp__h85281 == 11'd2046) ?
		  52'd0 :
		  sfd__h85300[52:1]) :
	       sfd__h85300[51:0] ;
  assign _theResult___snd__h105554 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h105563 :
	       _theResult___snd__h105556 ;
  assign _theResult___snd__h105556 = { iFifo$D_OUT[94:72], 34'd0 } ;
  assign _theResult___snd__h105563 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921) ?
	       sfd__h86805 :
	       _theResult___snd__h105569 ;
  assign _theResult___snd__h105569 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q73[54:0],
	       2'd0 } ;
  assign _theResult___snd__h105592 =
	     sfd__h86805 <<
	     IF_iFifo_first__288_BITS_102_TO_95_816_EQ_0_82_ETC___d2948 ;
  assign _theResult___snd__h115130 = { _theResult____h106881[55:0], 1'd0 } ;
  assign _theResult___snd__h115141 =
	     (!_theResult____h106881[56] && _theResult____h106881[55]) ?
	       _theResult___snd__h115143 :
	       _theResult___snd__h115153 ;
  assign _theResult___snd__h115143 = { _theResult____h106881[54:0], 2'd0 } ;
  assign _theResult___snd__h115153 =
	     (!_theResult____h106881[56] && !_theResult____h106881[55] &&
	      !_theResult____h106881[54] &&
	      !_theResult____h106881[53] &&
	      !_theResult____h106881[52] &&
	      !_theResult____h106881[51] &&
	      !_theResult____h106881[50] &&
	      !_theResult____h106881[49] &&
	      !_theResult____h106881[48] &&
	      !_theResult____h106881[47] &&
	      !_theResult____h106881[46] &&
	      !_theResult____h106881[45] &&
	      !_theResult____h106881[44] &&
	      !_theResult____h106881[43] &&
	      !_theResult____h106881[42] &&
	      !_theResult____h106881[41] &&
	      !_theResult____h106881[40] &&
	      !_theResult____h106881[39] &&
	      !_theResult____h106881[38] &&
	      !_theResult____h106881[37] &&
	      !_theResult____h106881[36] &&
	      !_theResult____h106881[35] &&
	      !_theResult____h106881[34] &&
	      !_theResult____h106881[33] &&
	      !_theResult____h106881[32] &&
	      !_theResult____h106881[31] &&
	      !_theResult____h106881[30] &&
	      !_theResult____h106881[29] &&
	      !_theResult____h106881[28] &&
	      !_theResult____h106881[27] &&
	      !_theResult____h106881[26] &&
	      !_theResult____h106881[25] &&
	      !_theResult____h106881[24] &&
	      !_theResult____h106881[23] &&
	      !_theResult____h106881[22] &&
	      !_theResult____h106881[21] &&
	      !_theResult____h106881[20] &&
	      !_theResult____h106881[19] &&
	      !_theResult____h106881[18] &&
	      !_theResult____h106881[17] &&
	      !_theResult____h106881[16] &&
	      !_theResult____h106881[15] &&
	      !_theResult____h106881[14] &&
	      !_theResult____h106881[13] &&
	      !_theResult____h106881[12] &&
	      !_theResult____h106881[11] &&
	      !_theResult____h106881[10] &&
	      !_theResult____h106881[9] &&
	      !_theResult____h106881[8] &&
	      !_theResult____h106881[7] &&
	      !_theResult____h106881[6] &&
	      !_theResult____h106881[5] &&
	      !_theResult____h106881[4] &&
	      !_theResult____h106881[3] &&
	      !_theResult____h106881[2] &&
	      !_theResult____h106881[1] &&
	      !_theResult____h106881[0]) ?
	       _theResult____h106881 :
	       _theResult___snd__h115159 ;
  assign _theResult___snd__h115159 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q77[54:0],
	       2'd0 } ;
  assign _theResult___snd__h115182 =
	     _theResult____h106881 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_10_ETC___d3246 ;
  assign _theResult___snd__h123866 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h123880 :
	       _theResult___snd__h105556 ;
  assign _theResult___snd__h123880 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__288_BIT_93_828_879_AND_NOT_iF_ETC___d2921) ?
	       sfd__h86805 :
	       _theResult___snd__h123886 ;
  assign _theResult___snd__h123886 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_102_TO_95_ETC__q80[54:0],
	       2'd0 } ;
  assign _theResult___snd__h123904 =
	     sfd__h86805 <<
	     IF_SEXT_iFifo_first__288_BITS_102_TO_95_816_MI_ETC___d3297 ;
  assign _theResult___snd__h144462 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h144471 :
	       _theResult___snd__h144464 ;
  assign _theResult___snd__h144464 = { iFifo$D_OUT[29:7], 34'd0 } ;
  assign _theResult___snd__h144471 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146) ?
	       sfd__h125713 :
	       _theResult___snd__h144477 ;
  assign _theResult___snd__h144477 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q40[54:0],
	       2'd0 } ;
  assign _theResult___snd__h144500 =
	     sfd__h125713 <<
	     IF_iFifo_first__288_BITS_37_TO_30_041_EQ_0_047_ETC___d2173 ;
  assign _theResult___snd__h154038 = { _theResult____h145789[55:0], 1'd0 } ;
  assign _theResult___snd__h154049 =
	     (!_theResult____h145789[56] && _theResult____h145789[55]) ?
	       _theResult___snd__h154051 :
	       _theResult___snd__h154061 ;
  assign _theResult___snd__h154051 = { _theResult____h145789[54:0], 2'd0 } ;
  assign _theResult___snd__h154061 =
	     (!_theResult____h145789[56] && !_theResult____h145789[55] &&
	      !_theResult____h145789[54] &&
	      !_theResult____h145789[53] &&
	      !_theResult____h145789[52] &&
	      !_theResult____h145789[51] &&
	      !_theResult____h145789[50] &&
	      !_theResult____h145789[49] &&
	      !_theResult____h145789[48] &&
	      !_theResult____h145789[47] &&
	      !_theResult____h145789[46] &&
	      !_theResult____h145789[45] &&
	      !_theResult____h145789[44] &&
	      !_theResult____h145789[43] &&
	      !_theResult____h145789[42] &&
	      !_theResult____h145789[41] &&
	      !_theResult____h145789[40] &&
	      !_theResult____h145789[39] &&
	      !_theResult____h145789[38] &&
	      !_theResult____h145789[37] &&
	      !_theResult____h145789[36] &&
	      !_theResult____h145789[35] &&
	      !_theResult____h145789[34] &&
	      !_theResult____h145789[33] &&
	      !_theResult____h145789[32] &&
	      !_theResult____h145789[31] &&
	      !_theResult____h145789[30] &&
	      !_theResult____h145789[29] &&
	      !_theResult____h145789[28] &&
	      !_theResult____h145789[27] &&
	      !_theResult____h145789[26] &&
	      !_theResult____h145789[25] &&
	      !_theResult____h145789[24] &&
	      !_theResult____h145789[23] &&
	      !_theResult____h145789[22] &&
	      !_theResult____h145789[21] &&
	      !_theResult____h145789[20] &&
	      !_theResult____h145789[19] &&
	      !_theResult____h145789[18] &&
	      !_theResult____h145789[17] &&
	      !_theResult____h145789[16] &&
	      !_theResult____h145789[15] &&
	      !_theResult____h145789[14] &&
	      !_theResult____h145789[13] &&
	      !_theResult____h145789[12] &&
	      !_theResult____h145789[11] &&
	      !_theResult____h145789[10] &&
	      !_theResult____h145789[9] &&
	      !_theResult____h145789[8] &&
	      !_theResult____h145789[7] &&
	      !_theResult____h145789[6] &&
	      !_theResult____h145789[5] &&
	      !_theResult____h145789[4] &&
	      !_theResult____h145789[3] &&
	      !_theResult____h145789[2] &&
	      !_theResult____h145789[1] &&
	      !_theResult____h145789[0]) ?
	       _theResult____h145789 :
	       _theResult___snd__h154067 ;
  assign _theResult___snd__h154067 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q44[54:0],
	       2'd0 } ;
  assign _theResult___snd__h154090 =
	     _theResult____h145789 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_37_ETC___d2471 ;
  assign _theResult___snd__h162774 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h162788 :
	       _theResult___snd__h144464 ;
  assign _theResult___snd__h162788 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__288_BIT_28_053_104_AND_NOT_iF_ETC___d2146) ?
	       sfd__h125713 :
	       _theResult___snd__h162794 ;
  assign _theResult___snd__h162794 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_37_TO_30__ETC__q47[54:0],
	       2'd0 } ;
  assign _theResult___snd__h162812 =
	     sfd__h125713 <<
	     IF_SEXT_iFifo_first__288_BITS_37_TO_30_041_MIN_ETC___d2522 ;
  assign _theResult___snd__h181063 = { _theResult____h172943[55:0], 1'd0 } ;
  assign _theResult___snd__h181074 =
	     (!_theResult____h172943[56] && _theResult____h172943[55]) ?
	       _theResult___snd__h181076 :
	       _theResult___snd__h181086 ;
  assign _theResult___snd__h181076 = { _theResult____h172943[54:0], 2'd0 } ;
  assign _theResult___snd__h181086 =
	     (!_theResult____h172943[56] && !_theResult____h172943[55] &&
	      !_theResult____h172943[54] &&
	      !_theResult____h172943[53] &&
	      !_theResult____h172943[52] &&
	      !_theResult____h172943[51] &&
	      !_theResult____h172943[50] &&
	      !_theResult____h172943[49] &&
	      !_theResult____h172943[48] &&
	      !_theResult____h172943[47] &&
	      !_theResult____h172943[46] &&
	      !_theResult____h172943[45] &&
	      !_theResult____h172943[44] &&
	      !_theResult____h172943[43] &&
	      !_theResult____h172943[42] &&
	      !_theResult____h172943[41] &&
	      !_theResult____h172943[40] &&
	      !_theResult____h172943[39] &&
	      !_theResult____h172943[38] &&
	      !_theResult____h172943[37] &&
	      !_theResult____h172943[36] &&
	      !_theResult____h172943[35] &&
	      !_theResult____h172943[34] &&
	      !_theResult____h172943[33] &&
	      !_theResult____h172943[32] &&
	      !_theResult____h172943[31] &&
	      !_theResult____h172943[30] &&
	      !_theResult____h172943[29] &&
	      !_theResult____h172943[28] &&
	      !_theResult____h172943[27] &&
	      !_theResult____h172943[26] &&
	      !_theResult____h172943[25] &&
	      !_theResult____h172943[24] &&
	      !_theResult____h172943[23] &&
	      !_theResult____h172943[22] &&
	      !_theResult____h172943[21] &&
	      !_theResult____h172943[20] &&
	      !_theResult____h172943[19] &&
	      !_theResult____h172943[18] &&
	      !_theResult____h172943[17] &&
	      !_theResult____h172943[16] &&
	      !_theResult____h172943[15] &&
	      !_theResult____h172943[14] &&
	      !_theResult____h172943[13] &&
	      !_theResult____h172943[12] &&
	      !_theResult____h172943[11] &&
	      !_theResult____h172943[10] &&
	      !_theResult____h172943[9] &&
	      !_theResult____h172943[8] &&
	      !_theResult____h172943[7] &&
	      !_theResult____h172943[6] &&
	      !_theResult____h172943[5] &&
	      !_theResult____h172943[4] &&
	      !_theResult____h172943[3] &&
	      !_theResult____h172943[2] &&
	      !_theResult____h172943[1] &&
	      !_theResult____h172943[0]) ?
	       _theResult____h172943 :
	       _theResult___snd__h181092 ;
  assign _theResult___snd__h181092 =
	     { IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q106[54:0],
	       2'd0 } ;
  assign _theResult___snd__h181115 =
	     _theResult____h172943 <<
	     IF_IF_0b0_CONCAT_NOT_resWire_wget__595_BITS_67_ETC___d3952 ;
  assign _theResult___snd__h189659 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___snd__h189668 :
	       _theResult___snd__h189661 ;
  assign _theResult___snd__h189661 =
	     { fpu_madd_fResult_S9$D_OUT[56:5], 5'd0 } ;
  assign _theResult___snd__h189668 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112) ?
	       sfd__h165341 :
	       _theResult___snd__h189674 ;
  assign _theResult___snd__h189674 =
	     { IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q108[54:0],
	       2'd0 } ;
  assign _theResult___snd__h189697 =
	     sfd__h165341 <<
	     IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4167 ;
  assign _theResult___snd__h198829 = { _theResult____h190580[55:0], 1'd0 } ;
  assign _theResult___snd__h198840 =
	     (!_theResult____h190580[56] && _theResult____h190580[55]) ?
	       _theResult___snd__h198842 :
	       _theResult___snd__h198852 ;
  assign _theResult___snd__h198842 = { _theResult____h190580[54:0], 2'd0 } ;
  assign _theResult___snd__h198852 =
	     (!_theResult____h190580[56] && !_theResult____h190580[55] &&
	      !_theResult____h190580[54] &&
	      !_theResult____h190580[53] &&
	      !_theResult____h190580[52] &&
	      !_theResult____h190580[51] &&
	      !_theResult____h190580[50] &&
	      !_theResult____h190580[49] &&
	      !_theResult____h190580[48] &&
	      !_theResult____h190580[47] &&
	      !_theResult____h190580[46] &&
	      !_theResult____h190580[45] &&
	      !_theResult____h190580[44] &&
	      !_theResult____h190580[43] &&
	      !_theResult____h190580[42] &&
	      !_theResult____h190580[41] &&
	      !_theResult____h190580[40] &&
	      !_theResult____h190580[39] &&
	      !_theResult____h190580[38] &&
	      !_theResult____h190580[37] &&
	      !_theResult____h190580[36] &&
	      !_theResult____h190580[35] &&
	      !_theResult____h190580[34] &&
	      !_theResult____h190580[33] &&
	      !_theResult____h190580[32] &&
	      !_theResult____h190580[31] &&
	      !_theResult____h190580[30] &&
	      !_theResult____h190580[29] &&
	      !_theResult____h190580[28] &&
	      !_theResult____h190580[27] &&
	      !_theResult____h190580[26] &&
	      !_theResult____h190580[25] &&
	      !_theResult____h190580[24] &&
	      !_theResult____h190580[23] &&
	      !_theResult____h190580[22] &&
	      !_theResult____h190580[21] &&
	      !_theResult____h190580[20] &&
	      !_theResult____h190580[19] &&
	      !_theResult____h190580[18] &&
	      !_theResult____h190580[17] &&
	      !_theResult____h190580[16] &&
	      !_theResult____h190580[15] &&
	      !_theResult____h190580[14] &&
	      !_theResult____h190580[13] &&
	      !_theResult____h190580[12] &&
	      !_theResult____h190580[11] &&
	      !_theResult____h190580[10] &&
	      !_theResult____h190580[9] &&
	      !_theResult____h190580[8] &&
	      !_theResult____h190580[7] &&
	      !_theResult____h190580[6] &&
	      !_theResult____h190580[5] &&
	      !_theResult____h190580[4] &&
	      !_theResult____h190580[3] &&
	      !_theResult____h190580[2] &&
	      !_theResult____h190580[1] &&
	      !_theResult____h190580[0]) ?
	       _theResult____h190580 :
	       _theResult___snd__h198858 ;
  assign _theResult___snd__h198858 =
	     { IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q112[54:0],
	       2'd0 } ;
  assign _theResult___snd__h198881 =
	     _theResult____h190580 <<
	     IF_IF_3970_MINUS_SEXT_resWire_wget__595_BITS_6_ETC___d4463 ;
  assign _theResult___snd__h207449 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0) ?
	       _theResult___snd__h207463 :
	       _theResult___snd__h189661 ;
  assign _theResult___snd__h207463 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd0 &&
	      NOT_resWire_wget__595_BIT_56_611_010_AND_NOT_r_ETC___d4112) ?
	       sfd__h165341 :
	       _theResult___snd__h207469 ;
  assign _theResult___snd__h207469 =
	     { IF_0_CONCAT_IF_resWire_wget__595_BITS_67_TO_57_ETC__q115[54:0],
	       2'd0 } ;
  assign _theResult___snd__h207487 =
	     sfd__h165341 <<
	     IF_SEXT_resWire_wget__595_BITS_67_TO_57_601_MI_ETC___d4517 ;
  assign _theResult___snd__h34784 = { sfdBC__h19480[104:0], 1'd0 } ;
  assign _theResult___snd__h34798 =
	     (!sfdBC__h19480[105] && sfdBC__h19480[104]) ?
	       _theResult___snd__h34800 :
	       _theResult___snd__h34812 ;
  assign _theResult___snd__h34800 = { sfdBC__h19480[103:0], 2'd0 } ;
  assign _theResult___snd__h34812 =
	     (!sfdBC__h19480[105] && !sfdBC__h19480[104] &&
	      !sfdBC__h19480[103] &&
	      !sfdBC__h19480[102] &&
	      !sfdBC__h19480[101] &&
	      !sfdBC__h19480[100] &&
	      !sfdBC__h19480[99] &&
	      !sfdBC__h19480[98] &&
	      !sfdBC__h19480[97] &&
	      !sfdBC__h19480[96] &&
	      !sfdBC__h19480[95] &&
	      !sfdBC__h19480[94] &&
	      !sfdBC__h19480[93] &&
	      !sfdBC__h19480[92] &&
	      !sfdBC__h19480[91] &&
	      !sfdBC__h19480[90] &&
	      !sfdBC__h19480[89] &&
	      !sfdBC__h19480[88] &&
	      !sfdBC__h19480[87] &&
	      !sfdBC__h19480[86] &&
	      !sfdBC__h19480[85] &&
	      !sfdBC__h19480[84] &&
	      !sfdBC__h19480[83] &&
	      !sfdBC__h19480[82] &&
	      !sfdBC__h19480[81] &&
	      !sfdBC__h19480[80] &&
	      !sfdBC__h19480[79] &&
	      !sfdBC__h19480[78] &&
	      !sfdBC__h19480[77] &&
	      !sfdBC__h19480[76] &&
	      !sfdBC__h19480[75] &&
	      !sfdBC__h19480[74] &&
	      !sfdBC__h19480[73] &&
	      !sfdBC__h19480[72] &&
	      !sfdBC__h19480[71] &&
	      !sfdBC__h19480[70] &&
	      !sfdBC__h19480[69] &&
	      !sfdBC__h19480[68] &&
	      !sfdBC__h19480[67] &&
	      !sfdBC__h19480[66] &&
	      !sfdBC__h19480[65] &&
	      !sfdBC__h19480[64] &&
	      !sfdBC__h19480[63] &&
	      !sfdBC__h19480[62] &&
	      !sfdBC__h19480[61] &&
	      !sfdBC__h19480[60] &&
	      !sfdBC__h19480[59] &&
	      !sfdBC__h19480[58] &&
	      !sfdBC__h19480[57] &&
	      !sfdBC__h19480[56] &&
	      !sfdBC__h19480[55] &&
	      !sfdBC__h19480[54] &&
	      !sfdBC__h19480[53] &&
	      !sfdBC__h19480[52] &&
	      !sfdBC__h19480[51] &&
	      !sfdBC__h19480[50] &&
	      !sfdBC__h19480[49] &&
	      !sfdBC__h19480[48] &&
	      !sfdBC__h19480[47] &&
	      !sfdBC__h19480[46] &&
	      !sfdBC__h19480[45] &&
	      !sfdBC__h19480[44] &&
	      !sfdBC__h19480[43] &&
	      !sfdBC__h19480[42] &&
	      !sfdBC__h19480[41] &&
	      !sfdBC__h19480[40] &&
	      !sfdBC__h19480[39] &&
	      !sfdBC__h19480[38] &&
	      !sfdBC__h19480[37] &&
	      !sfdBC__h19480[36] &&
	      !sfdBC__h19480[35] &&
	      !sfdBC__h19480[34] &&
	      !sfdBC__h19480[33] &&
	      !sfdBC__h19480[32] &&
	      !sfdBC__h19480[31] &&
	      !sfdBC__h19480[30] &&
	      !sfdBC__h19480[29] &&
	      !sfdBC__h19480[28] &&
	      !sfdBC__h19480[27] &&
	      !sfdBC__h19480[26] &&
	      !sfdBC__h19480[25] &&
	      !sfdBC__h19480[24] &&
	      !sfdBC__h19480[23] &&
	      !sfdBC__h19480[22] &&
	      !sfdBC__h19480[21] &&
	      !sfdBC__h19480[20] &&
	      !sfdBC__h19480[19] &&
	      !sfdBC__h19480[18] &&
	      !sfdBC__h19480[17] &&
	      !sfdBC__h19480[16] &&
	      !sfdBC__h19480[15] &&
	      !sfdBC__h19480[14] &&
	      !sfdBC__h19480[13] &&
	      !sfdBC__h19480[12] &&
	      !sfdBC__h19480[11] &&
	      !sfdBC__h19480[10] &&
	      !sfdBC__h19480[9] &&
	      !sfdBC__h19480[8] &&
	      !sfdBC__h19480[7] &&
	      !sfdBC__h19480[6] &&
	      !sfdBC__h19480[5] &&
	      !sfdBC__h19480[4] &&
	      !sfdBC__h19480[3] &&
	      !sfdBC__h19480[2] &&
	      !sfdBC__h19480[1] &&
	      !sfdBC__h19480[0]) ?
	       sfdBC__h19480 :
	       _theResult___snd__h34818 ;
  assign _theResult___snd__h34818 =
	     { IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q4[103:0],
	       2'd0 } ;
  assign _theResult___snd__h34836 =
	     sfdBC__h19480 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d663 ;
  assign _theResult___snd__h34841 =
	     sfdBC__h19480 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d661 ;
  assign _theResult___snd__h45221 = { sfd__h36948[55:0], 1'd0 } ;
  assign _theResult___snd__h45235 =
	     (!sfd__h36948[56] && sfd__h36948[55]) ?
	       _theResult___snd__h45237 :
	       _theResult___snd__h45249 ;
  assign _theResult___snd__h45237 = { sfd__h36948[54:0], 2'd0 } ;
  assign _theResult___snd__h45249 =
	     (!sfd__h36948[56] && !sfd__h36948[55] && !sfd__h36948[54] &&
	      !sfd__h36948[53] &&
	      !sfd__h36948[52] &&
	      !sfd__h36948[51] &&
	      !sfd__h36948[50] &&
	      !sfd__h36948[49] &&
	      !sfd__h36948[48] &&
	      !sfd__h36948[47] &&
	      !sfd__h36948[46] &&
	      !sfd__h36948[45] &&
	      !sfd__h36948[44] &&
	      !sfd__h36948[43] &&
	      !sfd__h36948[42] &&
	      !sfd__h36948[41] &&
	      !sfd__h36948[40] &&
	      !sfd__h36948[39] &&
	      !sfd__h36948[38] &&
	      !sfd__h36948[37] &&
	      !sfd__h36948[36] &&
	      !sfd__h36948[35] &&
	      !sfd__h36948[34] &&
	      !sfd__h36948[33] &&
	      !sfd__h36948[32] &&
	      !sfd__h36948[31] &&
	      !sfd__h36948[30] &&
	      !sfd__h36948[29] &&
	      !sfd__h36948[28] &&
	      !sfd__h36948[27] &&
	      !sfd__h36948[26] &&
	      !sfd__h36948[25] &&
	      !sfd__h36948[24] &&
	      !sfd__h36948[23] &&
	      !sfd__h36948[22] &&
	      !sfd__h36948[21] &&
	      !sfd__h36948[20] &&
	      !sfd__h36948[19] &&
	      !sfd__h36948[18] &&
	      !sfd__h36948[17] &&
	      !sfd__h36948[16] &&
	      !sfd__h36948[15] &&
	      !sfd__h36948[14] &&
	      !sfd__h36948[13] &&
	      !sfd__h36948[12] &&
	      !sfd__h36948[11] &&
	      !sfd__h36948[10] &&
	      !sfd__h36948[9] &&
	      !sfd__h36948[8] &&
	      !sfd__h36948[7] &&
	      !sfd__h36948[6] &&
	      !sfd__h36948[5] &&
	      !sfd__h36948[4] &&
	      !sfd__h36948[3] &&
	      !sfd__h36948[2] &&
	      !sfd__h36948[1] &&
	      !sfd__h36948[0]) ?
	       sfd__h36948 :
	       _theResult___snd__h45255 ;
  assign _theResult___snd__h45255 =
	     { IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__52_ETC__q9[54:0],
	       2'd0 } ;
  assign _theResult___snd__h45273 =
	     sfd__h36948 <<
	     IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d1104 ;
  assign _theResult___snd__h45278 =
	     sfd__h36948 <<
	     IF_IF_fpu_madd_fState_S7_first__52_BIT_128_58__ETC___d1102 ;
  assign _theResult___snd__h66915 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h66924 :
	       _theResult___snd__h66917 ;
  assign _theResult___snd__h66917 = { iFifo$D_OUT[159:137], 34'd0 } ;
  assign _theResult___snd__h66924 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435) ?
	       sfd__h48164 :
	       _theResult___snd__h66930 ;
  assign _theResult___snd__h66930 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q13[54:0],
	       2'd0 } ;
  assign _theResult___snd__h66953 =
	     sfd__h48164 <<
	     IF_iFifo_first__288_BITS_167_TO_160_321_EQ_0_3_ETC___d1462 ;
  assign _theResult___snd__h76491 = { _theResult____h68242[55:0], 1'd0 } ;
  assign _theResult___snd__h76502 =
	     (!_theResult____h68242[56] && _theResult____h68242[55]) ?
	       _theResult___snd__h76504 :
	       _theResult___snd__h76514 ;
  assign _theResult___snd__h76504 = { _theResult____h68242[54:0], 2'd0 } ;
  assign _theResult___snd__h76514 =
	     (!_theResult____h68242[56] && !_theResult____h68242[55] &&
	      !_theResult____h68242[54] &&
	      !_theResult____h68242[53] &&
	      !_theResult____h68242[52] &&
	      !_theResult____h68242[51] &&
	      !_theResult____h68242[50] &&
	      !_theResult____h68242[49] &&
	      !_theResult____h68242[48] &&
	      !_theResult____h68242[47] &&
	      !_theResult____h68242[46] &&
	      !_theResult____h68242[45] &&
	      !_theResult____h68242[44] &&
	      !_theResult____h68242[43] &&
	      !_theResult____h68242[42] &&
	      !_theResult____h68242[41] &&
	      !_theResult____h68242[40] &&
	      !_theResult____h68242[39] &&
	      !_theResult____h68242[38] &&
	      !_theResult____h68242[37] &&
	      !_theResult____h68242[36] &&
	      !_theResult____h68242[35] &&
	      !_theResult____h68242[34] &&
	      !_theResult____h68242[33] &&
	      !_theResult____h68242[32] &&
	      !_theResult____h68242[31] &&
	      !_theResult____h68242[30] &&
	      !_theResult____h68242[29] &&
	      !_theResult____h68242[28] &&
	      !_theResult____h68242[27] &&
	      !_theResult____h68242[26] &&
	      !_theResult____h68242[25] &&
	      !_theResult____h68242[24] &&
	      !_theResult____h68242[23] &&
	      !_theResult____h68242[22] &&
	      !_theResult____h68242[21] &&
	      !_theResult____h68242[20] &&
	      !_theResult____h68242[19] &&
	      !_theResult____h68242[18] &&
	      !_theResult____h68242[17] &&
	      !_theResult____h68242[16] &&
	      !_theResult____h68242[15] &&
	      !_theResult____h68242[14] &&
	      !_theResult____h68242[13] &&
	      !_theResult____h68242[12] &&
	      !_theResult____h68242[11] &&
	      !_theResult____h68242[10] &&
	      !_theResult____h68242[9] &&
	      !_theResult____h68242[8] &&
	      !_theResult____h68242[7] &&
	      !_theResult____h68242[6] &&
	      !_theResult____h68242[5] &&
	      !_theResult____h68242[4] &&
	      !_theResult____h68242[3] &&
	      !_theResult____h68242[2] &&
	      !_theResult____h68242[1] &&
	      !_theResult____h68242[0]) ?
	       _theResult____h68242 :
	       _theResult___snd__h76520 ;
  assign _theResult___snd__h76520 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q17[54:0],
	       2'd0 } ;
  assign _theResult___snd__h76543 =
	     _theResult____h68242 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__288_BITS_16_ETC___d1763 ;
  assign _theResult___snd__h85227 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h85241 :
	       _theResult___snd__h66917 ;
  assign _theResult___snd__h85241 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__288_BIT_158_333_393_AND_NOT_i_ETC___d1435) ?
	       sfd__h48164 :
	       _theResult___snd__h85247 ;
  assign _theResult___snd__h85247 =
	     { IF_0_CONCAT_IF_iFifo_first__288_BITS_167_TO_16_ETC__q20[54:0],
	       2'd0 } ;
  assign _theResult___snd__h85265 =
	     sfd__h48164 <<
	     IF_SEXT_iFifo_first__288_BITS_167_TO_160_321_M_ETC___d1814 ;
  assign _theResult___snd_fst__h34869 =
	     { IF_sfdin4761_BIT_53_THEN_2_ELSE_0__q5[1],
	       { sfdin__h34761[52:0], 52'd0 } != 105'd0 } ;
  assign _theResult___snd_fst__h45306 =
	     { IF_sfdin5198_BIT_4_THEN_2_ELSE_0__q10[1],
	       { sfdin__h45198[3:0], 52'd0 } != 56'd0 } ;
  assign _theResult___snd_fst_exp__h106332 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       11'd0 :
	       _theResult___fst_exp__h106329 ;
  assign _theResult___snd_fst_exp__h124674 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       _theResult___fst_exp__h115919 :
	       _theResult___fst_exp__h124671 ;
  assign _theResult___snd_fst_exp__h145240 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       11'd0 :
	       _theResult___fst_exp__h145237 ;
  assign _theResult___snd_fst_exp__h163582 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       _theResult___fst_exp__h154827 :
	       _theResult___fst_exp__h163579 ;
  assign _theResult___snd_fst_exp__h190234 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       _theResult___fst_exp__h181649 :
	       _theResult___fst_exp__h190231 ;
  assign _theResult___snd_fst_exp__h208054 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _theResult___fst_exp__h199415 :
	       _theResult___fst_exp__h208051 ;
  assign _theResult___snd_fst_exp__h67693 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       11'd0 :
	       _theResult___fst_exp__h67690 ;
  assign _theResult___snd_fst_exp__h86035 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       _theResult___fst_exp__h77280 :
	       _theResult___fst_exp__h86032 ;
  assign _theResult___snd_fst_sfd__h106333 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_94_ETC___d2876 ?
	       52'd0 :
	       _theResult___fst_sfd__h106330 ;
  assign _theResult___snd_fst_sfd__h124675 =
	     SEXT_iFifo_first__288_BITS_102_TO_95_816_MINUS_ETC___d2999 ?
	       _theResult___fst_sfd__h115920 :
	       _theResult___fst_sfd__h124672 ;
  assign _theResult___snd_fst_sfd__h125663 =
	     (iFifo$D_OUT[29:7] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h125412 ;
  assign _theResult___snd_fst_sfd__h145241 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_29_ETC___d2101 ?
	       52'd0 :
	       _theResult___fst_sfd__h145238 ;
  assign _theResult___snd_fst_sfd__h163583 =
	     SEXT_iFifo_first__288_BITS_37_TO_30_041_MINUS__ETC___d2224 ?
	       _theResult___fst_sfd__h154828 :
	       _theResult___fst_sfd__h163580 ;
  assign _theResult___snd_fst_sfd__h165291 =
	     (fpu_madd_fResult_S9$D_OUT[56:34] == 23'd0) ?
	       23'd2097152 :
	       fpu_madd_fResult_S9$D_OUT[56:34] ;
  assign _theResult___snd_fst_sfd__h190235 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__595_BIT_5_ETC___d3718 ?
	       _theResult___fst_sfd__h181650 :
	       _theResult___fst_sfd__h190232 ;
  assign _theResult___snd_fst_sfd__h208055 =
	     SEXT_resWire_wget__595_BITS_67_TO_57_601_MINUS_ETC___d4218 ?
	       _theResult___fst_sfd__h199416 :
	       _theResult___fst_sfd__h208052 ;
  assign _theResult___snd_fst_sfd__h48114 =
	     (iFifo$D_OUT[159:137] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h47863 ;
  assign _theResult___snd_fst_sfd__h67694 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__288_BIT_15_ETC___d1381 ?
	       52'd0 :
	       _theResult___fst_sfd__h67691 ;
  assign _theResult___snd_fst_sfd__h86036 =
	     SEXT_iFifo_first__288_BITS_167_TO_160_321_MINU_ETC___d1516 ?
	       _theResult___fst_sfd__h77281 :
	       _theResult___fst_sfd__h86033 ;
  assign _theResult___snd_fst_sfd__h86755 =
	     (iFifo$D_OUT[94:72] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h86504 ;
  assign _theResult___snd_snd__h35192 =
	     (fpu_madd_fProd_S3$D_OUT == 106'd0) ? 2'd0 : 2'd1 ;
  assign _theResult___snd_snd_snd__h35190 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 ?
	       _theResult___snd_snd__h35192 :
	       guardBC__h19484 ;
  assign din_exp4684_MINUS_1023__q3 = din_exp__h34684 - 11'd1023 ;
  assign din_exp__h34684 =
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 ?
	       value__h34701[10:0] :
	       11'd0 ;
  assign din_inc___2_exp__h124736 = _theResult___fst_exp__h105603 + 11'd1 ;
  assign din_inc___2_exp__h124771 = _theResult___fst_exp__h115119 + 11'd1 ;
  assign din_inc___2_exp__h124797 = _theResult___fst_exp__h123920 + 11'd1 ;
  assign din_inc___2_exp__h163644 = _theResult___fst_exp__h144511 + 11'd1 ;
  assign din_inc___2_exp__h163679 = _theResult___fst_exp__h154027 + 11'd1 ;
  assign din_inc___2_exp__h163705 = _theResult___fst_exp__h162828 + 11'd1 ;
  assign din_inc___2_exp__h208089 = _theResult___fst_exp__h181052 + 8'd1 ;
  assign din_inc___2_exp__h208115 = _theResult___fst_exp__h189708 + 8'd1 ;
  assign din_inc___2_exp__h208150 = _theResult___fst_exp__h198818 + 8'd1 ;
  assign din_inc___2_exp__h208176 = _theResult___fst_exp__h207503 + 8'd1 ;
  assign din_inc___2_exp__h46462 = fpu_madd_fState_S8$D_OUT[65:55] + 11'd1 ;
  assign din_inc___2_exp__h86097 = _theResult___fst_exp__h66964 + 11'd1 ;
  assign din_inc___2_exp__h86132 = _theResult___fst_exp__h76480 + 11'd1 ;
  assign din_inc___2_exp__h86158 = _theResult___fst_exp__h85281 + 11'd1 ;
  assign exp__h208072 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047) ?
	       8'd255 :
	       _theResult___fst_exp__h208063 ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q143 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] - 11'd1023 ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q144 =
	     fpu_madd_fOperand_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d127 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_madd_fOperand_S0_first_BITS_129_TO_119_7_E_ETC___d58 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     x__h328 == 11'd0 && _theResult___fst_sfd__h396 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) &&
	     fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56 ;
  assign fpu_madd_fOperand_S0_first_BIT_195_AND_fpu_mad_ETC___d56 =
	     (fpu_madd_fOperand_S0$D_OUT[195] &&
	      fpu_madd_fOperand_S0$D_OUT[194]) ==
	     NOT_fpu_madd_fOperand_S0_first_BIT_130_2_EQ_fp_ETC___d55 ;
  assign fpu_madd_fProd_S3_first__10_SRL_IF_7170_MINUS__ETC___d213 =
	     fpu_madd_fProd_S3$D_OUT >>
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ;
  assign fpu_madd_fResult_S9D_OUT_BITS_67_TO_57_MINUS__ETC__q110 =
	     fpu_madd_fResult_S9$D_OUT[67:57] - 11'd1023 ;
  assign fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) <= 13'd5119 ;
  assign fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d205 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) < 13'd3020 ;
  assign fpu_madd_fState_S3_first__96_BITS_86_TO_82_01__ETC___d702 =
	     fpu_madd_fState_S3$D_OUT[86:82] |
	     { 2'd0,
	       sfdBC__h19480[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	       12'd1023,
	       _theResult___fst_exp__h34770 == 11'd0 &&
	       guardBC__h19484 != 2'd0,
	       sfdBC__h19480[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q7 =
	     fpu_madd_fState_S4$D_OUT[128:118] - 11'd1023 ;
  assign fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q6 =
	     fpu_madd_fState_S4$D_OUT[64:54] - 11'd1023 ;
  assign fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816 =
	     fpu_madd_fState_S5$D_OUT[56:0] >>
	     fpu_madd_fState_S5$D_OUT[126:114] ;
  assign fpu_madd_fState_S7_first__52_BITS_137_TO_133_5_ETC___d1143 =
	     fpu_madd_fState_S7$D_OUT[137:133] |
	     { 2'd0,
	       sfd__h36948[56] &&
	       IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	       12'd1023,
	       _theResult___fst_exp__h45207 == 11'd0 && guard__h36952 != 2'd0,
	       sfd__h36948[56] &&
	       IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S8_first__161_BITS_75_TO_71_23_ETC___d1244 =
	     fpu_madd_fState_S8$D_OUT[75:71] |
	     { 2'd0,
	       IF_fpu_madd_fState_S8_first__161_BITS_65_TO_55_ETC___d1212 ==
	       11'd2047 &&
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[54:3] :
		  _theResult___fst_sfd__h46456) ==
	       52'd0,
	       1'd0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd2047 &&
	       fpu_madd_fState_S8$D_OUT[2:1] != 2'b0 } ;
  assign guardBC__h19484 =
	     (sfdBC__h19480[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__96__ETC___d232 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h34869 ;
  assign guard__h106891 =
	     { IF_sfdin15113_BIT_4_THEN_2_ELSE_0__q78[1],
	       { sfdin__h115113[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h107489 = x__h107591 != 57'd0 ;
  assign guard__h115930 =
	     { IF_theResult___snd23866_BIT_4_THEN_2_ELSE_0__q81[1],
	       { _theResult___snd__h123866[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h136550 =
	     { IF_theResult___snd44462_BIT_4_THEN_2_ELSE_0__q41[1],
	       { _theResult___snd__h144462[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h145799 =
	     { IF_sfdin54021_BIT_4_THEN_2_ELSE_0__q45[1],
	       { sfdin__h154021[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h146397 = x__h146499 != 57'd0 ;
  assign guard__h154838 =
	     { IF_theResult___snd62774_BIT_4_THEN_2_ELSE_0__q48[1],
	       { _theResult___snd__h162774[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h172953 =
	     { IF_sfdin81046_BIT_33_THEN_2_ELSE_0__q107[1],
	       { sfdin__h181046[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h181660 =
	     { IF_theResult___snd89659_BIT_33_THEN_2_ELSE_0__q109[1],
	       { _theResult___snd__h189659[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h190590 =
	     { IF_sfdin98812_BIT_33_THEN_2_ELSE_0__q113[1],
	       { sfdin__h198812[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h191188 = x__h191290 != 57'd0 ;
  assign guard__h199426 =
	     { IF_theResult___snd07449_BIT_33_THEN_2_ELSE_0__q116[1],
	       { _theResult___snd__h207449[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h36193 = fpu_madd_fState_S5$D_OUT[56:0] << x__h36298 ;
  assign guard__h36952 =
	     (sfd__h36948[56] &&
	      IF_fpu_madd_fState_S7_first__52_BITS_126_TO_11_ETC___d869 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h45306 ;
  assign guard__h59003 =
	     { IF_theResult___snd6915_BIT_4_THEN_2_ELSE_0__q14[1],
	       { _theResult___snd__h66915[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h68252 =
	     { IF_sfdin6474_BIT_4_THEN_2_ELSE_0__q18[1],
	       { sfdin__h76474[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h68850 = x__h68952 != 57'd0 ;
  assign guard__h77291 =
	     { IF_theResult___snd5227_BIT_4_THEN_2_ELSE_0__q21[1],
	       { _theResult___snd__h85227[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h97642 =
	     { IF_theResult___snd05554_BIT_4_THEN_2_ELSE_0__q74[1],
	       { _theResult___snd__h105554[3:0], 52'd0 } != 56'd0 } ;
  assign iFifoD_OUT_BITS_102_TO_95_MINUS_127__q75 =
	     iFifo$D_OUT[102:95] - 8'd127 ;
  assign iFifoD_OUT_BITS_167_TO_160_MINUS_127__q15 =
	     iFifo$D_OUT[167:160] - 8'd127 ;
  assign iFifoD_OUT_BITS_37_TO_30_MINUS_127__q42 =
	     iFifo$D_OUT[37:30] - 8'd127 ;
  assign out___1_sfd__h125412 = { iFifo$D_OUT[29:7], 29'd0 } ;
  assign out___1_sfd__h47863 = { iFifo$D_OUT[159:137], 29'd0 } ;
  assign out___1_sfd__h86504 = { iFifo$D_OUT[94:72], 29'd0 } ;
  assign out_exp__h106251 =
	     _theResult___snd__h105554[5] ?
	       _theResult___exp__h106248 :
	       _theResult___fst_exp__h105603 ;
  assign out_exp__h115841 =
	     sfdin__h115113[5] ?
	       _theResult___exp__h115838 :
	       _theResult___fst_exp__h115119 ;
  assign out_exp__h124593 =
	     _theResult___snd__h123866[5] ?
	       _theResult___exp__h124590 :
	       _theResult___fst_exp__h123920 ;
  assign out_exp__h145159 =
	     _theResult___snd__h144462[5] ?
	       _theResult___exp__h145156 :
	       _theResult___fst_exp__h144511 ;
  assign out_exp__h154749 =
	     sfdin__h154021[5] ?
	       _theResult___exp__h154746 :
	       _theResult___fst_exp__h154027 ;
  assign out_exp__h163501 =
	     _theResult___snd__h162774[5] ?
	       _theResult___exp__h163498 :
	       _theResult___fst_exp__h162828 ;
  assign out_exp__h181571 =
	     sfdin__h181046[34] ?
	       _theResult___exp__h181568 :
	       _theResult___fst_exp__h181052 ;
  assign out_exp__h190153 =
	     _theResult___snd__h189659[34] ?
	       _theResult___exp__h190150 :
	       _theResult___fst_exp__h189708 ;
  assign out_exp__h199337 =
	     sfdin__h198812[34] ?
	       _theResult___exp__h199334 :
	       _theResult___fst_exp__h198818 ;
  assign out_exp__h207973 =
	     _theResult___snd__h207449[34] ?
	       _theResult___exp__h207970 :
	       _theResult___fst_exp__h207503 ;
  assign out_exp__h46380 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___exp__h46377 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign out_exp__h67612 =
	     _theResult___snd__h66915[5] ?
	       _theResult___exp__h67609 :
	       _theResult___fst_exp__h66964 ;
  assign out_exp__h77202 =
	     sfdin__h76474[5] ?
	       _theResult___exp__h77199 :
	       _theResult___fst_exp__h76480 ;
  assign out_exp__h85954 =
	     _theResult___snd__h85227[5] ?
	       _theResult___exp__h85951 :
	       _theResult___fst_exp__h85281 ;
  assign out_sfd__h106252 =
	     _theResult___snd__h105554[5] ?
	       _theResult___sfd__h106249 :
	       _theResult___snd__h105554[56:5] ;
  assign out_sfd__h115842 =
	     sfdin__h115113[5] ?
	       _theResult___sfd__h115839 :
	       sfdin__h115113[56:5] ;
  assign out_sfd__h124594 =
	     _theResult___snd__h123866[5] ?
	       _theResult___sfd__h124591 :
	       _theResult___snd__h123866[56:5] ;
  assign out_sfd__h145160 =
	     _theResult___snd__h144462[5] ?
	       _theResult___sfd__h145157 :
	       _theResult___snd__h144462[56:5] ;
  assign out_sfd__h154750 =
	     sfdin__h154021[5] ?
	       _theResult___sfd__h154747 :
	       sfdin__h154021[56:5] ;
  assign out_sfd__h163502 =
	     _theResult___snd__h162774[5] ?
	       _theResult___sfd__h163499 :
	       _theResult___snd__h162774[56:5] ;
  assign out_sfd__h181572 =
	     sfdin__h181046[34] ?
	       _theResult___sfd__h181569 :
	       sfdin__h181046[56:34] ;
  assign out_sfd__h190154 =
	     _theResult___snd__h189659[34] ?
	       _theResult___sfd__h190151 :
	       _theResult___snd__h189659[56:34] ;
  assign out_sfd__h199338 =
	     sfdin__h198812[34] ?
	       _theResult___sfd__h199335 :
	       sfdin__h198812[56:34] ;
  assign out_sfd__h207974 =
	     _theResult___snd__h207449[34] ?
	       _theResult___sfd__h207971 :
	       _theResult___snd__h207449[56:34] ;
  assign out_sfd__h46381 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___sfd__h46378 :
	       fpu_madd_fState_S8$D_OUT[54:3] ;
  assign out_sfd__h67613 =
	     _theResult___snd__h66915[5] ?
	       _theResult___sfd__h67610 :
	       _theResult___snd__h66915[56:5] ;
  assign out_sfd__h77203 =
	     sfdin__h76474[5] ?
	       _theResult___sfd__h77200 :
	       sfdin__h76474[56:5] ;
  assign out_sfd__h85955 =
	     _theResult___snd__h85227[5] ?
	       _theResult___sfd__h85952 :
	       _theResult___snd__h85227[56:5] ;
  assign resWire_wget__595_BITS_4_TO_0_843_OR_NOT_resWi_ETC___d4953 =
	     fpu_madd_fResult_S9$D_OUT[4:0] |
	     { (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4894,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4905,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4921,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4934,
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] == 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd2047 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       (fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0 ||
		fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) &&
	       IF_resWire_wget__595_BITS_67_TO_57_601_EQ_0_60_ETC___d4947 } ;
  assign result__h107494 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_102_TO_95_ETC___d3004[0] |
	       guard__h107489 } ;
  assign result__h146402 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_37_TO_30__ETC___d2229[0] |
	       guard__h146397 } ;
  assign result__h191193 =
	     { _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223[56:1],
	       _0b0_CONCAT_NOT_resWire_wget__595_BITS_67_TO_57_ETC___d4223[0] |
	       guard__h191188 } ;
  assign result__h36198 =
	     { fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816[56:1],
	       fpu_madd_fState_S5_first__02_BITS_56_TO_0_11_S_ETC___d816[0] |
	       guard__h36193 != 57'd0 } ;
  assign result__h68855 =
	     { _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__288_BITS_167_TO_16_ETC___d1521[0] |
	       guard__h68850 } ;
  assign rmdFifo_i_notFull__287_AND_IF_iFifo_first__288_ETC___d1306 =
	     rmdFifo$FULL_N &&
	     CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 ;
  assign sfdA__h35400 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[117:66],
	       3'b0 } ;
  assign sfdBC__h19480 =
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d209 ?
	       fpu_madd_fProd_S3$D_OUT :
	       _theResult___fst__h20645 ;
  assign sfdBC__h35401 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[53:0],
	       1'b0 } ;
  assign sfd__h105621 =
	     { 1'b0,
	       _theResult___fst_exp__h105603 != 11'd0,
	       _theResult___snd__h105554[56:5] } +
	     54'd1 ;
  assign sfd__h115211 =
	     { 1'b0,
	       _theResult___fst_exp__h115119 != 11'd0,
	       sfdin__h115113[56:5] } +
	     54'd1 ;
  assign sfd__h123939 =
	     { 1'b0,
	       _theResult___fst_exp__h123920 != 11'd0,
	       _theResult___snd__h123866[56:5] } +
	     54'd1 ;
  assign sfd__h125713 = { value__h130098, 32'd0 } ;
  assign sfd__h144529 =
	     { 1'b0,
	       _theResult___fst_exp__h144511 != 11'd0,
	       _theResult___snd__h144462[56:5] } +
	     54'd1 ;
  assign sfd__h154119 =
	     { 1'b0,
	       _theResult___fst_exp__h154027 != 11'd0,
	       sfdin__h154021[56:5] } +
	     54'd1 ;
  assign sfd__h162847 =
	     { 1'b0,
	       _theResult___fst_exp__h162828 != 11'd0,
	       _theResult___snd__h162774[56:5] } +
	     54'd1 ;
  assign sfd__h165341 = { value__h173563, 3'd0 } ;
  assign sfd__h181144 =
	     { 1'b0,
	       _theResult___fst_exp__h181052 != 8'd0,
	       sfdin__h181046[56:34] } +
	     25'd1 ;
  assign sfd__h189726 =
	     { 1'b0,
	       _theResult___fst_exp__h189708 != 8'd0,
	       _theResult___snd__h189659[56:34] } +
	     25'd1 ;
  assign sfd__h198910 =
	     { 1'b0,
	       _theResult___fst_exp__h198818 != 8'd0,
	       sfdin__h198812[56:34] } +
	     25'd1 ;
  assign sfd__h207522 =
	     { 1'b0,
	       _theResult___fst_exp__h207503 != 8'd0,
	       _theResult___snd__h207449[56:34] } +
	     25'd1 ;
  assign sfd__h208073 =
	     (fpu_madd_fResult_S9$D_OUT[67:57] == 11'd2047 &&
	      fpu_madd_fResult_S9$D_OUT[56:5] != 52'd0) ?
	       _theResult___snd_fst_sfd__h165291 :
	       _theResult___fst_sfd__h208067 ;
  assign sfd__h3208 = { 1'd1, _theResult___fst_sfd__h396[50:0] } ;
  assign sfd__h3211 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[117:67] } ;
  assign sfd__h3214 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[53:3] } ;
  assign sfd__h36948 =
	     fpu_madd_fState_S7$D_OUT[128] ?
	       fpu_madd_fState_S7$D_OUT[56:0] :
	       fpu_madd_fState_S7$D_OUT[113:57] ;
  assign sfd__h45873 =
	     { 1'b0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd0,
	       fpu_madd_fState_S8$D_OUT[54:3] } +
	     54'd1 ;
  assign sfd__h48164 = { value__h52551, 32'd0 } ;
  assign sfd__h66982 =
	     { 1'b0,
	       _theResult___fst_exp__h66964 != 11'd0,
	       _theResult___snd__h66915[56:5] } +
	     54'd1 ;
  assign sfd__h76572 =
	     { 1'b0,
	       _theResult___fst_exp__h76480 != 11'd0,
	       sfdin__h76474[56:5] } +
	     54'd1 ;
  assign sfd__h85300 =
	     { 1'b0,
	       _theResult___fst_exp__h85281 != 11'd0,
	       _theResult___snd__h85227[56:5] } +
	     54'd1 ;
  assign sfd__h86805 = { value__h91190, 32'd0 } ;
  assign sfdin__h115113 =
	     _theResult____h106881[56] ?
	       _theResult___snd__h115130 :
	       _theResult___snd__h115141 ;
  assign sfdin__h154021 =
	     _theResult____h145789[56] ?
	       _theResult___snd__h154038 :
	       _theResult___snd__h154049 ;
  assign sfdin__h181046 =
	     _theResult____h172943[56] ?
	       _theResult___snd__h181063 :
	       _theResult___snd__h181074 ;
  assign sfdin__h198812 =
	     _theResult____h190580[56] ?
	       _theResult___snd__h198829 :
	       _theResult___snd__h198840 ;
  assign sfdin__h34761 =
	     sfdBC__h19480[105] ?
	       _theResult___snd__h34784 :
	       _theResult___snd__h34798 ;
  assign sfdin__h45198 =
	     sfd__h36948[56] ?
	       _theResult___snd__h45221 :
	       _theResult___snd__h45235 ;
  assign sfdin__h76474 =
	     _theResult____h68242[56] ?
	       _theResult___snd__h76491 :
	       _theResult___snd__h76502 ;
  assign sfdlsb__h20643 = x__h20714 != 106'd0 ;
  assign value5135_BITS_10_TO_0_MINUS_1023__q8 =
	     value__h45135[10:0] - 11'd1023 ;
  assign value__h130098 =
	     { 1'b0, iFifo$D_OUT[37:30] != 8'd0, iFifo$D_OUT[29:7] } ;
  assign value__h173563 =
	     { 1'b0,
	       fpu_madd_fResult_S9$D_OUT[67:57] != 11'd0,
	       fpu_madd_fResult_S9$D_OUT[56:5] } ;
  assign value__h34701 = fpu_madd_fState_S3$D_OUT[12:0] + 13'd1023 ;
  assign value__h45135 = fpu_madd_fState_S7$D_OUT[126:114] + 13'd1023 ;
  assign value__h52551 =
	     { 1'b0, iFifo$D_OUT[167:160] != 8'd0, iFifo$D_OUT[159:137] } ;
  assign value__h91190 =
	     { 1'b0, iFifo$D_OUT[102:95] != 8'd0, iFifo$D_OUT[94:72] } ;
  assign x__h107591 = sfd__h86805 << x__h107624 ;
  assign x__h107624 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_102_TO_9_ETC___d3000 ;
  assign x__h146499 = sfd__h125713 << x__h146532 ;
  assign x__h146532 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_37_TO_30_ETC___d2225 ;
  assign x__h18060 =
	     { fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[118:67] } ;
  assign x__h18072 =
	     { fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[54:3] } ;
  assign x__h191290 = sfd__h165341 << x__h191323 ;
  assign x__h191323 =
	     12'd57 -
	     _3970_MINUS_SEXT_resWire_wget__595_BITS_67_TO_5_ETC___d4219 ;
  assign x__h20714 = fpu_madd_fProd_S3$D_OUT << x__h20747 ;
  assign x__h20747 =
	     13'd106 -
	     _7170_MINUS_fpu_madd_fState_S3_first__96_BITS_1_ETC___d208 ;
  assign x__h328 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:183] :
	       11'd0 ;
  assign x__h35229 =
	     fpu_madd_fState_S3_first__96_BITS_12_TO_0_02_S_ETC___d203 ?
	       _theResult___snd_snd_snd__h35190 :
	       2'd3 ;
  assign x__h35764 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } :
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } } ;
  assign x__h35768 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__48_BIT_130_54_59_ETC___d785 ?
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } :
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } } ;
  assign x__h36184 =
	     fpu_madd_fState_S5$D_OUT[215] ?
	       fpu_madd_fState_S5$D_OUT[56:0] :
	       (((fpu_madd_fState_S5$D_OUT[126:114] ^ 13'h1000) < 13'd4153) ?
		  result__h36198 :
		  ((fpu_madd_fState_S5$D_OUT[56:0] == 57'd0) ?
		     fpu_madd_fState_S5$D_OUT[56:0] :
		     57'd1)) ;
  assign x__h36298 = 13'd57 - fpu_madd_fState_S5$D_OUT[126:114] ;
  assign x__h36700 =
	     fpu_madd_fState_S6$D_OUT[113:57] +
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h36710 =
	     fpu_madd_fState_S6$D_OUT[113:57] -
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h45593 = fpu_madd_fState_S7$D_OUT[202] ? 2'd0 : guard__h36952 ;
  assign x__h68952 = sfd__h48164 << x__h68985 ;
  assign x__h68985 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__288_BITS_167_TO_1_ETC___d1517 ;
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_exp__h172925 = 8'd255;
      3'd2:
	  _theResult___fst_exp__h172925 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 8'd254 : 8'd255;
      3'd3:
	  _theResult___fst_exp__h172925 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 8'd255 : 8'd254;
      3'd4: _theResult___fst_exp__h172925 = 8'd254;
      default: _theResult___fst_exp__h172925 = 8'd0;
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_sfd__h172926 = 23'd0;
      3'd2:
	  _theResult___fst_sfd__h172926 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 23'd8388607 : 23'd0;
      3'd3:
	  _theResult___fst_sfd__h172926 =
	      fpu_madd_fResult_S9$D_OUT[68] ? 23'd0 : 23'd8388607;
      3'd4: _theResult___fst_sfd__h172926 = 23'd8388607;
      default: _theResult___fst_sfd__h172926 = 23'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_sfd__h46381 or _theResult___sfd__h46378)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      out_sfd__h46381;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 =
	      _theResult___sfd__h46378;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___sfd__h46378)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 =
	      _theResult___sfd__h46378;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2 or
	  _theResult___sfd__h46378)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_sfd__h46456 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q1;
      3'd1:
	  _theResult___fst_sfd__h46456 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q2;
      3'd2:
	  _theResult___fst_sfd__h46456 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		_theResult___sfd__h46378;
      3'd3:
	  _theResult___fst_sfd__h46456 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___sfd__h46378 :
		   fpu_madd_fState_S8$D_OUT[54:3]);
      3'd4: _theResult___fst_sfd__h46456 = fpu_madd_fState_S8$D_OUT[54:3];
      default: _theResult___fst_sfd__h46456 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h51919 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h51919 =
	      iFifo$D_OUT[168] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h51919 =
	      iFifo$D_OUT[168] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h51919 = 11'd2046;
      default: _theResult___fst_exp__h51919 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h51920 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h51920 =
	      iFifo$D_OUT[168] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h51920 =
	      iFifo$D_OUT[168] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h51920 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h51920 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h90560 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h90560 =
	      iFifo$D_OUT[103] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h90560 =
	      iFifo$D_OUT[103] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h90560 = 11'd2046;
      default: _theResult___fst_exp__h90560 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h129468 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h129468 =
	      iFifo$D_OUT[38] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h129468 =
	      iFifo$D_OUT[38] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h129468 = 11'd2046;
      default: _theResult___fst_exp__h129468 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h90561 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h90561 =
	      iFifo$D_OUT[103] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h90561 =
	      iFifo$D_OUT[103] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h90561 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h90561 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h129469 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h129469 =
	      iFifo$D_OUT[38] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h129469 =
	      iFifo$D_OUT[38] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h129469 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h129469 = 52'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_exp__h46380 or _theResult___exp__h46377)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      out_exp__h46380;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 =
	      _theResult___exp__h46377;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___exp__h46377)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 =
	      _theResult___exp__h46377;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12 or
	  _theResult___exp__h46377)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_exp__h46455 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q11;
      3'd1:
	  _theResult___fst_exp__h46455 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q12;
      3'd2:
	  _theResult___fst_exp__h46455 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		_theResult___exp__h46377;
      3'd3:
	  _theResult___fst_exp__h46455 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___exp__h46377 :
		   fpu_madd_fState_S8$D_OUT[65:55]);
      3'd4: _theResult___fst_exp__h46455 = fpu_madd_fState_S8$D_OUT[65:55];
      default: _theResult___fst_exp__h46455 = 11'd0;
    endcase
  end
  always@(guard__h59003 or
	  _theResult___fst_exp__h66964 or
	  out_exp__h67612 or _theResult___exp__h67609)
  begin
    case (guard__h59003)
      2'b0, 2'b01:
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22 =
	      _theResult___fst_exp__h66964;
      2'b10:
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22 =
	      out_exp__h67612;
      2'b11:
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22 =
	      _theResult___exp__h67609;
    endcase
  end
  always@(guard__h59003 or
	  _theResult___fst_exp__h66964 or _theResult___exp__h67609)
  begin
    case (guard__h59003)
      2'b0:
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q23 =
	      _theResult___fst_exp__h66964;
      2'b01, 2'b10, 2'b11:
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q23 =
	      _theResult___exp__h67609;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22 or
	  CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q23 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883 or
	  _theResult___fst_exp__h66964)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h67687 =
	      CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q22;
      3'd1:
	  _theResult___fst_exp__h67687 =
	      CASE_guard9003_0b0_theResult___fst_exp6964_0b1_ETC__q23;
      3'd2:
	  _theResult___fst_exp__h67687 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1881;
      3'd3:
	  _theResult___fst_exp__h67687 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1883;
      3'd4: _theResult___fst_exp__h67687 = _theResult___fst_exp__h66964;
      default: _theResult___fst_exp__h67687 = 11'd0;
    endcase
  end
  always@(guard__h68252 or
	  _theResult___fst_exp__h76480 or
	  out_exp__h77202 or _theResult___exp__h77199)
  begin
    case (guard__h68252)
      2'b0, 2'b01:
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24 =
	      _theResult___fst_exp__h76480;
      2'b10:
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24 =
	      out_exp__h77202;
      2'b11:
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24 =
	      _theResult___exp__h77199;
    endcase
  end
  always@(guard__h68252 or
	  _theResult___fst_exp__h76480 or _theResult___exp__h77199)
  begin
    case (guard__h68252)
      2'b0:
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q25 =
	      _theResult___fst_exp__h76480;
      2'b01, 2'b10, 2'b11:
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q25 =
	      _theResult___exp__h77199;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24 or
	  CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q25 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922 or
	  _theResult___fst_exp__h76480)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h77277 =
	      CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q24;
      3'd1:
	  _theResult___fst_exp__h77277 =
	      CASE_guard8252_0b0_theResult___fst_exp6480_0b1_ETC__q25;
      3'd2:
	  _theResult___fst_exp__h77277 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1920;
      3'd3:
	  _theResult___fst_exp__h77277 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d1922;
      3'd4: _theResult___fst_exp__h77277 = _theResult___fst_exp__h76480;
      default: _theResult___fst_exp__h77277 = 11'd0;
    endcase
  end
  always@(guard__h77291 or
	  _theResult___fst_exp__h85281 or
	  out_exp__h85954 or _theResult___exp__h85951)
  begin
    case (guard__h77291)
      2'b0, 2'b01:
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26 =
	      _theResult___fst_exp__h85281;
      2'b10:
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26 =
	      out_exp__h85954;
      2'b11:
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26 =
	      _theResult___exp__h85951;
    endcase
  end
  always@(guard__h77291 or
	  _theResult___fst_exp__h85281 or _theResult___exp__h85951)
  begin
    case (guard__h77291)
      2'b0:
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q27 =
	      _theResult___fst_exp__h85281;
      2'b01, 2'b10, 2'b11:
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q27 =
	      _theResult___exp__h85951;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26 or
	  CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q27 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953 or
	  _theResult___fst_exp__h85281)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h86029 =
	      CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q26;
      3'd1:
	  _theResult___fst_exp__h86029 =
	      CASE_guard7291_0b0_theResult___fst_exp5281_0b1_ETC__q27;
      3'd2:
	  _theResult___fst_exp__h86029 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1951;
      3'd3:
	  _theResult___fst_exp__h86029 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1953;
      3'd4: _theResult___fst_exp__h86029 = _theResult___fst_exp__h85281;
      default: _theResult___fst_exp__h86029 = 11'd0;
    endcase
  end
  always@(guard__h59003 or
	  _theResult___snd__h66915 or
	  out_sfd__h67613 or _theResult___sfd__h67610)
  begin
    case (guard__h59003)
      2'b0, 2'b01:
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28 =
	      _theResult___snd__h66915[56:5];
      2'b10:
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28 =
	      out_sfd__h67613;
      2'b11:
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28 =
	      _theResult___sfd__h67610;
    endcase
  end
  always@(guard__h59003 or
	  _theResult___snd__h66915 or _theResult___sfd__h67610)
  begin
    case (guard__h59003)
      2'b0:
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q29 =
	      _theResult___snd__h66915[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q29 =
	      _theResult___sfd__h67610;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28 or
	  CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q29 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979 or
	  _theResult___snd__h66915)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h67688 =
	      CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q28;
      3'd1:
	  _theResult___fst_sfd__h67688 =
	      CASE_guard9003_0b0_theResult___snd6915_BITS_56_ETC__q29;
      3'd2:
	  _theResult___fst_sfd__h67688 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1977;
      3'd3:
	  _theResult___fst_sfd__h67688 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d1979;
      3'd4: _theResult___fst_sfd__h67688 = _theResult___snd__h66915[56:5];
      default: _theResult___fst_sfd__h67688 = 52'd0;
    endcase
  end
  always@(guard__h68252 or
	  sfdin__h76474 or out_sfd__h77203 or _theResult___sfd__h77200)
  begin
    case (guard__h68252)
      2'b0, 2'b01:
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30 =
	      sfdin__h76474[56:5];
      2'b10:
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30 =
	      out_sfd__h77203;
      2'b11:
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30 =
	      _theResult___sfd__h77200;
    endcase
  end
  always@(guard__h68252 or sfdin__h76474 or _theResult___sfd__h77200)
  begin
    case (guard__h68252)
      2'b0:
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q31 =
	      sfdin__h76474[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q31 =
	      _theResult___sfd__h77200;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30 or
	  CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q31 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006 or
	  sfdin__h76474)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h77278 =
	      CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q30;
      3'd1:
	  _theResult___fst_sfd__h77278 =
	      CASE_guard8252_0b0_sfdin6474_BITS_56_TO_5_0b1__ETC__q31;
      3'd2:
	  _theResult___fst_sfd__h77278 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2004;
      3'd3:
	  _theResult___fst_sfd__h77278 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2006;
      3'd4: _theResult___fst_sfd__h77278 = sfdin__h76474[56:5];
      default: _theResult___fst_sfd__h77278 = 52'd0;
    endcase
  end
  always@(guard__h77291 or
	  _theResult___snd__h85227 or
	  out_sfd__h85955 or _theResult___sfd__h85952)
  begin
    case (guard__h77291)
      2'b0, 2'b01:
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32 =
	      _theResult___snd__h85227[56:5];
      2'b10:
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32 =
	      out_sfd__h85955;
      2'b11:
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32 =
	      _theResult___sfd__h85952;
    endcase
  end
  always@(guard__h77291 or
	  _theResult___snd__h85227 or _theResult___sfd__h85952)
  begin
    case (guard__h77291)
      2'b0:
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q33 =
	      _theResult___snd__h85227[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q33 =
	      _theResult___sfd__h85952;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32 or
	  CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q33 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023 or
	  IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025 or
	  _theResult___snd__h85227)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h86030 =
	      CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q32;
      3'd1:
	  _theResult___fst_sfd__h86030 =
	      CASE_guard7291_0b0_theResult___snd5227_BITS_56_ETC__q33;
      3'd2:
	  _theResult___fst_sfd__h86030 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2023;
      3'd3:
	  _theResult___fst_sfd__h86030 =
	      IF_IF_IF_iFifo_first__288_BITS_167_TO_160_321__ETC___d2025;
      3'd4: _theResult___fst_sfd__h86030 = _theResult___snd__h85227[56:5];
      default: _theResult___fst_sfd__h86030 = 52'd0;
    endcase
  end
  always@(guard__h59003 or iFifo$D_OUT)
  begin
    case (guard__h59003)
      2'b0, 2'b01, 2'b10:
	  CASE_guard9003_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard9003_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 =
	      guard__h59003 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard9003_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34 or
	  guard__h59003)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35 =
	      CASE_guard9003_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q34;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35 =
	      (guard__h59003 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h59003 == 2'b01 || guard__h59003 == 2'b10 ||
		 guard__h59003 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard9003__ETC__q35 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h68252 or iFifo$D_OUT)
  begin
    case (guard__h68252)
      2'b0, 2'b01, 2'b10:
	  CASE_guard8252_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard8252_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 =
	      guard__h68252 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard8252_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36 or
	  guard__h68252)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37 =
	      CASE_guard8252_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q36;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37 =
	      (guard__h68252 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h68252 == 2'b01 || guard__h68252 == 2'b10 ||
		 guard__h68252 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard8252__ETC__q37 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h77291 or iFifo$D_OUT)
  begin
    case (guard__h77291)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7291_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard7291_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 =
	      guard__h77291 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7291_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38 or
	  guard__h77291)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39 =
	      CASE_guard7291_0b0_iFifoD_OUT_BIT_168_0b1_iFi_ETC__q38;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39 =
	      (guard__h77291 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h77291 == 2'b01 || guard__h77291 == 2'b10 ||
		 guard__h77291 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7291__ETC__q39 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511 =
	      iFifo$D_OUT[168];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d1511 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h136550 or
	  _theResult___fst_exp__h144511 or
	  out_exp__h145159 or _theResult___exp__h145156)
  begin
    case (guard__h136550)
      2'b0, 2'b01:
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49 =
	      _theResult___fst_exp__h144511;
      2'b10:
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49 =
	      out_exp__h145159;
      2'b11:
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49 =
	      _theResult___exp__h145156;
    endcase
  end
  always@(guard__h136550 or
	  _theResult___fst_exp__h144511 or _theResult___exp__h145156)
  begin
    case (guard__h136550)
      2'b0:
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q50 =
	      _theResult___fst_exp__h144511;
      2'b01, 2'b10, 2'b11:
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q50 =
	      _theResult___exp__h145156;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49 or
	  CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q50 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591 or
	  _theResult___fst_exp__h144511)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h145234 =
	      CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q49;
      3'd1:
	  _theResult___fst_exp__h145234 =
	      CASE_guard36550_0b0_theResult___fst_exp44511_0_ETC__q50;
      3'd2:
	  _theResult___fst_exp__h145234 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2589;
      3'd3:
	  _theResult___fst_exp__h145234 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2591;
      3'd4: _theResult___fst_exp__h145234 = _theResult___fst_exp__h144511;
      default: _theResult___fst_exp__h145234 = 11'd0;
    endcase
  end
  always@(guard__h145799 or
	  _theResult___fst_exp__h154027 or
	  out_exp__h154749 or _theResult___exp__h154746)
  begin
    case (guard__h145799)
      2'b0, 2'b01:
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51 =
	      _theResult___fst_exp__h154027;
      2'b10:
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51 =
	      out_exp__h154749;
      2'b11:
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51 =
	      _theResult___exp__h154746;
    endcase
  end
  always@(guard__h145799 or
	  _theResult___fst_exp__h154027 or _theResult___exp__h154746)
  begin
    case (guard__h145799)
      2'b0:
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q52 =
	      _theResult___fst_exp__h154027;
      2'b01, 2'b10, 2'b11:
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q52 =
	      _theResult___exp__h154746;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51 or
	  CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q52 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629 or
	  _theResult___fst_exp__h154027)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h154824 =
	      CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q51;
      3'd1:
	  _theResult___fst_exp__h154824 =
	      CASE_guard45799_0b0_theResult___fst_exp54027_0_ETC__q52;
      3'd2:
	  _theResult___fst_exp__h154824 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2627;
      3'd3:
	  _theResult___fst_exp__h154824 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2629;
      3'd4: _theResult___fst_exp__h154824 = _theResult___fst_exp__h154027;
      default: _theResult___fst_exp__h154824 = 11'd0;
    endcase
  end
  always@(guard__h154838 or
	  _theResult___fst_exp__h162828 or
	  out_exp__h163501 or _theResult___exp__h163498)
  begin
    case (guard__h154838)
      2'b0, 2'b01:
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53 =
	      _theResult___fst_exp__h162828;
      2'b10:
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53 =
	      out_exp__h163501;
      2'b11:
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53 =
	      _theResult___exp__h163498;
    endcase
  end
  always@(guard__h154838 or
	  _theResult___fst_exp__h162828 or _theResult___exp__h163498)
  begin
    case (guard__h154838)
      2'b0:
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q54 =
	      _theResult___fst_exp__h162828;
      2'b01, 2'b10, 2'b11:
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q54 =
	      _theResult___exp__h163498;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53 or
	  CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q54 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660 or
	  _theResult___fst_exp__h162828)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h163576 =
	      CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q53;
      3'd1:
	  _theResult___fst_exp__h163576 =
	      CASE_guard54838_0b0_theResult___fst_exp62828_0_ETC__q54;
      3'd2:
	  _theResult___fst_exp__h163576 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2658;
      3'd3:
	  _theResult___fst_exp__h163576 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2660;
      3'd4: _theResult___fst_exp__h163576 = _theResult___fst_exp__h162828;
      default: _theResult___fst_exp__h163576 = 11'd0;
    endcase
  end
  always@(guard__h136550 or
	  _theResult___snd__h144462 or
	  out_sfd__h145160 or _theResult___sfd__h145157)
  begin
    case (guard__h136550)
      2'b0, 2'b01:
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55 =
	      _theResult___snd__h144462[56:5];
      2'b10:
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55 =
	      out_sfd__h145160;
      2'b11:
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55 =
	      _theResult___sfd__h145157;
    endcase
  end
  always@(guard__h136550 or
	  _theResult___snd__h144462 or _theResult___sfd__h145157)
  begin
    case (guard__h136550)
      2'b0:
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q56 =
	      _theResult___snd__h144462[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q56 =
	      _theResult___sfd__h145157;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55 or
	  CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q56 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686 or
	  _theResult___snd__h144462)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h145235 =
	      CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q55;
      3'd1:
	  _theResult___fst_sfd__h145235 =
	      CASE_guard36550_0b0_theResult___snd44462_BITS__ETC__q56;
      3'd2:
	  _theResult___fst_sfd__h145235 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2684;
      3'd3:
	  _theResult___fst_sfd__h145235 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2686;
      3'd4: _theResult___fst_sfd__h145235 = _theResult___snd__h144462[56:5];
      default: _theResult___fst_sfd__h145235 = 52'd0;
    endcase
  end
  always@(guard__h145799 or
	  sfdin__h154021 or out_sfd__h154750 or _theResult___sfd__h154747)
  begin
    case (guard__h145799)
      2'b0, 2'b01:
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57 =
	      sfdin__h154021[56:5];
      2'b10:
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57 =
	      out_sfd__h154750;
      2'b11:
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57 =
	      _theResult___sfd__h154747;
    endcase
  end
  always@(guard__h145799 or sfdin__h154021 or _theResult___sfd__h154747)
  begin
    case (guard__h145799)
      2'b0:
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q58 =
	      sfdin__h154021[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q58 =
	      _theResult___sfd__h154747;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57 or
	  CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q58 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712 or
	  sfdin__h154021)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h154825 =
	      CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q57;
      3'd1:
	  _theResult___fst_sfd__h154825 =
	      CASE_guard45799_0b0_sfdin54021_BITS_56_TO_5_0b_ETC__q58;
      3'd2:
	  _theResult___fst_sfd__h154825 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2710;
      3'd3:
	  _theResult___fst_sfd__h154825 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d2712;
      3'd4: _theResult___fst_sfd__h154825 = sfdin__h154021[56:5];
      default: _theResult___fst_sfd__h154825 = 52'd0;
    endcase
  end
  always@(guard__h154838 or
	  _theResult___snd__h162774 or
	  out_sfd__h163502 or _theResult___sfd__h163499)
  begin
    case (guard__h154838)
      2'b0, 2'b01:
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59 =
	      _theResult___snd__h162774[56:5];
      2'b10:
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59 =
	      out_sfd__h163502;
      2'b11:
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59 =
	      _theResult___sfd__h163499;
    endcase
  end
  always@(guard__h154838 or
	  _theResult___snd__h162774 or _theResult___sfd__h163499)
  begin
    case (guard__h154838)
      2'b0:
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q60 =
	      _theResult___snd__h162774[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q60 =
	      _theResult___sfd__h163499;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59 or
	  CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q60 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729 or
	  IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731 or
	  _theResult___snd__h162774)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h163577 =
	      CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q59;
      3'd1:
	  _theResult___fst_sfd__h163577 =
	      CASE_guard54838_0b0_theResult___snd62774_BITS__ETC__q60;
      3'd2:
	  _theResult___fst_sfd__h163577 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2729;
      3'd3:
	  _theResult___fst_sfd__h163577 =
	      IF_IF_IF_iFifo_first__288_BITS_37_TO_30_041_EQ_ETC___d2731;
      3'd4: _theResult___fst_sfd__h163577 = _theResult___snd__h162774[56:5];
      default: _theResult___fst_sfd__h163577 = 52'd0;
    endcase
  end
  always@(guard__h136550 or iFifo$D_OUT)
  begin
    case (guard__h136550)
      2'b0, 2'b01, 2'b10:
	  CASE_guard36550_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q61 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard36550_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q61 =
	      guard__h136550 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36550_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q61 or
	  guard__h136550)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62 =
	      CASE_guard36550_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q61;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62 =
	      (guard__h136550 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h136550 == 2'b01 || guard__h136550 == 2'b10 ||
		 guard__h136550 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q62 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219 =
	      iFifo$D_OUT[38];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2219 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h145799 or iFifo$D_OUT)
  begin
    case (guard__h145799)
      2'b0, 2'b01, 2'b10:
	  CASE_guard45799_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard45799_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 =
	      guard__h145799 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45799_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63 or
	  guard__h145799)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64 =
	      CASE_guard45799_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q63;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64 =
	      (guard__h145799 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h145799 == 2'b01 || guard__h145799 == 2'b10 ||
		 guard__h145799 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q64 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h154838 or iFifo$D_OUT)
  begin
    case (guard__h154838)
      2'b0, 2'b01, 2'b10:
	  CASE_guard54838_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard54838_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 =
	      guard__h154838 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54838_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65 or
	  guard__h154838)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66 =
	      CASE_guard54838_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q65;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66 =
	      (guard__h154838 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h154838 == 2'b01 || guard__h154838 == 2'b10 ||
		 guard__h154838 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q66 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h136550 or iFifo$D_OUT)
  begin
    case (guard__h136550)
      2'b0, 2'b01, 2'b10:
	  CASE_guard36550_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard36550_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 =
	      guard__h136550 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard36550_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67 or
	  guard__h136550)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68 =
	      CASE_guard36550_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q67;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68 =
	      (guard__h136550 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h136550 != 2'b01 && guard__h136550 != 2'b10 &&
		guard__h136550 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard36550_ETC__q68 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773 =
	      !iFifo$D_OUT[38];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2773 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h145799 or iFifo$D_OUT)
  begin
    case (guard__h145799)
      2'b0, 2'b01, 2'b10:
	  CASE_guard45799_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard45799_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 =
	      guard__h145799 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard45799_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69 or
	  guard__h145799)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70 =
	      CASE_guard45799_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q69;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70 =
	      (guard__h145799 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h145799 != 2'b01 && guard__h145799 != 2'b10 &&
		guard__h145799 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard45799_ETC__q70 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h154838 or iFifo$D_OUT)
  begin
    case (guard__h154838)
      2'b0, 2'b01, 2'b10:
	  CASE_guard54838_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard54838_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 =
	      guard__h154838 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard54838_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71 or
	  guard__h154838)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72 =
	      CASE_guard54838_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q71;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72 =
	      (guard__h154838 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h154838 != 2'b01 && guard__h154838 != 2'b10 &&
		guard__h154838 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard54838_ETC__q72 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h97642 or
	  _theResult___fst_exp__h105603 or
	  out_exp__h106251 or _theResult___exp__h106248)
  begin
    case (guard__h97642)
      2'b0, 2'b01:
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82 =
	      _theResult___fst_exp__h105603;
      2'b10:
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82 =
	      out_exp__h106251;
      2'b11:
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82 =
	      _theResult___exp__h106248;
    endcase
  end
  always@(guard__h97642 or
	  _theResult___fst_exp__h105603 or _theResult___exp__h106248)
  begin
    case (guard__h97642)
      2'b0:
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q83 =
	      _theResult___fst_exp__h105603;
      2'b01, 2'b10, 2'b11:
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q83 =
	      _theResult___exp__h106248;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82 or
	  CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q83 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366 or
	  _theResult___fst_exp__h105603)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h106326 =
	      CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q82;
      3'd1:
	  _theResult___fst_exp__h106326 =
	      CASE_guard7642_0b0_theResult___fst_exp05603_0b_ETC__q83;
      3'd2:
	  _theResult___fst_exp__h106326 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3364;
      3'd3:
	  _theResult___fst_exp__h106326 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3366;
      3'd4: _theResult___fst_exp__h106326 = _theResult___fst_exp__h105603;
      default: _theResult___fst_exp__h106326 = 11'd0;
    endcase
  end
  always@(guard__h106891 or
	  _theResult___fst_exp__h115119 or
	  out_exp__h115841 or _theResult___exp__h115838)
  begin
    case (guard__h106891)
      2'b0, 2'b01:
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84 =
	      _theResult___fst_exp__h115119;
      2'b10:
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84 =
	      out_exp__h115841;
      2'b11:
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84 =
	      _theResult___exp__h115838;
    endcase
  end
  always@(guard__h106891 or
	  _theResult___fst_exp__h115119 or _theResult___exp__h115838)
  begin
    case (guard__h106891)
      2'b0:
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q85 =
	      _theResult___fst_exp__h115119;
      2'b01, 2'b10, 2'b11:
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q85 =
	      _theResult___exp__h115838;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84 or
	  CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q85 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404 or
	  _theResult___fst_exp__h115119)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h115916 =
	      CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q84;
      3'd1:
	  _theResult___fst_exp__h115916 =
	      CASE_guard06891_0b0_theResult___fst_exp15119_0_ETC__q85;
      3'd2:
	  _theResult___fst_exp__h115916 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3402;
      3'd3:
	  _theResult___fst_exp__h115916 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3404;
      3'd4: _theResult___fst_exp__h115916 = _theResult___fst_exp__h115119;
      default: _theResult___fst_exp__h115916 = 11'd0;
    endcase
  end
  always@(guard__h115930 or
	  _theResult___fst_exp__h123920 or
	  out_exp__h124593 or _theResult___exp__h124590)
  begin
    case (guard__h115930)
      2'b0, 2'b01:
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86 =
	      _theResult___fst_exp__h123920;
      2'b10:
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86 =
	      out_exp__h124593;
      2'b11:
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86 =
	      _theResult___exp__h124590;
    endcase
  end
  always@(guard__h115930 or
	  _theResult___fst_exp__h123920 or _theResult___exp__h124590)
  begin
    case (guard__h115930)
      2'b0:
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q87 =
	      _theResult___fst_exp__h123920;
      2'b01, 2'b10, 2'b11:
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q87 =
	      _theResult___exp__h124590;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86 or
	  CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q87 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435 or
	  _theResult___fst_exp__h123920)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h124668 =
	      CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q86;
      3'd1:
	  _theResult___fst_exp__h124668 =
	      CASE_guard15930_0b0_theResult___fst_exp23920_0_ETC__q87;
      3'd2:
	  _theResult___fst_exp__h124668 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3433;
      3'd3:
	  _theResult___fst_exp__h124668 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3435;
      3'd4: _theResult___fst_exp__h124668 = _theResult___fst_exp__h123920;
      default: _theResult___fst_exp__h124668 = 11'd0;
    endcase
  end
  always@(guard__h97642 or
	  _theResult___snd__h105554 or
	  out_sfd__h106252 or _theResult___sfd__h106249)
  begin
    case (guard__h97642)
      2'b0, 2'b01:
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88 =
	      _theResult___snd__h105554[56:5];
      2'b10:
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88 =
	      out_sfd__h106252;
      2'b11:
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88 =
	      _theResult___sfd__h106249;
    endcase
  end
  always@(guard__h97642 or
	  _theResult___snd__h105554 or _theResult___sfd__h106249)
  begin
    case (guard__h97642)
      2'b0:
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q89 =
	      _theResult___snd__h105554[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q89 =
	      _theResult___sfd__h106249;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88 or
	  CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q89 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461 or
	  _theResult___snd__h105554)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h106327 =
	      CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q88;
      3'd1:
	  _theResult___fst_sfd__h106327 =
	      CASE_guard7642_0b0_theResult___snd05554_BITS_5_ETC__q89;
      3'd2:
	  _theResult___fst_sfd__h106327 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3459;
      3'd3:
	  _theResult___fst_sfd__h106327 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3461;
      3'd4: _theResult___fst_sfd__h106327 = _theResult___snd__h105554[56:5];
      default: _theResult___fst_sfd__h106327 = 52'd0;
    endcase
  end
  always@(guard__h106891 or
	  sfdin__h115113 or out_sfd__h115842 or _theResult___sfd__h115839)
  begin
    case (guard__h106891)
      2'b0, 2'b01:
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90 =
	      sfdin__h115113[56:5];
      2'b10:
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90 =
	      out_sfd__h115842;
      2'b11:
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90 =
	      _theResult___sfd__h115839;
    endcase
  end
  always@(guard__h106891 or sfdin__h115113 or _theResult___sfd__h115839)
  begin
    case (guard__h106891)
      2'b0:
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q91 =
	      sfdin__h115113[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q91 =
	      _theResult___sfd__h115839;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90 or
	  CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q91 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487 or
	  sfdin__h115113)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h115917 =
	      CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q90;
      3'd1:
	  _theResult___fst_sfd__h115917 =
	      CASE_guard06891_0b0_sfdin15113_BITS_56_TO_5_0b_ETC__q91;
      3'd2:
	  _theResult___fst_sfd__h115917 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3485;
      3'd3:
	  _theResult___fst_sfd__h115917 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__288_B_ETC___d3487;
      3'd4: _theResult___fst_sfd__h115917 = sfdin__h115113[56:5];
      default: _theResult___fst_sfd__h115917 = 52'd0;
    endcase
  end
  always@(guard__h115930 or
	  _theResult___snd__h123866 or
	  out_sfd__h124594 or _theResult___sfd__h124591)
  begin
    case (guard__h115930)
      2'b0, 2'b01:
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92 =
	      _theResult___snd__h123866[56:5];
      2'b10:
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92 =
	      out_sfd__h124594;
      2'b11:
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92 =
	      _theResult___sfd__h124591;
    endcase
  end
  always@(guard__h115930 or
	  _theResult___snd__h123866 or _theResult___sfd__h124591)
  begin
    case (guard__h115930)
      2'b0:
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q93 =
	      _theResult___snd__h123866[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q93 =
	      _theResult___sfd__h124591;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92 or
	  CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q93 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504 or
	  IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506 or
	  _theResult___snd__h123866)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h124669 =
	      CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q92;
      3'd1:
	  _theResult___fst_sfd__h124669 =
	      CASE_guard15930_0b0_theResult___snd23866_BITS__ETC__q93;
      3'd2:
	  _theResult___fst_sfd__h124669 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3504;
      3'd3:
	  _theResult___fst_sfd__h124669 =
	      IF_IF_IF_iFifo_first__288_BITS_102_TO_95_816_E_ETC___d3506;
      3'd4: _theResult___fst_sfd__h124669 = _theResult___snd__h123866[56:5];
      default: _theResult___fst_sfd__h124669 = 52'd0;
    endcase
  end
  always@(guard__h97642 or iFifo$D_OUT)
  begin
    case (guard__h97642)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7642_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard7642_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 =
	      guard__h97642 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7642_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94 or
	  guard__h97642)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95 =
	      CASE_guard7642_0b0_iFifoD_OUT_BIT_103_0b1_iFi_ETC__q94;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95 =
	      (guard__h97642 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h97642 == 2'b01 || guard__h97642 == 2'b10 ||
		 guard__h97642 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q95 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h106891 or iFifo$D_OUT)
  begin
    case (guard__h106891)
      2'b0, 2'b01, 2'b10:
	  CASE_guard06891_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard06891_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 =
	      guard__h106891 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard06891_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96 or
	  guard__h106891)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97 =
	      CASE_guard06891_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q96;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97 =
	      (guard__h106891 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h106891 == 2'b01 || guard__h106891 == 2'b10 ||
		 guard__h106891 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q97 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h115930 or iFifo$D_OUT)
  begin
    case (guard__h115930)
      2'b0, 2'b01, 2'b10:
	  CASE_guard15930_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard15930_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 =
	      guard__h115930 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard15930_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98 or
	  guard__h115930)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99 =
	      CASE_guard15930_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q98;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99 =
	      (guard__h115930 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h115930 == 2'b01 || guard__h115930 == 2'b10 ||
		 guard__h115930 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q99 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994 =
	      iFifo$D_OUT[103];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d2994 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h97642 or iFifo$D_OUT)
  begin
    case (guard__h97642)
      2'b0, 2'b01, 2'b10:
	  CASE_guard7642_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard7642_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 =
	      guard__h97642 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard7642_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100 or
	  guard__h97642)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101 =
	      CASE_guard7642_0b0_NOT_iFifoD_OUT_BIT_103_0b1_ETC__q100;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101 =
	      (guard__h97642 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h97642 != 2'b01 && guard__h97642 != 2'b10 &&
		guard__h97642 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard7642__ETC__q101 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h106891 or iFifo$D_OUT)
  begin
    case (guard__h106891)
      2'b0, 2'b01, 2'b10:
	  CASE_guard06891_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard06891_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 =
	      guard__h106891 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard06891_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102 or
	  guard__h106891)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103 =
	      CASE_guard06891_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q102;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103 =
	      (guard__h106891 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h106891 != 2'b01 && guard__h106891 != 2'b10 &&
		guard__h106891 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard06891_ETC__q103 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h115930 or iFifo$D_OUT)
  begin
    case (guard__h115930)
      2'b0, 2'b01, 2'b10:
	  CASE_guard15930_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard15930_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 =
	      guard__h115930 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard15930_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104 or
	  guard__h115930)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105 =
	      CASE_guard15930_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q104;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105 =
	      (guard__h115930 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h115930 != 2'b01 && guard__h115930 != 2'b10 &&
		guard__h115930 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard15930_ETC__q105 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539 =
	      !iFifo$D_OUT[103];
      default: IF_iFifo_first__288_BITS_6_TO_4_313_EQ_0_382_O_ETC___d3539 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h172953 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h172953)
      2'b0, 2'b01, 2'b10:
	  CASE_guard72953_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard72953_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 =
	      guard__h172953 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard72953_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117 or
	  guard__h172953)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      CASE_guard72953_0b0_fpu_madd_fResult_S9D_OUT__ETC__q117;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      (guard__h172953 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h172953 == 2'b01 || guard__h172953 == 2'b10 ||
		 guard__h172953 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4573 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181660 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h181660)
      2'b0, 2'b01, 2'b10:
	  CASE_guard81660_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard81660_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 =
	      guard__h181660 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard81660_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118 or
	  guard__h181660)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      CASE_guard81660_0b0_fpu_madd_fResult_S9D_OUT__ETC__q118;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      (guard__h181660 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h181660 == 2'b01 || guard__h181660 == 2'b10 ||
		 guard__h181660 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4582 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h172953 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h172953)
      2'b0, 2'b01, 2'b10:
	  CASE_guard72953_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard72953_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 =
	      guard__h172953 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard72953_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119 or
	  guard__h172953)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      CASE_guard72953_0b0_NOT_fpu_madd_fResult_S9D__ETC__q119;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      (guard__h172953 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h172953 != 2'b01 && guard__h172953 != 2'b10 &&
		guard__h172953 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4008 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181660 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h181660)
      2'b0, 2'b01, 2'b10:
	  CASE_guard81660_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard81660_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 =
	      guard__h181660 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard81660_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120 or
	  guard__h181660)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      CASE_guard81660_0b0_NOT_fpu_madd_fResult_S9D__ETC__q120;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      (guard__h181660 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h181660 != 2'b01 && guard__h181660 != 2'b10 &&
		guard__h181660 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4208 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h190590 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h190590)
      2'b0, 2'b01, 2'b10:
	  CASE_guard90590_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard90590_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 =
	      guard__h190590 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard90590_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121 or
	  guard__h190590)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      CASE_guard90590_0b0_fpu_madd_fResult_S9D_OUT__ETC__q121;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      (guard__h190590 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h190590 == 2'b01 || guard__h190590 == 2'b10 ||
		 guard__h190590 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4594 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h190590 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h190590)
      2'b0, 2'b01, 2'b10:
	  CASE_guard90590_0b0_NOT_fpu_madd_fResult_S9D__ETC__q122 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard90590_0b0_NOT_fpu_madd_fResult_S9D__ETC__q122 =
	      guard__h190590 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard90590_0b0_NOT_fpu_madd_fResult_S9D__ETC__q122 or
	  guard__h190590)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      CASE_guard90590_0b0_NOT_fpu_madd_fResult_S9D__ETC__q122;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      (guard__h190590 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h190590 != 2'b01 && guard__h190590 != 2'b10 &&
		guard__h190590 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_I_ETC___d4509 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h199426 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h199426)
      2'b0, 2'b01, 2'b10:
	  CASE_guard99426_0b0_fpu_madd_fResult_S9D_OUT__ETC__q123 =
	      fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard99426_0b0_fpu_madd_fResult_S9D_OUT__ETC__q123 =
	      guard__h199426 == 2'b11 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard99426_0b0_fpu_madd_fResult_S9D_OUT__ETC__q123 or
	  guard__h199426)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      CASE_guard99426_0b0_fpu_madd_fResult_S9D_OUT__ETC__q123;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      (guard__h199426 == 2'b0) ?
		fpu_madd_fResult_S9$D_OUT[68] :
		(guard__h199426 == 2'b01 || guard__h199426 == 2'b10 ||
		 guard__h199426 == 2'b11) &&
		fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4603 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h199426 or fpu_madd_fResult_S9$D_OUT)
  begin
    case (guard__h199426)
      2'b0, 2'b01, 2'b10:
	  CASE_guard99426_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      2'd3:
	  CASE_guard99426_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 =
	      guard__h199426 != 2'b11 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  fpu_madd_fResult_S9$D_OUT or
	  CASE_guard99426_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124 or
	  guard__h199426)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      CASE_guard99426_0b0_NOT_fpu_madd_fResult_S9D__ETC__q124;
      3'd1:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      (guard__h199426 == 2'b0) ?
		!fpu_madd_fResult_S9$D_OUT[68] :
		guard__h199426 != 2'b01 && guard__h199426 != 2'b10 &&
		guard__h199426 != 2'b11 ||
		!fpu_madd_fResult_S9$D_OUT[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_THEN_IF_IF_IF_r_ETC___d4558 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585 =
	      fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4585 =
		   rmdFifo$D_OUT == 3'd4 && fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(rmdFifo$D_OUT or fpu_madd_fResult_S9$D_OUT)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213 =
	      !fpu_madd_fResult_S9$D_OUT[68];
      default: IF_rmdFifo_first__963_EQ_0_964_OR_rmdFifo_firs_ETC___d4213 =
		   rmdFifo$D_OUT != 3'd4 || !fpu_madd_fResult_S9$D_OUT[68];
    endcase
  end
  always@(guard__h181660 or
	  _theResult___fst_exp__h189708 or
	  out_exp__h190153 or _theResult___exp__h190150)
  begin
    case (guard__h181660)
      2'b0, 2'b01:
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125 =
	      _theResult___fst_exp__h189708;
      2'b10:
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125 =
	      out_exp__h190153;
      2'b11:
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125 =
	      _theResult___exp__h190150;
    endcase
  end
  always@(guard__h181660 or
	  _theResult___fst_exp__h189708 or _theResult___exp__h190150)
  begin
    case (guard__h181660)
      2'b0:
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q126 =
	      _theResult___fst_exp__h189708;
      2'b01, 2'b10, 2'b11:
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q126 =
	      _theResult___exp__h190150;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125 or
	  CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q126 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666 or
	  _theResult___fst_exp__h189708)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h190228 =
	      CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q125;
      3'd1:
	  _theResult___fst_exp__h190228 =
	      CASE_guard81660_0b0_theResult___fst_exp89708_0_ETC__q126;
      3'd2:
	  _theResult___fst_exp__h190228 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4664;
      3'd3:
	  _theResult___fst_exp__h190228 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4666;
      3'd4: _theResult___fst_exp__h190228 = _theResult___fst_exp__h189708;
      default: _theResult___fst_exp__h190228 = 8'd0;
    endcase
  end
  always@(guard__h172953 or
	  _theResult___fst_exp__h181052 or
	  out_exp__h181571 or _theResult___exp__h181568)
  begin
    case (guard__h172953)
      2'b0, 2'b01:
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127 =
	      _theResult___fst_exp__h181052;
      2'b10:
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127 =
	      out_exp__h181571;
      2'b11:
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127 =
	      _theResult___exp__h181568;
    endcase
  end
  always@(guard__h172953 or
	  _theResult___fst_exp__h181052 or _theResult___exp__h181568)
  begin
    case (guard__h172953)
      2'b0:
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q128 =
	      _theResult___fst_exp__h181052;
      2'b01, 2'b10, 2'b11:
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q128 =
	      _theResult___exp__h181568;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127 or
	  CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q128 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635 or
	  _theResult___fst_exp__h181052)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h181646 =
	      CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q127;
      3'd1:
	  _theResult___fst_exp__h181646 =
	      CASE_guard72953_0b0_theResult___fst_exp81052_0_ETC__q128;
      3'd2:
	  _theResult___fst_exp__h181646 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4633;
      3'd3:
	  _theResult___fst_exp__h181646 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4635;
      3'd4: _theResult___fst_exp__h181646 = _theResult___fst_exp__h181052;
      default: _theResult___fst_exp__h181646 = 8'd0;
    endcase
  end
  always@(guard__h190590 or
	  _theResult___fst_exp__h198818 or
	  out_exp__h199337 or _theResult___exp__h199334)
  begin
    case (guard__h190590)
      2'b0, 2'b01:
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129 =
	      _theResult___fst_exp__h198818;
      2'b10:
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129 =
	      out_exp__h199337;
      2'b11:
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129 =
	      _theResult___exp__h199334;
    endcase
  end
  always@(guard__h190590 or
	  _theResult___fst_exp__h198818 or _theResult___exp__h199334)
  begin
    case (guard__h190590)
      2'b0:
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q130 =
	      _theResult___fst_exp__h198818;
      2'b01, 2'b10, 2'b11:
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q130 =
	      _theResult___exp__h199334;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129 or
	  CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q130 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705 or
	  _theResult___fst_exp__h198818)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h199412 =
	      CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q129;
      3'd1:
	  _theResult___fst_exp__h199412 =
	      CASE_guard90590_0b0_theResult___fst_exp98818_0_ETC__q130;
      3'd2:
	  _theResult___fst_exp__h199412 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4703;
      3'd3:
	  _theResult___fst_exp__h199412 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4705;
      3'd4: _theResult___fst_exp__h199412 = _theResult___fst_exp__h198818;
      default: _theResult___fst_exp__h199412 = 8'd0;
    endcase
  end
  always@(guard__h199426 or
	  _theResult___fst_exp__h207503 or
	  out_exp__h207973 or _theResult___exp__h207970)
  begin
    case (guard__h199426)
      2'b0, 2'b01:
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131 =
	      _theResult___fst_exp__h207503;
      2'b10:
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131 =
	      out_exp__h207973;
      2'b11:
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131 =
	      _theResult___exp__h207970;
    endcase
  end
  always@(guard__h199426 or
	  _theResult___fst_exp__h207503 or _theResult___exp__h207970)
  begin
    case (guard__h199426)
      2'b0:
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q132 =
	      _theResult___fst_exp__h207503;
      2'b01, 2'b10, 2'b11:
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q132 =
	      _theResult___exp__h207970;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131 or
	  CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q132 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736 or
	  _theResult___fst_exp__h207503)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h208048 =
	      CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q131;
      3'd1:
	  _theResult___fst_exp__h208048 =
	      CASE_guard99426_0b0_theResult___fst_exp07503_0_ETC__q132;
      3'd2:
	  _theResult___fst_exp__h208048 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4734;
      3'd3:
	  _theResult___fst_exp__h208048 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4736;
      3'd4: _theResult___fst_exp__h208048 = _theResult___fst_exp__h207503;
      default: _theResult___fst_exp__h208048 = 8'd0;
    endcase
  end
  always@(guard__h172953 or
	  sfdin__h181046 or out_sfd__h181572 or _theResult___sfd__h181569)
  begin
    case (guard__h172953)
      2'b0, 2'b01:
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133 =
	      sfdin__h181046[56:34];
      2'b10:
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133 =
	      out_sfd__h181572;
      2'b11:
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133 =
	      _theResult___sfd__h181569;
    endcase
  end
  always@(guard__h172953 or sfdin__h181046 or _theResult___sfd__h181569)
  begin
    case (guard__h172953)
      2'b0:
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q134 =
	      sfdin__h181046[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q134 =
	      _theResult___sfd__h181569;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133 or
	  CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q134 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763 or
	  sfdin__h181046)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h181647 =
	      CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q133;
      3'd1:
	  _theResult___fst_sfd__h181647 =
	      CASE_guard72953_0b0_sfdin81046_BITS_56_TO_34_0_ETC__q134;
      3'd2:
	  _theResult___fst_sfd__h181647 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4761;
      3'd3:
	  _theResult___fst_sfd__h181647 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__595_B_ETC___d4763;
      3'd4: _theResult___fst_sfd__h181647 = sfdin__h181046[56:34];
      default: _theResult___fst_sfd__h181647 = 23'd0;
    endcase
  end
  always@(guard__h181660 or
	  _theResult___snd__h189659 or
	  out_sfd__h190154 or _theResult___sfd__h190151)
  begin
    case (guard__h181660)
      2'b0, 2'b01:
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135 =
	      _theResult___snd__h189659[56:34];
      2'b10:
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135 =
	      out_sfd__h190154;
      2'b11:
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135 =
	      _theResult___sfd__h190151;
    endcase
  end
  always@(guard__h181660 or
	  _theResult___snd__h189659 or _theResult___sfd__h190151)
  begin
    case (guard__h181660)
      2'b0:
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q136 =
	      _theResult___snd__h189659[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q136 =
	      _theResult___sfd__h190151;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135 or
	  CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q136 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782 or
	  _theResult___snd__h189659)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h190229 =
	      CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q135;
      3'd1:
	  _theResult___fst_sfd__h190229 =
	      CASE_guard81660_0b0_theResult___snd89659_BITS__ETC__q136;
      3'd2:
	  _theResult___fst_sfd__h190229 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4780;
      3'd3:
	  _theResult___fst_sfd__h190229 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4782;
      3'd4: _theResult___fst_sfd__h190229 = _theResult___snd__h189659[56:34];
      default: _theResult___fst_sfd__h190229 = 23'd0;
    endcase
  end
  always@(guard__h190590 or
	  sfdin__h198812 or out_sfd__h199338 or _theResult___sfd__h199335)
  begin
    case (guard__h190590)
      2'b0, 2'b01:
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137 =
	      sfdin__h198812[56:34];
      2'b10:
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137 =
	      out_sfd__h199338;
      2'b11:
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137 =
	      _theResult___sfd__h199335;
    endcase
  end
  always@(guard__h190590 or sfdin__h198812 or _theResult___sfd__h199335)
  begin
    case (guard__h190590)
      2'b0:
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q138 =
	      sfdin__h198812[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q138 =
	      _theResult___sfd__h199335;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137 or
	  CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q138 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809 or
	  sfdin__h198812)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h199413 =
	      CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q137;
      3'd1:
	  _theResult___fst_sfd__h199413 =
	      CASE_guard90590_0b0_sfdin98812_BITS_56_TO_34_0_ETC__q138;
      3'd2:
	  _theResult___fst_sfd__h199413 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4807;
      3'd3:
	  _theResult___fst_sfd__h199413 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__595__ETC___d4809;
      3'd4: _theResult___fst_sfd__h199413 = sfdin__h198812[56:34];
      default: _theResult___fst_sfd__h199413 = 23'd0;
    endcase
  end
  always@(guard__h199426 or
	  _theResult___snd__h207449 or
	  out_sfd__h207974 or _theResult___sfd__h207971)
  begin
    case (guard__h199426)
      2'b0, 2'b01:
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139 =
	      _theResult___snd__h207449[56:34];
      2'b10:
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139 =
	      out_sfd__h207974;
      2'b11:
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139 =
	      _theResult___sfd__h207971;
    endcase
  end
  always@(guard__h199426 or
	  _theResult___snd__h207449 or _theResult___sfd__h207971)
  begin
    case (guard__h199426)
      2'b0:
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q140 =
	      _theResult___snd__h207449[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q140 =
	      _theResult___sfd__h207971;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139 or
	  CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q140 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826 or
	  IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828 or
	  _theResult___snd__h207449)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h208049 =
	      CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q139;
      3'd1:
	  _theResult___fst_sfd__h208049 =
	      CASE_guard99426_0b0_theResult___snd07449_BITS__ETC__q140;
      3'd2:
	  _theResult___fst_sfd__h208049 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4826;
      3'd3:
	  _theResult___fst_sfd__h208049 =
	      IF_IF_IF_resWire_wget__595_BITS_67_TO_57_601_E_ETC___d4828;
      3'd4: _theResult___fst_sfd__h208049 = _theResult___snd__h207449[56:34];
      default: _theResult___fst_sfd__h208049 = 23'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141 =
	      fpu_madd_fState_S8$D_OUT[66];
      2'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141 =
	      fpu_madd_fState_S8$D_OUT[2:1] == 2'b11 &&
	      fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q141;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[66] :
		(fpu_madd_fState_S8$D_OUT[2:1] == 2'b01 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b10 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b11) &&
		fpu_madd_fState_S8$D_OUT[66];
      3'd2, 3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
	      fpu_madd_fState_S8$D_OUT[66];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q142 =
		   fpu_madd_fState_S8$D_OUT[70:68] == 3'd4 &&
		   fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809 or
	  IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 or
	  IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039;
      4'd5, 4'd7:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2746;
      4'd6:
	  IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
	      IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809;
      default: IF_iFifo_first__288_BITS_3_TO_0_289_EQ_0_290_O_ETC___d2814 =
		   IF_iFifo_first__288_BIT_71_040_THEN_IF_iFifo_f_ETC___d2809;
    endcase
  end
  always@(iFifo$D_OUT or fpu_madd_fOperand_S0$FULL_N)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1, 4'd2, 4'd5, 4'd6, 4'd7:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 =
	      fpu_madd_fOperand_S0$FULL_N;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_fpu_madd_fOpera_ETC__q145 =
		   iFifo$D_OUT[3:0] != 4'd8 || fpu_madd_fOperand_S0$FULL_N;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      fpu_madd_fState_S8$D_OUT[3] ?
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 :
		fpu_madd_fState_S8$D_OUT[65:3];
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147 or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q146;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q147;
      3'd2:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266;
      3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__16_ETC___d1266 :
		   fpu_madd_fState_S8$D_OUT[65:3]);
      3'd4:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q148 =
		   63'd0;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039 or
	  IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521 or
	  IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3575)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
	      IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521;
      4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
	      IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3575;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q149 =
		   IF_iFifo_first__288_BIT_201_310_THEN_IF_iFifo__ETC___d2039;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150 =
	      64'h3FF0000000000000;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q150 =
		   IF_iFifo_first__288_BIT_136_815_THEN_IF_iFifo__ETC___d3521;
    endcase
  end
endmodule  // mkFPU

