{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645721622411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645721622411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 22:23:42 2022 " "Processing started: Thu Feb 24 22:23:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645721622411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1645721622411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bot_Traversal_Final -c Bot_Traversal_Final --convert_bdf_to_verilog=\"D:/Bot Traversal Final with turn 1/BD.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bot_Traversal_Final -c Bot_Traversal_Final --convert_bdf_to_verilog=\"D:/Bot Traversal Final with turn 1/BD.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1645721622411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BD " "Found entity 1: BD" {  } { { "bd.bdf" "" { Schematic "D:/Bot Traversal Final with turn 1/bd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645721623052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1645721623052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1645721623099 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "bd.bdf" "" { Schematic "D:/Bot Traversal Final with turn 1/bd.bdf" { { 376 1160 1160 400 "" "" } { 384 1152 1204 401 "rmotor\[1\]" "" } { 408 1184 1201 728 "rmotor\[0\]" "" } { 376 1144 1160 376 "" "" } { 408 1200 1264 408 "" "" } { 376 1264 1264 408 "" "" } { 376 1160 1264 376 "" "" } { 376 1264 1304 376 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1645721623130 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "bd.bdf" "" { Schematic "D:/Bot Traversal Final with turn 1/bd.bdf" { { 240 1152 1152 288 "" "" } { 288 1144 1152 288 "" "" } { 224 1136 1191 241 "lmotor\[1\]" "" } { 440 1192 1192 592 "" "" } { 288 1168 1168 440 "" "" } { 288 1152 1168 288 "" "" } { 288 1168 1176 288 "" "" } { 424 1168 1221 441 "lmotor\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1645721623130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 2 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645721623239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 22:23:43 2022 " "Processing ended: Thu Feb 24 22:23:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645721623239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645721623239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645721623239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1645721623239 ""}
