-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "05/03/2021 22:17:46"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	practica6 IS
    PORT (
	reset_n : IN std_logic;
	clk : IN std_logic;
	out_pins : OUT std_logic_vector(7 DOWNTO 0);
	in_pins : IN std_logic_vector(7 DOWNTO 0)
	);
END practica6;

-- Design Ports Information
-- out_pins[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[1]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[2]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[4]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[5]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[6]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- out_pins[7]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset_n	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[5]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- in_pins[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF practica6 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset_n : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_out_pins : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_in_pins : std_logic_vector(7 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_n~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~54_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~60_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~96_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~119_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~120_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~135_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~146_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~147_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~151_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~152_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~153_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~154_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~186_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~187_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~194_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~195_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~210_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~223_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~225_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~226_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~227_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~228_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~247_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~250_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~251_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~275_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~296_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~317_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~326_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~338_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~339_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~344_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~359_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~360_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~367_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~371_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~373_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~374_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~386_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~387_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~390_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~394_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~395_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~396_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~397_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~398_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~409_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~416_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~417_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~418_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~421_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~436_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~440_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~444_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~451_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~452_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~465_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~466_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~467_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~468_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~487_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~490_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~491_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~509_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~534_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~536_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~537_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~548_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~549_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~550_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~551_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~557_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~563_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~566_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~567_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~578_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~583_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~586_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~601_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~603_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~604_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~611_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~612_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~630_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~632_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~647_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~648_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~651_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~652_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~656_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~657_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~658_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~659_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~660_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~661_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~662_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~663_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~664_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~665_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~666_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~667_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~668_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~669_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~670_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~671_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~674_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~684_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~703_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~704_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~705_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~706_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~720_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~733_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~734_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~741_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~742_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~749_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~768_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~770_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~771_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~774_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~776_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~777_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~780_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~781_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~782_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~783_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~784_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~839_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~841_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~842_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~845_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~854_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~866_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[30]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[15]~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[7]~37_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[2]~47_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux24~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux24~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux24~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \i_RAM|we3~0_combout\ : std_logic;
SIGNAL \i_RAM|we1~0_combout\ : std_logic;
SIGNAL \i_RAM|we2~0_combout\ : std_logic;
SIGNAL \i_RAM|we0~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector2~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[18]~51_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux12~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[29]~59_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux23~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[12]~67_combout\ : std_logic;
SIGNAL \i_RAM|ram3[7]~14_combout\ : std_logic;
SIGNAL \i_RAM|Decoder0~0_combout\ : std_logic;
SIGNAL \i_RAM|Decoder0~1_combout\ : std_logic;
SIGNAL \i_RAM|Decoder0~2_combout\ : std_logic;
SIGNAL \i_RAM|Decoder0~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[18]~80_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~870_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~875_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~882_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][20]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][22]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][23]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][28]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][28]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][28]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][15]~feeder_combout\ : std_logic;
SIGNAL \mid_PEP[7]~feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Reset~feeder_combout\ : std_logic;
SIGNAL \reset_n~combout\ : std_logic;
SIGNAL \reset_n~clkctrl_outclk\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Reset~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Equal1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector12~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Inm3~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr8~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \i_RISCV|i_Control|alu_op[2]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector3~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.lui3~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr12~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Equal1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector4~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.lwsw3~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_genInm|inm~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[8]~35_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \i_RISCV|i_Path|ir_out_m[24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ : std_logic;
SIGNAL \i_RAM|ram1[0]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector13~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector13~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Jal~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector9~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.sw4~regout\ : std_logic;
SIGNAL \i_RAM|we0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector15~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector15~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[9]~63_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[9]~64_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~724_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~725_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector8~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.lw4~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.lw5~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.lw5~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux22~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector18~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_genInm|inm~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[7]~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[10]~61_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[10]~62_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux17~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux21~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \i_RISCV|i_Control|l_u~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[0]~51_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|shamt[2]~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[1]~78_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|tipo_acc[1]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \i_RAM|Equal7~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \i_RISCV|i_Path|ir_out_m[20]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_genInm|Equal1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux3~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~535_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~98_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~118_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr5~combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Arit4~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr14~combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~553_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~554_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \i_RISCV|i_Path|ir_out_m[17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~109_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][28]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~545_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~546_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~538_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~539_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~540_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~541_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][28]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~542_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~543_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~544_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~547_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~552_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~555_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[28]~556_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[28]~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux4~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux4~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux4~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux4~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[27]~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[31]~88_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~510_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~530_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~531_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~518_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~519_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~515_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~516_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~513_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~514_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~517_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~511_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~512_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~520_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~113_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~111_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~110_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~521_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~528_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~522_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~523_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~524_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~525_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][31]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~526_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~527_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~878_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~529_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~532_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[31]~533_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|shamt[0]~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux2~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux2~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux2~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux2~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[29]~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~60_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~97_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~123_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~124_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~106_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~107_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~99_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~100_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~101_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~102_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~103_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~104_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~105_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~108_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~112_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~121_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~114_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~115_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~116_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~117_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~122_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~125_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[2]~126_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[0]~71_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~150_combout\ : std_logic;
SIGNAL \mid_PEP[0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|d_ram_alu[0]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~750_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[11]~65_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[11]~66_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux20~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux20~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux20~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~751_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~752_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~758_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~759_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~753_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~754_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~755_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~756_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~757_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~760_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~761_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~762_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~763_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~764_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~765_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~766_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~767_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~883_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~769_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~772_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[11]~773_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[10]~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~679_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~678_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~680_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~681_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~697_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~698_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~692_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~693_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~694_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~695_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~689_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~690_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~682_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~683_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~685_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~686_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~687_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~688_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~691_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~696_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~699_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[8]~700_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~269_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~270_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux24~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~290_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~291_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~271_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~272_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~276_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~273_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~274_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~277_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~278_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~279_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~280_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~286_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~287_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~873_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~281_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~288_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~282_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~283_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~284_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~285_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~289_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~292_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[7]~293_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~198_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~199_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~219_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~220_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~200_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~201_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~204_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~205_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~202_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~203_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~206_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~207_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~208_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~209_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~211_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~212_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~213_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~214_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~217_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~215_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~216_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~872_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~218_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~221_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[4]~222_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[2]~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[3]~45_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[3]~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[1]~49_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[1]~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[11]~27_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[11]~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][11]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[11]~29_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[9]~33_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][9]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[9]~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_out[6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_genInm|inm~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[13]~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[13]~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~821_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~820_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~832_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~837_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~838_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~884_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~833_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~834_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~835_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~836_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~840_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~829_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~830_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~822_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~823_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~824_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~825_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~826_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~827_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~828_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~831_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~843_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[13]~844_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[14]~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux17~3_combout\ : std_logic;
SIGNAL \i_RAM|ram3[5]~10_combout\ : std_logic;
SIGNAL \i_RAM|ram3[5]~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux1~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux1~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\ : std_logic;
SIGNAL \i_RAM|ram3[6]~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\ : std_logic;
SIGNAL \i_RAM|ram3[6]~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][7]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\ : std_logic;
SIGNAL \i_RAM|ram3[7]~15_combout\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \i_RAM|ram1[6]~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[15]~94_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~846_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~867_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~862_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~863_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~885_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~857_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~864_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~858_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~859_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~860_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~861_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~865_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~847_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~848_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~855_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~851_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~852_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~849_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~850_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~853_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~856_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~868_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[15]~869_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[12]~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[12]~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[15]~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux6~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux6~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux6~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux6~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[25]~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux7~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~582_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~591_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~592_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~587_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~588_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~589_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~590_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~584_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~585_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~593_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~594_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~595_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~596_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~597_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~598_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~599_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~600_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~880_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~602_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~605_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[24]~606_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux9~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux9~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux9~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux9~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][22]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][22]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][22]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[22]~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux10~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[18]~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~318_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~327_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~319_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~320_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~321_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~322_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~323_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~324_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~325_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~328_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~334_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~335_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~874_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~330_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~331_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~332_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~333_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~329_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~336_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~337_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~340_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[18]~341_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[17]~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~342_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~343_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~363_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~364_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~351_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~352_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~346_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~347_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~348_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~349_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~350_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~345_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~353_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~354_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~361_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~355_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~356_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~357_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~358_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~362_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~365_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[17]~366_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~176_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~177_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~178_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~183_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~184_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~181_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~182_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~185_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~179_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~180_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~188_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~189_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~190_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~191_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~192_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~193_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~196_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~175_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[1]~197_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~127_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~128_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~129_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~130_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~131_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~132_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~138_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~139_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~133_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~134_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~136_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~137_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~140_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~141_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~142_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~143_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~144_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~145_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~148_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[3]~149_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[16]~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[16]~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~631_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][26]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][26]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux5~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[26]~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Equal5~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~58_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~441_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~459_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~460_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~442_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~443_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~454_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~455_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~456_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~457_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~445_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~446_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~447_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~448_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~449_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~450_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~453_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~458_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~461_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[21]~462_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~58_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux2~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[29]~60_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~558_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~579_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~559_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~560_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~561_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~562_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~564_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~565_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~568_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~569_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~576_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~574_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~575_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~879_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][29]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~570_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~571_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~572_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~573_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~577_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~580_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[29]~581_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~775_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~778_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~779_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~785_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~786_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~787_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~788_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~789_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~790_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~791_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~792_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~793_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~794_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~795_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[12]~796_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~702_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~701_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~721_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~712_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~713_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~707_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~708_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~709_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~710_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~711_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~714_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~715_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~716_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~717_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~718_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~719_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~722_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[10]~723_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux5~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[26]~91_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux5~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux5~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux5~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~633_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~639_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][26]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~640_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~636_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~637_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~634_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~635_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~638_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~641_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~881_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~643_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~644_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~645_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~646_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~642_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~649_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~650_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~653_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[26]~654_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux15~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[16]~79_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~295_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~294_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~313_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~314_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~297_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~308_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~309_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~310_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~311_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~305_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~306_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~298_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~299_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~300_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~301_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~302_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~303_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~304_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~307_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~312_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~315_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[16]~316_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux14~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[17]~81_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux14~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux14~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux14~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][17]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[17]~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux13~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux13~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux13~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux13~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][18]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[18]~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux12~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux12~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[19]~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[19]~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux12~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[19]~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[19]~82_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~368_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~369_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~370_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~378_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~379_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~372_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~375_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~376_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~377_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~380_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][19]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~381_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~382_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~383_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~384_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~385_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~388_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[19]~389_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux11~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux11~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux11~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux11~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][20]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[20]~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~39_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux11~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[20]~53_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[20]~83_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~391_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~392_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~393_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~399_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~400_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~401_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~411_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~412_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~402_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~407_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~408_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~876_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~403_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~404_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~405_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][20]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~406_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~410_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~413_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[20]~414_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~41_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux10~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux10~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[21]~55_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[21]~85_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux10~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux10~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[21]~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~43_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux9~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[22]~54_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[22]~84_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~415_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~437_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~419_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~420_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~422_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~423_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~424_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~425_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~426_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~427_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~434_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~428_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~429_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~430_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~431_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~432_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~433_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~877_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~435_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~438_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[22]~439_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux8~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux8~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux8~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux8~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][23]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[23]~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux8~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[23]~56_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[23]~86_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~463_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~464_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~482_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~483_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][23]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~477_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~478_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~479_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~480_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~474_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~475_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~469_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~470_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~471_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~472_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~473_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~476_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~481_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~484_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[23]~485_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux7~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[24]~89_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux7~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux7~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux7~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][24]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[24]~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~27_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux6~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[25]~90_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~608_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~607_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~609_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~610_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~626_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~627_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~621_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~622_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~623_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~624_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~613_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~614_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][25]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~615_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~616_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~617_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~618_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~619_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~620_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~625_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~628_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[25]~629_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~76_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux16~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux16~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux16~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux16~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux16~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][15]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\ : std_logic;
SIGNAL \i_RAM|ram1[7]~7_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \i_RAM|h[6]~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux17~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux17~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux17~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[14]~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~75_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux17~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[14]~69_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[14]~70_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~797_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~798_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~799_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~800_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~816_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~817_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~803_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~804_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~805_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~806_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~807_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~801_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~802_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][14]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~808_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~809_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~810_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~811_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~812_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~813_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~814_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~815_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~818_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[14]~819_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux18~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[13]~93_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux18~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux18~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux18~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux18~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][13]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\ : std_logic;
SIGNAL \i_RAM|ram1[5]~5_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \i_RAM|h[5]~5_combout\ : std_logic;
SIGNAL \i_RAM|ram2[4]~4_combout\ : std_logic;
SIGNAL \i_RAM|ram2[5]~5_combout\ : std_logic;
SIGNAL \i_RAM|ram2[6]~6_combout\ : std_logic;
SIGNAL \i_RAM|ram2[7]~7_combout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \mid_PEP[5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \mid_PEP[6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux25~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux25~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux25~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux25~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux25~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~237_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~238_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~239_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~240_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~231_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~232_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][6]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~229_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~230_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~233_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~234_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~235_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~236_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~241_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~242_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~243_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~244_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~224_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[6]~245_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux20~12_combout\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \i_RISCV|i_Path|d_ram_alu[0]~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux31~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux31~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux31~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~171_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~172_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~159_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~160_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~156_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~157_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~155_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~158_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~161_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~162_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~169_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~163_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~164_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~165_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~166_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~167_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~168_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~871_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~170_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~173_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[0]~174_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux1~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[30]~87_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~486_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~505_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~506_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~488_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~489_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~500_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~501_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~502_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~503_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~492_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~493_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~494_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~495_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~496_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][30]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~497_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~498_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~499_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~504_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~507_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[30]~508_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~30_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~54_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux4~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[27]~92_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~655_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~675_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][27]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~672_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~673_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~676_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[27]~677_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~56_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~56_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux3~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[28]~57_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[28]~58_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux3~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux3~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux3~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\ : std_logic;
SIGNAL \i_RAM|ram3[4]~8_combout\ : std_logic;
SIGNAL \i_RAM|ram3[4]~9_combout\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \i_RAM|h[4]~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux19~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux19~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux19~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux19~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[12]~68_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux19~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][12]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\ : std_logic;
SIGNAL \i_RAM|ram1[4]~4_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \i_RAM|h[7]~7_combout\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \i_RAM|Mux7~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux0~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux15~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux15~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux15~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\ : std_logic;
SIGNAL \i_RAM|ram2[0]~0_combout\ : std_logic;
SIGNAL \i_RAM|ram2[1]~1_combout\ : std_logic;
SIGNAL \i_RAM|ram2[2]~2_combout\ : std_logic;
SIGNAL \i_RAM|ram2[3]~3_combout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux30~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux30~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux30~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux30~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux30~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~26_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][1]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|shamt[1]~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~63\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~63\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux31~6_combout\ : std_logic;
SIGNAL \i_RAM|dout[31]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux21~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux21~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][10]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[10]~31_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~20_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux21~9_combout\ : std_logic;
SIGNAL \i_RAM|ram1[1]~1_combout\ : std_logic;
SIGNAL \i_RAM|ram1[2]~2_combout\ : std_logic;
SIGNAL \i_RAM|ram1[3]~3_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \i_RAM|h[1]~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux22~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux22~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~745_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~746_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~728_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~729_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~730_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~731_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~732_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~726_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~727_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~735_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~736_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~743_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~737_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~738_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~739_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~740_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~744_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~747_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[9]~748_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux22~10_combout\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux27~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux27~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux27~2_combout\ : std_logic;
SIGNAL \dout_PSP[4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux27~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux27~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][4]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|shamt[4]~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~51_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux30~11_combout\ : std_logic;
SIGNAL \i_RAM|Equal6~0_combout\ : std_logic;
SIGNAL \i_RAM|ram3[0]~0_combout\ : std_logic;
SIGNAL \i_RAM|ram3[0]~1_combout\ : std_logic;
SIGNAL \i_RAM|ram3[1]~2_combout\ : std_logic;
SIGNAL \i_RAM|ram3[1]~3_combout\ : std_logic;
SIGNAL \i_RAM|ram3[2]~4_combout\ : std_logic;
SIGNAL \i_RAM|ram3[2]~5_combout\ : std_logic;
SIGNAL \i_RAM|ram3[3]~6_combout\ : std_logic;
SIGNAL \i_RAM|ram3[3]~7_combout\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \i_RAM|h[3]~3_combout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux28~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux28~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux28~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux28~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux28~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|shamt[3]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~62_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~62_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux0~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux26~0_combout\ : std_logic;
SIGNAL \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \i_RAM|h[2]~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux29~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux29~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux29~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux29~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux29~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][2]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[2]~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux29~8_combout\ : std_logic;
SIGNAL \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \i_RAM|h[0]~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux23~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|Mux23~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][8]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[8]~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux23~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[8]~49_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[8]~50_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[7]~39_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux24~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[7]~77_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector13~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector13~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector14~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Jalr~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr9~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr9~combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[0]~38_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[6]~40_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[6]~76_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector2~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector2~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Decod~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~246_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~248_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~249_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~265_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~266_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][5]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~260_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~261_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~262_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~263_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~257_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~258_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~254_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~255_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~252_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~253_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~256_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~259_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~264_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~267_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|a[5]~268_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[5]~41_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux26~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[5]~75_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector6~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Arit3~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector17~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[4]~43_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|b[4]~44_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux27~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[4]~48_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[4]~74_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector16~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add1~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|i1_sr|Add0~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Mux28~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[3]~73_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector7~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.SalCond~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|pc_in[2]~72_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector3~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|Selector5~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.auipc3~regout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr1~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|WideOr1~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Control|estado_act.Fetch~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|en_pc~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~19_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~21_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~22_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~24_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ALU|Equal2~23_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|en_pc~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|en_pc~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|en_pc~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \i_RISCV|i_Path|ir_out_m[21]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~1_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~18_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~13_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~15_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~10_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~3_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~7_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][0]~feeder_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~5_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~11_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\ : std_logic;
SIGNAL \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\ : std_logic;
SIGNAL \dout_PSP[0]~feeder_combout\ : std_logic;
SIGNAL \i_RAM|we_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|i_ALU|xor_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|pc_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|pc_ir\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|i_ALU|or_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|alur_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|ir_out_m\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \i_RISCV|i_Path|i_ALU|and_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL mid_PEP : std_logic_vector(7 DOWNTO 0);
SIGNAL dout_PSP : std_logic_vector(7 DOWNTO 0);
SIGNAL dout_PEP : std_logic_vector(7 DOWNTO 0);
SIGNAL \in_pins~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_reset_n~clkctrl_outclk\ : std_logic;

BEGIN

ww_reset_n <= reset_n;
ww_clk <= clk;
out_pins <= ww_out_pins;
ww_in_pins <= in_pins;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\i_RAM|ram3[3]~7_combout\ & \i_RAM|ram3[2]~5_combout\ & \i_RAM|ram3[1]~3_combout\ & \i_RAM|ram3[0]~1_combout\);

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a1\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a2\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a3\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\i_RAM|ram1[3]~3_combout\ & \i_RAM|ram1[2]~2_combout\ & \i_RAM|ram1[1]~1_combout\ & \i_RAM|ram1[0]~0_combout\);

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a1\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a2\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a3\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\i_RAM|ram2[3]~3_combout\ & \i_RAM|ram2[2]~2_combout\ & \i_RAM|ram2[1]~1_combout\ & \i_RAM|ram2[0]~0_combout\);

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a1\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a2\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a3\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\ & 
\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\);

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a1\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a2\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a3\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\ & 
\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\);

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a5\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a6\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a7\ <= \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\i_RAM|ram3[7]~15_combout\ & \i_RAM|ram3[6]~13_combout\ & \i_RAM|ram3[5]~11_combout\ & \i_RAM|ram3[4]~9_combout\);

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a5\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a6\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a7\ <= \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\i_RAM|ram1[7]~7_combout\ & \i_RAM|ram1[6]~6_combout\ & \i_RAM|ram1[5]~5_combout\ & \i_RAM|ram1[4]~4_combout\);

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a5\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a6\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a7\ <= \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\i_RAM|ram2[7]~7_combout\ & \i_RAM|ram2[6]~6_combout\ & \i_RAM|ram2[5]~5_combout\ & \i_RAM|ram2[4]~4_combout\);

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\i_RISCV|i_Path|alur_out\(11) & \i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Path|alur_out\(9) & \i_RISCV|i_Path|alur_out\(8) & \i_RISCV|i_Path|alur_out\(7) & 
\i_RISCV|i_Path|alur_out\(6) & \i_RISCV|i_Path|alur_out\(5) & \i_RISCV|i_Path|alur_out\(4) & \i_RISCV|i_Path|alur_out\(3) & \i_RISCV|i_Path|alur_out\(2));

\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a5\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a6\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a7\ <= \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\i_RISCV|i_Path|pc_in[8]~50_combout\ & \i_RISCV|i_Path|pc_in[7]~77_combout\ & \i_RISCV|i_Path|pc_in[6]~76_combout\ & \i_RISCV|i_Path|pc_in[5]~75_combout\ & 
\i_RISCV|i_Path|pc_in[4]~74_combout\ & \i_RISCV|i_Path|pc_in[3]~73_combout\ & \i_RISCV|i_Path|pc_in[2]~72_combout\);

\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a3\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a4\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a5\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a6\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a7\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a8\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a9\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a10\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a11\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a12\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(10);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a13\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(11);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a14\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(12);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a15\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(13);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a16\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(14);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a17\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(15);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a18\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(16);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a19\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(17);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a20\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(18);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a21\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(19);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a22\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(20);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a23\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(21);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a24\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(22);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a25\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(23);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a26\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(24);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a27\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(25);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a28\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(26);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a29\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(27);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a30\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(28);
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a31\ <= \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(29);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\reset_n~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \reset_n~combout\);
\ALT_INV_reset_n~clkctrl_outclk\ <= NOT \reset_n~clkctrl_outclk\;

-- Location: M4K_X17_Y15
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we3~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y13
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we1~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y16
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we2~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y20_N30
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~14_combout\ = (\i_RISCV|i_Path|b[7]~39_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\ & VCC)) # (!\i_RISCV|i_Path|a[7]~293_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\)))) # 
-- (!\i_RISCV|i_Path|b[7]~39_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\)) # (!\i_RISCV|i_Path|a[7]~293_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\ = CARRY((\i_RISCV|i_Path|b[7]~39_combout\ & (!\i_RISCV|i_Path|a[7]~293_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\)) # (!\i_RISCV|i_Path|b[7]~39_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\) # 
-- (!\i_RISCV|i_Path|a[7]~293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[7]~39_combout\,
	datab => \i_RISCV|i_Path|a[7]~293_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~14_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\);

-- Location: LCCOMB_X15_Y19_N4
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~20_combout\ = ((\i_RISCV|i_Path|a[10]~723_combout\ $ (\i_RISCV|i_Path|b[10]~32_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\ = CARRY((\i_RISCV|i_Path|a[10]~723_combout\ & ((\i_RISCV|i_Path|b[10]~32_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\))) # (!\i_RISCV|i_Path|a[10]~723_combout\ & (\i_RISCV|i_Path|b[10]~32_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~723_combout\,
	datab => \i_RISCV|i_Path|b[10]~32_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~20_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\);

-- Location: LCCOMB_X15_Y19_N10
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~26_combout\ = (\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\ & VCC)) # (!\i_RISCV|i_Path|a[13]~844_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\)))) # 
-- (!\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\)) # (!\i_RISCV|i_Path|a[13]~844_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\ = CARRY((\i_RISCV|i_Path|b[13]~24_combout\ & (!\i_RISCV|i_Path|a[13]~844_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\)) # (!\i_RISCV|i_Path|b[13]~24_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\) # 
-- (!\i_RISCV|i_Path|a[13]~844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[13]~24_combout\,
	datab => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~26_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\);

-- Location: LCCOMB_X15_Y19_N18
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~34_combout\ = (\i_RISCV|i_Path|b[17]~16_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\ & VCC)) # (!\i_RISCV|i_Path|a[17]~366_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\)))) # 
-- (!\i_RISCV|i_Path|b[17]~16_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\)) # (!\i_RISCV|i_Path|a[17]~366_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\ = CARRY((\i_RISCV|i_Path|b[17]~16_combout\ & (!\i_RISCV|i_Path|a[17]~366_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\)) # (!\i_RISCV|i_Path|b[17]~16_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\) # 
-- (!\i_RISCV|i_Path|a[17]~366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[17]~16_combout\,
	datab => \i_RISCV|i_Path|a[17]~366_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~34_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\);

-- Location: LCCOMB_X15_Y19_N30
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~46_combout\ = (\i_RISCV|i_Path|b[23]~7_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\ & VCC)) # (!\i_RISCV|i_Path|a[23]~485_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\)))) # 
-- (!\i_RISCV|i_Path|b[23]~7_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\)) # (!\i_RISCV|i_Path|a[23]~485_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\ = CARRY((\i_RISCV|i_Path|b[23]~7_combout\ & (!\i_RISCV|i_Path|a[23]~485_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\)) # (!\i_RISCV|i_Path|b[23]~7_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\) # 
-- (!\i_RISCV|i_Path|a[23]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[23]~7_combout\,
	datab => \i_RISCV|i_Path|a[23]~485_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~46_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\);

-- Location: LCCOMB_X15_Y18_N2
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~50_combout\ = (\i_RISCV|i_Path|a[25]~629_combout\ & ((\i_RISCV|i_Path|b[25]~5_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\ & VCC)) # (!\i_RISCV|i_Path|b[25]~5_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\)))) # 
-- (!\i_RISCV|i_Path|a[25]~629_combout\ & ((\i_RISCV|i_Path|b[25]~5_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\)) # (!\i_RISCV|i_Path|b[25]~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\ = CARRY((\i_RISCV|i_Path|a[25]~629_combout\ & (!\i_RISCV|i_Path|b[25]~5_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\)) # (!\i_RISCV|i_Path|a[25]~629_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\) # 
-- (!\i_RISCV|i_Path|b[25]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[25]~629_combout\,
	datab => \i_RISCV|i_Path|b[25]~5_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~50_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\);

-- Location: LCCOMB_X15_Y18_N6
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~54_combout\ = (\i_RISCV|i_Path|b[27]~3_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\ & VCC)) # (!\i_RISCV|i_Path|a[27]~677_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\)))) # 
-- (!\i_RISCV|i_Path|b[27]~3_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\)) # (!\i_RISCV|i_Path|a[27]~677_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\ = CARRY((\i_RISCV|i_Path|b[27]~3_combout\ & (!\i_RISCV|i_Path|a[27]~677_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\)) # (!\i_RISCV|i_Path|b[27]~3_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\) # 
-- (!\i_RISCV|i_Path|a[27]~677_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[27]~3_combout\,
	datab => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~54_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\);

-- Location: LCCOMB_X19_Y19_N2
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~18_combout\ = (\i_RISCV|i_Path|a[9]~748_combout\ & ((\i_RISCV|i_Path|b[9]~34_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\)) # (!\i_RISCV|i_Path|b[9]~34_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[9]~748_combout\ & ((\i_RISCV|i_Path|b[9]~34_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\) # (GND))) # (!\i_RISCV|i_Path|b[9]~34_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\ = CARRY((\i_RISCV|i_Path|a[9]~748_combout\ & (\i_RISCV|i_Path|b[9]~34_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\)) # (!\i_RISCV|i_Path|a[9]~748_combout\ & ((\i_RISCV|i_Path|b[9]~34_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~748_combout\,
	datab => \i_RISCV|i_Path|b[9]~34_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~18_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\);

-- Location: LCCOMB_X19_Y19_N10
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~26_combout\ = (\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\)) # (!\i_RISCV|i_Path|a[13]~844_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\) # 
-- (GND))))) # (!\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\ & VCC)) # (!\i_RISCV|i_Path|a[13]~844_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\ = CARRY((\i_RISCV|i_Path|b[13]~24_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\) # (!\i_RISCV|i_Path|a[13]~844_combout\))) # (!\i_RISCV|i_Path|b[13]~24_combout\ & (!\i_RISCV|i_Path|a[13]~844_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[13]~24_combout\,
	datab => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~26_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\);

-- Location: LCCOMB_X19_Y19_N14
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~30_combout\ = (\i_RISCV|i_Path|a[15]~869_combout\ & ((\i_RISCV|i_Path|b[15]~20_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\)) # (!\i_RISCV|i_Path|b[15]~20_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[15]~869_combout\ & ((\i_RISCV|i_Path|b[15]~20_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\) # (GND))) # (!\i_RISCV|i_Path|b[15]~20_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\ = CARRY((\i_RISCV|i_Path|a[15]~869_combout\ & (\i_RISCV|i_Path|b[15]~20_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\)) # (!\i_RISCV|i_Path|a[15]~869_combout\ & ((\i_RISCV|i_Path|b[15]~20_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~869_combout\,
	datab => \i_RISCV|i_Path|b[15]~20_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~30_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\);

-- Location: LCCOMB_X19_Y19_N28
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~44_combout\ = ((\i_RISCV|i_Path|b[22]~8_combout\ $ (\i_RISCV|i_Path|a[22]~439_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\ = CARRY((\i_RISCV|i_Path|b[22]~8_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\)) # (!\i_RISCV|i_Path|b[22]~8_combout\ & ((\i_RISCV|i_Path|a[22]~439_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[22]~8_combout\,
	datab => \i_RISCV|i_Path|a[22]~439_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~44_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\);

-- Location: LCCOMB_X19_Y18_N12
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~60_combout\ = ((\i_RISCV|i_Path|b[30]~0_combout\ $ (\i_RISCV|i_Path|a[30]~508_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\ = CARRY((\i_RISCV|i_Path|b[30]~0_combout\ & (\i_RISCV|i_Path|a[30]~508_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\)) # (!\i_RISCV|i_Path|b[30]~0_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[30]~0_combout\,
	datab => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~60_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\);

-- Location: M4K_X17_Y14
\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte1|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we1~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M4K_X17_Y17
\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte2|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we2~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCFF_X23_Y20_N25
\i_RISCV|i_Path|i_BancoReg|reg[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\);

-- Location: LCFF_X23_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\);

-- Location: LCFF_X26_Y15_N17
\i_RISCV|i_Path|i_BancoReg|reg[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\);

-- Location: LCFF_X25_Y20_N15
\i_RISCV|i_Path|i_BancoReg|reg[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\);

-- Location: LCFF_X21_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[17][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\);

-- Location: LCFF_X24_Y18_N29
\i_RISCV|i_Path|i_BancoReg|reg[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\);

-- Location: LCFF_X24_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\);

-- Location: LCFF_X25_Y20_N31
\i_RISCV|i_Path|i_BancoReg|reg[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\);

-- Location: LCFF_X25_Y20_N17
\i_RISCV|i_Path|i_BancoReg|reg[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\);

-- Location: LCFF_X26_Y20_N25
\i_RISCV|i_Path|i_BancoReg|reg[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\);

-- Location: LCCOMB_X26_Y20_N14
\i_RISCV|i_Path|i_BancoReg|Mux62~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\);

-- Location: LCFF_X20_Y15_N15
\i_RISCV|i_Path|i_BancoReg|reg[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\);

-- Location: LCCOMB_X25_Y20_N10
\i_RISCV|i_Path|i_BancoReg|Mux62~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~24_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~23_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~24_combout\);

-- Location: LCFF_X18_Y17_N9
\i_RISCV|i_Path|i_BancoReg|reg[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\);

-- Location: LCFF_X21_Y20_N13
\i_RISCV|i_Path|i_BancoReg|reg[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\);

-- Location: LCFF_X20_Y17_N11
\i_RISCV|i_Path|i_BancoReg|reg[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\);

-- Location: LCFF_X20_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\);

-- Location: LCFF_X24_Y16_N17
\i_RISCV|i_Path|i_BancoReg|reg[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\);

-- Location: LCFF_X23_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\);

-- Location: LCFF_X24_Y14_N31
\i_RISCV|i_Path|i_BancoReg|reg[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\);

-- Location: LCFF_X20_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\);

-- Location: LCFF_X18_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\);

-- Location: LCFF_X25_Y16_N5
\i_RISCV|i_Path|i_BancoReg|reg[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\);

-- Location: LCFF_X22_Y16_N13
\i_RISCV|i_Path|i_BancoReg|reg[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\);

-- Location: LCFF_X15_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\);

-- Location: LCFF_X15_Y15_N21
\i_RISCV|i_Path|i_BancoReg|reg[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\);

-- Location: LCFF_X23_Y21_N11
\i_RISCV|i_Path|i_BancoReg|reg[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\);

-- Location: LCFF_X23_Y16_N17
\i_RISCV|i_Path|i_BancoReg|reg[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\);

-- Location: LCCOMB_X24_Y15_N16
\i_RISCV|i_Path|i_BancoReg|Mux59~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\);

-- Location: LCFF_X24_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\);

-- Location: LCCOMB_X24_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Mux59~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\);

-- Location: LCCOMB_X25_Y18_N12
\i_RISCV|i_Path|i_BancoReg|Mux59~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~18_combout\);

-- Location: LCFF_X24_Y20_N13
\i_RISCV|i_Path|i_BancoReg|reg[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\);

-- Location: LCFF_X20_Y16_N13
\i_RISCV|i_Path|i_BancoReg|reg[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\);

-- Location: LCFF_X24_Y16_N15
\i_RISCV|i_Path|i_BancoReg|reg[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\);

-- Location: LCCOMB_X20_Y16_N12
\i_RISCV|i_Path|i_BancoReg|Mux58~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\);

-- Location: LCFF_X20_Y16_N27
\i_RISCV|i_Path|i_BancoReg|reg[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\);

-- Location: LCCOMB_X20_Y16_N28
\i_RISCV|i_Path|i_BancoReg|Mux58~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~3_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(22)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux58~2_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~3_combout\);

-- Location: LCFF_X18_Y9_N21
\i_RISCV|i_Path|i_BancoReg|reg[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\);

-- Location: LCFF_X21_Y21_N25
\i_RISCV|i_Path|i_BancoReg|reg[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\);

-- Location: LCFF_X19_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\);

-- Location: LCCOMB_X19_Y9_N12
\i_RISCV|i_Path|i_BancoReg|Mux57~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\);

-- Location: LCFF_X18_Y9_N11
\i_RISCV|i_Path|i_BancoReg|reg[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\);

-- Location: LCCOMB_X18_Y9_N0
\i_RISCV|i_Path|i_BancoReg|Mux57~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\ & \i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~0_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~1_combout\);

-- Location: LCFF_X20_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\);

-- Location: LCFF_X22_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\);

-- Location: LCFF_X23_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\);

-- Location: LCCOMB_X23_Y12_N20
\i_RISCV|i_Path|i_BancoReg|Mux57~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\);

-- Location: LCFF_X23_Y16_N11
\i_RISCV|i_Path|i_BancoReg|reg[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\);

-- Location: LCFF_X20_Y15_N5
\i_RISCV|i_Path|i_BancoReg|reg[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\);

-- Location: LCCOMB_X23_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux56~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\);

-- Location: LCFF_X18_Y9_N9
\i_RISCV|i_Path|i_BancoReg|reg[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\);

-- Location: LCFF_X25_Y16_N11
\i_RISCV|i_Path|i_BancoReg|reg[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\);

-- Location: LCFF_X26_Y19_N13
\i_RISCV|i_Path|i_BancoReg|reg[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\);

-- Location: LCFF_X30_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\);

-- Location: LCFF_X20_Y19_N25
\i_RISCV|i_Path|i_BancoReg|reg[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\);

-- Location: LCCOMB_X16_Y22_N14
\i_RISCV|i_Path|i_BancoReg|Mux56~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\);

-- Location: LCCOMB_X16_Y22_N24
\i_RISCV|i_Path|i_BancoReg|Mux56~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~17_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~18_combout\);

-- Location: LCFF_X13_Y19_N17
\i_RISCV|i_Path|pc_ir[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(2),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(2));

-- Location: LCCOMB_X13_Y19_N16
\i_RISCV|i_Path|a[2]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~96_combout\ = (\i_RISCV|i_Path|pc_ir\(2) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Jal~regout\) # (\i_RISCV|i_Control|estado_act.Decod~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(2),
	datad => \i_RISCV|i_Control|estado_act.Decod~regout\,
	combout => \i_RISCV|i_Path|a[2]~96_combout\);

-- Location: LCCOMB_X18_Y17_N30
\i_RISCV|i_Path|a[2]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~119_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[2]~119_combout\);

-- Location: LCCOMB_X21_Y20_N12
\i_RISCV|i_Path|a[2]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~120_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[2]~119_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\))) # (!\i_RISCV|i_Path|a[2]~119_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[2]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\,
	datad => \i_RISCV|i_Path|a[2]~119_combout\,
	combout => \i_RISCV|i_Path|a[2]~120_combout\);

-- Location: LCCOMB_X24_Y16_N16
\i_RISCV|i_Path|a[3]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~135_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[3]~135_combout\);

-- Location: LCCOMB_X24_Y18_N10
\i_RISCV|i_Path|a[3]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~146_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[3]~146_combout\);

-- Location: LCCOMB_X20_Y17_N4
\i_RISCV|i_Path|a[3]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~147_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[3]~146_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\))) # (!\i_RISCV|i_Path|a[3]~146_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[3]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[3]~146_combout\,
	combout => \i_RISCV|i_Path|a[3]~147_combout\);

-- Location: LCCOMB_X15_Y16_N28
\i_RISCV|i_Path|a[0]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~151_combout\ = (\i_RISCV|i_Path|pc_out\(0) & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(0),
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[0]~151_combout\);

-- Location: LCCOMB_X23_Y20_N28
\i_RISCV|i_Path|a[0]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~152_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17) 
-- & ((\i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\,
	combout => \i_RISCV|i_Path|a[0]~152_combout\);

-- Location: LCCOMB_X23_Y20_N10
\i_RISCV|i_Path|a[0]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~153_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[0]~152_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\)) # (!\i_RISCV|i_Path|a[0]~152_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[0]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\,
	datad => \i_RISCV|i_Path|a[0]~152_combout\,
	combout => \i_RISCV|i_Path|a[0]~153_combout\);

-- Location: LCCOMB_X23_Y17_N22
\i_RISCV|i_Path|a[0]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~154_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (!\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\,
	combout => \i_RISCV|i_Path|a[0]~154_combout\);

-- Location: LCCOMB_X25_Y17_N22
\i_RISCV|i_Path|a[1]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~186_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\,
	combout => \i_RISCV|i_Path|a[1]~186_combout\);

-- Location: LCCOMB_X25_Y17_N20
\i_RISCV|i_Path|a[1]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~187_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[1]~186_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\)) # (!\i_RISCV|i_Path|a[1]~186_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[1]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[1]~186_combout\,
	combout => \i_RISCV|i_Path|a[1]~187_combout\);

-- Location: LCCOMB_X25_Y20_N2
\i_RISCV|i_Path|a[1]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~194_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\) # (\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[1]~194_combout\);

-- Location: LCCOMB_X20_Y15_N26
\i_RISCV|i_Path|a[1]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~195_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[1]~194_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\)) # (!\i_RISCV|i_Path|a[1]~194_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[1]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][1]~regout\,
	datad => \i_RISCV|i_Path|a[1]~194_combout\,
	combout => \i_RISCV|i_Path|a[1]~195_combout\);

-- Location: LCCOMB_X23_Y16_N10
\i_RISCV|i_Path|a[4]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~210_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\,
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[4]~210_combout\);

-- Location: LCFF_X12_Y16_N23
\i_RISCV|i_Path|pc_ir[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(6),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(6));

-- Location: LCCOMB_X12_Y16_N22
\i_RISCV|i_Path|a[6]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~223_combout\ = (\i_RISCV|i_Path|pc_ir\(6) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(6),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[6]~223_combout\);

-- Location: LCCOMB_X23_Y12_N10
\i_RISCV|i_Path|a[6]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~225_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[6]~225_combout\);

-- Location: LCCOMB_X22_Y11_N18
\i_RISCV|i_Path|a[6]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~226_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[6]~225_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\))) # (!\i_RISCV|i_Path|a[6]~225_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[6]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~225_combout\,
	combout => \i_RISCV|i_Path|a[6]~226_combout\);

-- Location: LCCOMB_X24_Y16_N30
\i_RISCV|i_Path|a[6]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~227_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[6]~227_combout\);

-- Location: LCCOMB_X23_Y8_N10
\i_RISCV|i_Path|a[6]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~228_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[6]~227_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\)) # (!\i_RISCV|i_Path|a[6]~227_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[6]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~227_combout\,
	combout => \i_RISCV|i_Path|a[6]~228_combout\);

-- Location: LCCOMB_X18_Y15_N20
\i_RISCV|i_Path|a[5]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~247_combout\ = (\i_RISCV|i_Path|pc_out\(5) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(5),
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[5]~247_combout\);

-- Location: LCCOMB_X24_Y16_N14
\i_RISCV|i_Path|a[5]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~250_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[5]~250_combout\);

-- Location: LCCOMB_X24_Y20_N20
\i_RISCV|i_Path|a[5]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~251_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[5]~250_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\))) # (!\i_RISCV|i_Path|a[5]~250_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[5]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[5]~250_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][5]~regout\,
	combout => \i_RISCV|i_Path|a[5]~251_combout\);

-- Location: LCCOMB_X24_Y16_N28
\i_RISCV|i_Path|a[7]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~275_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[7]~275_combout\);

-- Location: LCFF_X23_Y12_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\);

-- Location: LCFF_X23_Y12_N31
\i_RISCV|i_Path|i_BancoReg|reg[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\);

-- Location: LCCOMB_X23_Y12_N30
\i_RISCV|i_Path|a[16]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~296_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[16]~296_combout\);

-- Location: LCFF_X25_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\);

-- Location: LCFF_X19_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\);

-- Location: LCFF_X20_Y8_N11
\i_RISCV|i_Path|i_BancoReg|reg[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\);

-- Location: LCFF_X20_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\);

-- Location: LCFF_X12_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\);

-- Location: LCFF_X12_Y16_N25
\i_RISCV|i_Path|pc_ir[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(18),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(18));

-- Location: LCCOMB_X12_Y16_N24
\i_RISCV|i_Path|a[18]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~317_combout\ = (\i_RISCV|i_Path|pc_ir\(18) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(18),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[18]~317_combout\);

-- Location: LCFF_X21_Y23_N9
\i_RISCV|i_Path|pc_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[18]~80_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(18));

-- Location: LCFF_X19_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\);

-- Location: LCFF_X25_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\);

-- Location: LCFF_X27_Y16_N21
\i_RISCV|i_Path|i_BancoReg|reg[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\);

-- Location: LCFF_X25_Y16_N3
\i_RISCV|i_Path|i_BancoReg|reg[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\);

-- Location: LCFF_X27_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\);

-- Location: LCFF_X24_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\);

-- Location: LCCOMB_X24_Y10_N24
\i_RISCV|i_Path|a[18]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~326_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\,
	combout => \i_RISCV|i_Path|a[18]~326_combout\);

-- Location: LCFF_X24_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\);

-- Location: LCFF_X12_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\);

-- Location: LCCOMB_X12_Y11_N28
\i_RISCV|i_Path|a[18]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~338_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[18]~338_combout\);

-- Location: LCCOMB_X12_Y11_N18
\i_RISCV|i_Path|a[18]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~339_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[18]~338_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\)) # (!\i_RISCV|i_Path|a[18]~338_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[18]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\,
	datad => \i_RISCV|i_Path|a[18]~338_combout\,
	combout => \i_RISCV|i_Path|a[18]~339_combout\);

-- Location: LCFF_X20_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\);

-- Location: LCCOMB_X20_Y10_N12
\i_RISCV|i_Path|a[17]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~344_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[17]~344_combout\);

-- Location: LCFF_X22_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\);

-- Location: LCCOMB_X22_Y11_N26
\i_RISCV|i_Path|a[17]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~359_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[17]~359_combout\);

-- Location: LCCOMB_X20_Y9_N30
\i_RISCV|i_Path|a[17]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~360_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[17]~359_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\)) # (!\i_RISCV|i_Path|a[17]~359_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[17]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\,
	datad => \i_RISCV|i_Path|a[17]~359_combout\,
	combout => \i_RISCV|i_Path|a[17]~360_combout\);

-- Location: LCFF_X13_Y15_N25
\i_RISCV|i_Path|pc_ir[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(19),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(19));

-- Location: LCCOMB_X13_Y15_N24
\i_RISCV|i_Path|a[19]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~367_combout\ = (\i_RISCV|i_Path|pc_ir\(19) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(19),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[19]~367_combout\);

-- Location: LCFF_X29_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\);

-- Location: LCCOMB_X21_Y11_N24
\i_RISCV|i_Path|a[19]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~371_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\) # (\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[19]~371_combout\);

-- Location: LCFF_X25_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\);

-- Location: LCFF_X19_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\);

-- Location: LCCOMB_X20_Y10_N6
\i_RISCV|i_Path|a[19]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~373_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\) # (\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[19]~373_combout\);

-- Location: LCCOMB_X20_Y10_N20
\i_RISCV|i_Path|a[19]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~374_combout\ = (\i_RISCV|i_Path|a[19]~373_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(18)))) # (!\i_RISCV|i_Path|a[19]~373_combout\ & (\i_RISCV|i_Path|ir_out_m\(18) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~373_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\,
	combout => \i_RISCV|i_Path|a[19]~374_combout\);

-- Location: LCFF_X27_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\);

-- Location: LCFF_X13_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\);

-- Location: LCCOMB_X13_Y11_N2
\i_RISCV|i_Path|a[19]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~386_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[19]~386_combout\);

-- Location: LCFF_X14_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\);

-- Location: LCCOMB_X13_Y11_N24
\i_RISCV|i_Path|a[19]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~387_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[19]~386_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\)) # (!\i_RISCV|i_Path|a[19]~386_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[19]~386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[19]~386_combout\,
	combout => \i_RISCV|i_Path|a[19]~387_combout\);

-- Location: LCFF_X12_Y15_N25
\i_RISCV|i_Path|pc_ir[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(20),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(20));

-- Location: LCCOMB_X12_Y15_N24
\i_RISCV|i_Path|a[20]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~390_combout\ = (\i_RISCV|i_Path|pc_ir\(20) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.Jal~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(20),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[20]~390_combout\);

-- Location: LCFF_X26_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\);

-- Location: LCFF_X25_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\);

-- Location: LCFF_X26_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\);

-- Location: LCCOMB_X26_Y14_N24
\i_RISCV|i_Path|a[20]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~394_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~394_combout\);

-- Location: LCFF_X26_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\);

-- Location: LCCOMB_X26_Y14_N26
\i_RISCV|i_Path|a[20]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~395_combout\ = (\i_RISCV|i_Path|a[20]~394_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[20]~394_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~394_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~395_combout\);

-- Location: LCCOMB_X24_Y21_N26
\i_RISCV|i_Path|a[20]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~396_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18)) # (\i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~396_combout\);

-- Location: LCCOMB_X24_Y21_N24
\i_RISCV|i_Path|a[20]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~397_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[20]~396_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\))) # (!\i_RISCV|i_Path|a[20]~396_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[20]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\,
	datad => \i_RISCV|i_Path|a[20]~396_combout\,
	combout => \i_RISCV|i_Path|a[20]~397_combout\);

-- Location: LCCOMB_X21_Y21_N20
\i_RISCV|i_Path|a[20]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~398_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16)) # (\i_RISCV|i_Path|a[20]~395_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[20]~397_combout\ & (!\i_RISCV|i_Path|ir_out_m\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~397_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|a[20]~395_combout\,
	combout => \i_RISCV|i_Path|a[20]~398_combout\);

-- Location: LCFF_X21_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\);

-- Location: LCCOMB_X24_Y18_N18
\i_RISCV|i_Path|a[20]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~409_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[20]~402_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\,
	datac => \i_RISCV|i_Path|a[20]~402_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[20]~409_combout\);

-- Location: LCCOMB_X13_Y19_N24
\i_RISCV|i_Path|a[22]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~416_combout\ = (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Path|pc_out\(22) & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr8~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|pc_out\(22),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[22]~416_combout\);

-- Location: LCCOMB_X20_Y10_N14
\i_RISCV|i_Path|a[22]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~417_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[22]~417_combout\);

-- Location: LCFF_X20_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\);

-- Location: LCCOMB_X20_Y10_N0
\i_RISCV|i_Path|a[22]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~418_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[22]~417_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\)) # (!\i_RISCV|i_Path|a[22]~417_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|a[22]~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|a[22]~417_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\,
	combout => \i_RISCV|i_Path|a[22]~418_combout\);

-- Location: LCCOMB_X22_Y12_N2
\i_RISCV|i_Path|a[22]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~421_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[22]~421_combout\);

-- Location: LCFF_X12_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\);

-- Location: LCFF_X27_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\);

-- Location: LCFF_X13_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\);

-- Location: LCFF_X12_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\);

-- Location: LCCOMB_X12_Y11_N20
\i_RISCV|i_Path|a[22]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~436_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\) # (\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[22]~436_combout\);

-- Location: LCFF_X13_Y15_N11
\i_RISCV|i_Path|pc_ir[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(21),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(21));

-- Location: LCCOMB_X13_Y15_N10
\i_RISCV|i_Path|a[21]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~440_combout\ = (\i_RISCV|i_Path|pc_ir\(21) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(21),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[21]~440_combout\);

-- Location: LCCOMB_X26_Y14_N12
\i_RISCV|i_Path|a[21]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~444_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~444_combout\);

-- Location: LCFF_X18_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\);

-- Location: LCFF_X26_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\);

-- Location: LCCOMB_X16_Y9_N20
\i_RISCV|i_Path|a[21]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~451_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18)) # (\i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~451_combout\);

-- Location: LCCOMB_X16_Y9_N4
\i_RISCV|i_Path|a[21]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~452_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[21]~451_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\)) # (!\i_RISCV|i_Path|a[21]~451_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[21]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\,
	datac => \i_RISCV|i_Path|a[21]~451_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~452_combout\);

-- Location: LCFF_X19_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\);

-- Location: LCFF_X20_Y8_N5
\i_RISCV|i_Path|i_BancoReg|reg[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\);

-- Location: LCFF_X22_Y9_N7
\i_RISCV|i_Path|i_BancoReg|reg[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\);

-- Location: LCFF_X22_Y9_N17
\i_RISCV|i_Path|i_BancoReg|reg[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\);

-- Location: LCCOMB_X22_Y9_N16
\i_RISCV|i_Path|a[23]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~465_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\,
	combout => \i_RISCV|i_Path|a[23]~465_combout\);

-- Location: LCFF_X18_Y8_N15
\i_RISCV|i_Path|i_BancoReg|reg[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\);

-- Location: LCCOMB_X18_Y8_N12
\i_RISCV|i_Path|a[23]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~466_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[23]~465_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\))) # (!\i_RISCV|i_Path|a[23]~465_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[23]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\,
	datad => \i_RISCV|i_Path|a[23]~465_combout\,
	combout => \i_RISCV|i_Path|a[23]~466_combout\);

-- Location: LCFF_X27_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\);

-- Location: LCFF_X26_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\);

-- Location: LCCOMB_X26_Y14_N16
\i_RISCV|i_Path|a[23]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~467_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[23]~467_combout\);

-- Location: LCCOMB_X26_Y14_N30
\i_RISCV|i_Path|a[23]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~468_combout\ = (\i_RISCV|i_Path|a[23]~467_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[23]~467_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[23]~467_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\,
	combout => \i_RISCV|i_Path|a[23]~468_combout\);

-- Location: LCFF_X18_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\);

-- Location: LCFF_X22_Y19_N1
\i_RISCV|i_Path|i_BancoReg|reg[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\);

-- Location: LCFF_X26_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\);

-- Location: LCFF_X20_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\);

-- Location: LCCOMB_X23_Y15_N8
\i_RISCV|i_Path|a[30]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~487_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Path|pc_out\(30) & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(30),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[30]~487_combout\);

-- Location: LCFF_X26_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\);

-- Location: LCCOMB_X26_Y14_N20
\i_RISCV|i_Path|a[30]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~490_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[30]~490_combout\);

-- Location: LCCOMB_X26_Y14_N22
\i_RISCV|i_Path|a[30]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~491_combout\ = (\i_RISCV|i_Path|a[30]~490_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[30]~490_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[30]~490_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~491_combout\);

-- Location: LCFF_X15_Y14_N11
\i_RISCV|i_Path|i_BancoReg|reg[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\);

-- Location: LCFF_X24_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\);

-- Location: LCFF_X12_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\);

-- Location: LCFF_X13_Y15_N17
\i_RISCV|i_Path|pc_ir[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(31),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(31));

-- Location: LCCOMB_X13_Y15_N16
\i_RISCV|i_Path|a[31]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~509_combout\ = (\i_RISCV|i_Path|pc_ir\(31) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(31),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[31]~509_combout\);

-- Location: LCFF_X16_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\);

-- Location: LCFF_X26_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\);

-- Location: LCFF_X25_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\);

-- Location: LCFF_X21_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\);

-- Location: LCFF_X29_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\);

-- Location: LCCOMB_X19_Y15_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~23_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[30]~508_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => \i_RISCV|i_Path|a[31]~533_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~23_combout\);

-- Location: LCFF_X13_Y15_N19
\i_RISCV|i_Path|pc_ir[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(28),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(28));

-- Location: LCCOMB_X13_Y15_N18
\i_RISCV|i_Path|a[28]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~534_combout\ = (\i_RISCV|i_Path|pc_ir\(28) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(28),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[28]~534_combout\);

-- Location: LCFF_X18_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\);

-- Location: LCFF_X21_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\);

-- Location: LCFF_X21_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\);

-- Location: LCCOMB_X21_Y10_N18
\i_RISCV|i_Path|a[28]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~536_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[28]~536_combout\);

-- Location: LCFF_X18_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\);

-- Location: LCCOMB_X18_Y10_N14
\i_RISCV|i_Path|a[28]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~537_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[28]~536_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\))) # (!\i_RISCV|i_Path|a[28]~536_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[28]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~536_combout\,
	combout => \i_RISCV|i_Path|a[28]~537_combout\);

-- Location: LCFF_X22_Y22_N25
\i_RISCV|i_Path|i_BancoReg|reg[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[20][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\);

-- Location: LCFF_X29_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\);

-- Location: LCFF_X21_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\);

-- Location: LCFF_X21_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\);

-- Location: LCFF_X24_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\);

-- Location: LCFF_X24_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\);

-- Location: LCFF_X22_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\);

-- Location: LCFF_X22_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\);

-- Location: LCCOMB_X23_Y13_N6
\i_RISCV|i_Path|a[28]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~548_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\,
	combout => \i_RISCV|i_Path|a[28]~548_combout\);

-- Location: LCFF_X23_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\);

-- Location: LCCOMB_X24_Y12_N6
\i_RISCV|i_Path|a[28]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~549_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[28]~548_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\))) # (!\i_RISCV|i_Path|a[28]~548_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[28]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~548_combout\,
	combout => \i_RISCV|i_Path|a[28]~549_combout\);

-- Location: LCCOMB_X24_Y12_N10
\i_RISCV|i_Path|a[28]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~550_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[28]~549_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|a[9]~110_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~549_combout\,
	combout => \i_RISCV|i_Path|a[28]~550_combout\);

-- Location: LCCOMB_X21_Y13_N20
\i_RISCV|i_Path|a[28]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~551_combout\ = (\i_RISCV|i_Path|a[28]~550_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\)))) # (!\i_RISCV|i_Path|a[28]~550_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\ 
-- & ((\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\,
	datac => \i_RISCV|i_Path|a[28]~550_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[28]~551_combout\);

-- Location: LCFF_X13_Y15_N5
\i_RISCV|i_Path|pc_ir[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(29),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(29));

-- Location: LCCOMB_X13_Y15_N4
\i_RISCV|i_Path|a[29]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~557_combout\ = (\i_RISCV|i_Path|pc_ir\(29) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(29),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[29]~557_combout\);

-- Location: LCFF_X16_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\);

-- Location: LCFF_X20_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\);

-- Location: LCCOMB_X23_Y13_N20
\i_RISCV|i_Path|a[29]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~563_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\,
	combout => \i_RISCV|i_Path|a[29]~563_combout\);

-- Location: LCFF_X30_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\);

-- Location: LCFF_X20_Y14_N11
\i_RISCV|i_Path|i_BancoReg|reg[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\);

-- Location: LCCOMB_X27_Y14_N10
\i_RISCV|i_Path|a[29]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~566_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\,
	combout => \i_RISCV|i_Path|a[29]~566_combout\);

-- Location: LCCOMB_X27_Y14_N0
\i_RISCV|i_Path|a[29]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~567_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[29]~566_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\))) # (!\i_RISCV|i_Path|a[29]~566_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[29]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\,
	datad => \i_RISCV|i_Path|a[29]~566_combout\,
	combout => \i_RISCV|i_Path|a[29]~567_combout\);

-- Location: LCFF_X25_Y8_N21
\i_RISCV|i_Path|i_BancoReg|reg[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\);

-- Location: LCFF_X13_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\);

-- Location: LCFF_X12_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\);

-- Location: LCCOMB_X12_Y11_N16
\i_RISCV|i_Path|a[29]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~578_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[29]~578_combout\);

-- Location: LCCOMB_X18_Y19_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[28]~556_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[28]~556_combout\,
	datad => \i_RISCV|i_Path|a[29]~581_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X19_Y15_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~25_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~23_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\ & \i_RISCV|i_Path|shamt[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~23_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X18_Y12_N10
\i_RISCV|i_Path|a[24]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~583_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Path|pc_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Path|pc_out\(24),
	combout => \i_RISCV|i_Path|a[24]~583_combout\);

-- Location: LCFF_X16_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\);

-- Location: LCCOMB_X29_Y13_N10
\i_RISCV|i_Path|a[24]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~586_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[24]~586_combout\);

-- Location: LCFF_X20_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\);

-- Location: LCFF_X25_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\);

-- Location: LCFF_X16_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\);

-- Location: LCCOMB_X27_Y15_N18
\i_RISCV|i_Path|a[24]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~601_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[24]~594_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[24]~594_combout\,
	combout => \i_RISCV|i_Path|a[24]~601_combout\);

-- Location: LCFF_X19_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\);

-- Location: LCFF_X27_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\);

-- Location: LCFF_X27_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\);

-- Location: LCCOMB_X27_Y11_N6
\i_RISCV|i_Path|a[24]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~603_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[24]~603_combout\);

-- Location: LCFF_X27_Y16_N23
\i_RISCV|i_Path|i_BancoReg|reg[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\);

-- Location: LCCOMB_X27_Y16_N24
\i_RISCV|i_Path|a[24]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~604_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[24]~603_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\)) # (!\i_RISCV|i_Path|a[24]~603_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[24]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\,
	datac => \i_RISCV|i_Path|a[24]~603_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\,
	combout => \i_RISCV|i_Path|a[24]~604_combout\);

-- Location: LCFF_X27_Y8_N27
\i_RISCV|i_Path|i_BancoReg|reg[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\);

-- Location: LCFF_X21_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\);

-- Location: LCCOMB_X29_Y13_N16
\i_RISCV|i_Path|a[25]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~611_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\,
	combout => \i_RISCV|i_Path|a[25]~611_combout\);

-- Location: LCCOMB_X29_Y13_N2
\i_RISCV|i_Path|a[25]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~612_combout\ = (\i_RISCV|i_Path|a[25]~611_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[25]~611_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\,
	datac => \i_RISCV|i_Path|a[25]~611_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[25]~612_combout\);

-- Location: LCFF_X15_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\);

-- Location: LCFF_X16_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\);

-- Location: LCFF_X29_Y14_N11
\i_RISCV|i_Path|i_BancoReg|reg[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\);

-- Location: LCFF_X25_Y12_N25
\i_RISCV|i_Path|i_BancoReg|reg[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\);

-- Location: LCFF_X29_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\);

-- Location: LCFF_X16_Y18_N5
\i_RISCV|i_Path|i_BancoReg|reg[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\);

-- Location: LCFF_X13_Y15_N1
\i_RISCV|i_Path|pc_ir[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(26),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(26));

-- Location: LCCOMB_X13_Y15_N0
\i_RISCV|i_Path|a[26]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~630_combout\ = (\i_RISCV|i_Path|pc_ir\(26) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(26),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[26]~630_combout\);

-- Location: LCFF_X18_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\);

-- Location: LCFF_X19_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\);

-- Location: LCCOMB_X19_Y10_N20
\i_RISCV|i_Path|a[26]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~632_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18)) # ((\i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (!\i_RISCV|i_Path|ir_out_m\(18) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\,
	combout => \i_RISCV|i_Path|a[26]~632_combout\);

-- Location: LCFF_X20_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\);

-- Location: LCCOMB_X22_Y9_N0
\i_RISCV|i_Path|a[26]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~647_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\,
	combout => \i_RISCV|i_Path|a[26]~647_combout\);

-- Location: LCCOMB_X21_Y9_N16
\i_RISCV|i_Path|a[26]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~648_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[26]~647_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\)) # (!\i_RISCV|i_Path|a[26]~647_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[26]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~647_combout\,
	combout => \i_RISCV|i_Path|a[26]~648_combout\);

-- Location: LCFF_X29_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\);

-- Location: LCFF_X27_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\);

-- Location: LCFF_X27_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\);

-- Location: LCCOMB_X27_Y11_N8
\i_RISCV|i_Path|a[26]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~651_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[26]~651_combout\);

-- Location: LCFF_X29_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\);

-- Location: LCCOMB_X29_Y11_N10
\i_RISCV|i_Path|a[26]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~652_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[26]~651_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\)) # (!\i_RISCV|i_Path|a[26]~651_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[26]~651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~651_combout\,
	combout => \i_RISCV|i_Path|a[26]~652_combout\);

-- Location: LCCOMB_X18_Y15_N22
\i_RISCV|i_Path|a[27]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~656_combout\ = (\i_RISCV|i_Path|pc_out\(27) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(27),
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[27]~656_combout\);

-- Location: LCFF_X26_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\);

-- Location: LCFF_X15_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\);

-- Location: LCFF_X21_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\);

-- Location: LCCOMB_X21_Y10_N12
\i_RISCV|i_Path|a[27]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~657_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~657_combout\);

-- Location: LCFF_X18_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\);

-- Location: LCCOMB_X18_Y10_N30
\i_RISCV|i_Path|a[27]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~658_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[27]~657_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\))) # (!\i_RISCV|i_Path|a[27]~657_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[27]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\,
	datad => \i_RISCV|i_Path|a[27]~657_combout\,
	combout => \i_RISCV|i_Path|a[27]~658_combout\);

-- Location: LCFF_X27_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\);

-- Location: LCFF_X30_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\);

-- Location: LCFF_X29_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[17][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\);

-- Location: LCCOMB_X29_Y13_N30
\i_RISCV|i_Path|a[27]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~659_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[27]~659_combout\);

-- Location: LCFF_X31_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\);

-- Location: LCCOMB_X27_Y13_N28
\i_RISCV|i_Path|a[27]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~660_combout\ = (\i_RISCV|i_Path|a[27]~659_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[27]~659_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~659_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~660_combout\);

-- Location: LCFF_X19_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\);

-- Location: LCCOMB_X19_Y10_N24
\i_RISCV|i_Path|a[27]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~661_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[27]~661_combout\);

-- Location: LCFF_X19_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\);

-- Location: LCCOMB_X19_Y10_N18
\i_RISCV|i_Path|a[27]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~662_combout\ = (\i_RISCV|i_Path|a[27]~661_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[27]~661_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~661_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[27]~662_combout\);

-- Location: LCFF_X20_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\);

-- Location: LCFF_X22_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\);

-- Location: LCFF_X23_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\);

-- Location: LCCOMB_X23_Y13_N18
\i_RISCV|i_Path|a[27]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~663_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~663_combout\);

-- Location: LCFF_X20_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\);

-- Location: LCCOMB_X20_Y13_N18
\i_RISCV|i_Path|a[27]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~664_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[27]~663_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\)) # (!\i_RISCV|i_Path|a[27]~663_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|a[27]~663_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|a[27]~663_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~664_combout\);

-- Location: LCCOMB_X19_Y13_N30
\i_RISCV|i_Path|a[27]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~665_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[27]~662_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[27]~664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[27]~662_combout\,
	datad => \i_RISCV|i_Path|a[27]~664_combout\,
	combout => \i_RISCV|i_Path|a[27]~665_combout\);

-- Location: LCFF_X24_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\);

-- Location: LCCOMB_X24_Y10_N6
\i_RISCV|i_Path|a[27]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~666_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~666_combout\);

-- Location: LCCOMB_X24_Y10_N12
\i_RISCV|i_Path|a[27]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~667_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[27]~666_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\)) # (!\i_RISCV|i_Path|a[27]~666_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[27]~666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\,
	datad => \i_RISCV|i_Path|a[27]~666_combout\,
	combout => \i_RISCV|i_Path|a[27]~667_combout\);

-- Location: LCCOMB_X19_Y13_N20
\i_RISCV|i_Path|a[27]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~668_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[27]~665_combout\ & ((\i_RISCV|i_Path|a[27]~667_combout\))) # (!\i_RISCV|i_Path|a[27]~665_combout\ & (\i_RISCV|i_Path|a[27]~660_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[27]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~660_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[27]~667_combout\,
	datad => \i_RISCV|i_Path|a[27]~665_combout\,
	combout => \i_RISCV|i_Path|a[27]~668_combout\);

-- Location: LCFF_X14_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\);

-- Location: LCFF_X22_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\);

-- Location: LCFF_X16_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\);

-- Location: LCCOMB_X16_Y13_N4
\i_RISCV|i_Path|a[27]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~669_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[27]~669_combout\);

-- Location: LCCOMB_X16_Y13_N20
\i_RISCV|i_Path|a[27]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~670_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[27]~669_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\))) # (!\i_RISCV|i_Path|a[27]~669_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[27]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[27]~669_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~670_combout\);

-- Location: LCCOMB_X14_Y13_N20
\i_RISCV|i_Path|a[27]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~671_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[27]~670_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~110_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[27]~670_combout\,
	combout => \i_RISCV|i_Path|a[27]~671_combout\);

-- Location: LCFF_X15_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\);

-- Location: LCCOMB_X19_Y13_N24
\i_RISCV|i_Path|a[27]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~674_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)) # (\i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~674_combout\);

-- Location: LCCOMB_X19_Y10_N16
\i_RISCV|i_Path|a[8]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~684_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[8]~684_combout\);

-- Location: LCFF_X30_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\);

-- Location: LCFF_X30_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\);

-- Location: LCFF_X14_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\);

-- Location: LCFF_X23_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\);

-- Location: LCFF_X22_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\);

-- Location: LCCOMB_X21_Y10_N14
\i_RISCV|i_Path|a[10]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~703_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[10]~703_combout\);

-- Location: LCCOMB_X15_Y10_N10
\i_RISCV|i_Path|a[10]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~704_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[10]~703_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\))) # (!\i_RISCV|i_Path|a[10]~703_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[10]~703_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\,
	datad => \i_RISCV|i_Path|a[10]~703_combout\,
	combout => \i_RISCV|i_Path|a[10]~704_combout\);

-- Location: LCFF_X30_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\);

-- Location: LCCOMB_X30_Y13_N10
\i_RISCV|i_Path|a[10]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~705_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[10]~705_combout\);

-- Location: LCCOMB_X31_Y13_N4
\i_RISCV|i_Path|a[10]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~706_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[10]~705_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\))) # (!\i_RISCV|i_Path|a[10]~705_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[10]~705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[10]~705_combout\,
	combout => \i_RISCV|i_Path|a[10]~706_combout\);

-- Location: LCFF_X15_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\);

-- Location: LCFF_X15_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\);

-- Location: LCFF_X22_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\);

-- Location: LCFF_X26_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\);

-- Location: LCFF_X13_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\);

-- Location: LCCOMB_X13_Y11_N16
\i_RISCV|i_Path|a[10]~720\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~720_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[10]~720_combout\);

-- Location: LCFF_X13_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\);

-- Location: LCFF_X31_Y12_N19
\i_RISCV|i_Path|i_BancoReg|reg[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\);

-- Location: LCFF_X31_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\);

-- Location: LCCOMB_X31_Y12_N30
\i_RISCV|i_Path|a[9]~733\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~733_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[9]~733_combout\);

-- Location: LCFF_X30_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\);

-- Location: LCCOMB_X13_Y14_N14
\i_RISCV|i_Path|a[9]~734\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~734_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[9]~733_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~733_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[9]~733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|a[9]~733_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\,
	combout => \i_RISCV|i_Path|a[9]~734_combout\);

-- Location: LCFF_X14_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\);

-- Location: LCFF_X14_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\);

-- Location: LCFF_X15_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\);

-- Location: LCFF_X15_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\);

-- Location: LCFF_X16_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\);

-- Location: LCCOMB_X16_Y11_N30
\i_RISCV|i_Path|a[9]~741\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~741_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[9]~741_combout\);

-- Location: LCFF_X16_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\);

-- Location: LCCOMB_X16_Y11_N0
\i_RISCV|i_Path|a[9]~742\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~742_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[9]~741_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~741_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[9]~741_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~741_combout\,
	combout => \i_RISCV|i_Path|a[9]~742_combout\);

-- Location: LCFF_X12_Y16_N19
\i_RISCV|i_Path|pc_ir[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(11),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(11));

-- Location: LCCOMB_X12_Y16_N18
\i_RISCV|i_Path|a[11]~749\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~749_combout\ = (\i_RISCV|i_Path|pc_ir\(11) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(11),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[11]~749_combout\);

-- Location: LCFF_X16_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\);

-- Location: LCFF_X29_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\);

-- Location: LCFF_X20_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\);

-- Location: LCFF_X31_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\);

-- Location: LCFF_X24_Y9_N11
\i_RISCV|i_Path|i_BancoReg|reg[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\);

-- Location: LCFF_X23_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\);

-- Location: LCFF_X15_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\);

-- Location: LCFF_X16_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\);

-- Location: LCCOMB_X25_Y11_N4
\i_RISCV|i_Path|a[11]~768\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~768_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[11]~761_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[11]~761_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[11]~768_combout\);

-- Location: LCFF_X29_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\);

-- Location: LCFF_X27_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\);

-- Location: LCCOMB_X27_Y9_N30
\i_RISCV|i_Path|a[11]~770\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~770_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\,
	combout => \i_RISCV|i_Path|a[11]~770_combout\);

-- Location: LCCOMB_X26_Y9_N20
\i_RISCV|i_Path|a[11]~771\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~771_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[11]~770_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\))) # (!\i_RISCV|i_Path|a[11]~770_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[11]~770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~770_combout\,
	combout => \i_RISCV|i_Path|a[11]~771_combout\);

-- Location: LCFF_X13_Y19_N13
\i_RISCV|i_Path|pc_ir[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(12),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(12));

-- Location: LCCOMB_X13_Y19_N12
\i_RISCV|i_Path|a[12]~774\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~774_combout\ = (\i_RISCV|i_Path|pc_ir\(12) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(12),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[12]~774_combout\);

-- Location: LCFF_X16_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\);

-- Location: LCCOMB_X16_Y11_N16
\i_RISCV|i_Path|a[12]~776\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~776_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[12]~776_combout\);

-- Location: LCCOMB_X16_Y11_N14
\i_RISCV|i_Path|a[12]~777\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~777_combout\ = (\i_RISCV|i_Path|a[12]~776_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[12]~776_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~776_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[12]~777_combout\);

-- Location: LCFF_X31_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\);

-- Location: LCFF_X18_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\);

-- Location: LCFF_X18_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\);

-- Location: LCFF_X19_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\);

-- Location: LCCOMB_X19_Y10_N28
\i_RISCV|i_Path|a[12]~780\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~780_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[12]~780_combout\);

-- Location: LCFF_X19_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\);

-- Location: LCCOMB_X19_Y10_N30
\i_RISCV|i_Path|a[12]~781\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~781_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[12]~780_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\))) # (!\i_RISCV|i_Path|a[12]~780_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[12]~780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\,
	datad => \i_RISCV|i_Path|a[12]~780_combout\,
	combout => \i_RISCV|i_Path|a[12]~781_combout\);

-- Location: LCFF_X18_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\);

-- Location: LCFF_X22_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\);

-- Location: LCFF_X18_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\);

-- Location: LCCOMB_X18_Y13_N22
\i_RISCV|i_Path|a[12]~782\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~782_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\,
	combout => \i_RISCV|i_Path|a[12]~782_combout\);

-- Location: LCFF_X22_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\);

-- Location: LCCOMB_X18_Y13_N30
\i_RISCV|i_Path|a[12]~783\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~783_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[12]~782_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\)) # (!\i_RISCV|i_Path|a[12]~782_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[12]~782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\,
	datad => \i_RISCV|i_Path|a[12]~782_combout\,
	combout => \i_RISCV|i_Path|a[12]~783_combout\);

-- Location: LCCOMB_X22_Y8_N24
\i_RISCV|i_Path|a[12]~784\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~784_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[12]~781_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[12]~783_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[12]~783_combout\,
	datad => \i_RISCV|i_Path|a[12]~781_combout\,
	combout => \i_RISCV|i_Path|a[12]~784_combout\);

-- Location: LCFF_X26_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\);

-- Location: LCFF_X27_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\);

-- Location: LCFF_X24_Y8_N11
\i_RISCV|i_Path|i_BancoReg|reg[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\);

-- Location: LCFF_X30_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\);

-- Location: LCFF_X12_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\);

-- Location: LCFF_X16_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[20][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\);

-- Location: LCFF_X18_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[16][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\);

-- Location: LCFF_X27_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\);

-- Location: LCFF_X20_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\);

-- Location: LCFF_X29_Y18_N25
\i_RISCV|i_Path|i_BancoReg|reg[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\);

-- Location: LCFF_X16_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\);

-- Location: LCFF_X18_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\);

-- Location: LCFF_X16_Y9_N17
\i_RISCV|i_Path|i_BancoReg|reg[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\);

-- Location: LCFF_X20_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\);

-- Location: LCFF_X20_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\);

-- Location: LCCOMB_X20_Y11_N6
\i_RISCV|i_Path|a[13]~839\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~839_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[13]~832_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[13]~832_combout\,
	combout => \i_RISCV|i_Path|a[13]~839_combout\);

-- Location: LCFF_X29_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\);

-- Location: LCCOMB_X29_Y10_N8
\i_RISCV|i_Path|a[13]~841\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~841_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[13]~841_combout\);

-- Location: LCCOMB_X27_Y13_N2
\i_RISCV|i_Path|a[13]~842\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~842_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[13]~841_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\)) # (!\i_RISCV|i_Path|a[13]~841_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[13]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\,
	datad => \i_RISCV|i_Path|a[13]~841_combout\,
	combout => \i_RISCV|i_Path|a[13]~842_combout\);

-- Location: LCFF_X13_Y15_N27
\i_RISCV|i_Path|pc_ir[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(15),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(15));

-- Location: LCCOMB_X13_Y15_N26
\i_RISCV|i_Path|a[15]~845\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~845_combout\ = (\i_RISCV|i_Path|pc_ir\(15) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(15),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[15]~845_combout\);

-- Location: LCFF_X25_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\);

-- Location: LCFF_X27_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\);

-- Location: LCCOMB_X27_Y12_N8
\i_RISCV|i_Path|a[15]~854\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~854_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[15]~854_combout\);

-- Location: LCFF_X15_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\);

-- Location: LCCOMB_X29_Y18_N10
\i_RISCV|i_Path|a[15]~866\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~866_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[15]~866_combout\);

-- Location: LCCOMB_X21_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\);

-- Location: LCCOMB_X20_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Mux32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\);

-- Location: LCCOMB_X24_Y19_N2
\i_RISCV|i_Path|b[30]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[30]~0_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux1~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|Mux1~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\,
	combout => \i_RISCV|i_Path|b[30]~0_combout\);

-- Location: LCCOMB_X25_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\);

-- Location: LCCOMB_X27_Y13_N4
\i_RISCV|i_Path|i_BancoReg|Mux34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~3_combout\);

-- Location: LCCOMB_X29_Y14_N20
\i_RISCV|i_Path|i_BancoReg|Mux35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\);

-- Location: LCCOMB_X27_Y17_N10
\i_RISCV|i_Path|i_BancoReg|Mux35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~8_combout\);

-- Location: LCCOMB_X21_Y10_N8
\i_RISCV|i_Path|i_BancoReg|Mux35~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][28]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\);

-- Location: LCCOMB_X21_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux35~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux35~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][28]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~11_combout\);

-- Location: LCCOMB_X22_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux35~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\);

-- Location: LCCOMB_X22_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux35~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~13_combout\);

-- Location: LCCOMB_X22_Y13_N30
\i_RISCV|i_Path|i_BancoReg|Mux35~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux35~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\);

-- Location: LCCOMB_X20_Y14_N0
\i_RISCV|i_Path|i_BancoReg|Mux35~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\) # ((!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & \i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux35~14_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[2][28]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~15_combout\);

-- Location: LCCOMB_X15_Y15_N16
\i_RISCV|i_Path|i_BancoReg|Mux35~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux35~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux35~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\);

-- Location: LCCOMB_X27_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux35~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\);

-- Location: LCCOMB_X15_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][27]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\);

-- Location: LCCOMB_X26_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~1_combout\);

-- Location: LCCOMB_X30_Y13_N18
\i_RISCV|i_Path|i_BancoReg|Mux36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\);

-- Location: LCCOMB_X31_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][27]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~3_combout\);

-- Location: LCCOMB_X22_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\);

-- Location: LCCOMB_X20_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~7_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux36~6_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][27]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~7_combout\);

-- Location: LCCOMB_X22_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\);

-- Location: LCCOMB_X18_Y10_N20
\i_RISCV|i_Path|i_BancoReg|Mux37~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\);

-- Location: LCCOMB_X19_Y10_N4
\i_RISCV|i_Path|i_BancoReg|Mux37~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~1_combout\);

-- Location: LCCOMB_X22_Y12_N0
\i_RISCV|i_Path|i_BancoReg|Mux37~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\);

-- Location: LCCOMB_X20_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux37~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux37~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~5_combout\);

-- Location: LCCOMB_X27_Y11_N2
\i_RISCV|i_Path|i_BancoReg|Mux37~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\);

-- Location: LCCOMB_X29_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux37~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][26]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux37~17_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~18_combout\);

-- Location: LCCOMB_X21_Y10_N24
\i_RISCV|i_Path|i_BancoReg|Mux38~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\);

-- Location: LCCOMB_X15_Y12_N8
\i_RISCV|i_Path|i_BancoReg|Mux38~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~1_combout\);

-- Location: LCCOMB_X16_Y10_N18
\i_RISCV|i_Path|i_BancoReg|Mux38~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\);

-- Location: LCCOMB_X16_Y10_N14
\i_RISCV|i_Path|i_BancoReg|Mux38~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~5_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux38~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~5_combout\);

-- Location: LCCOMB_X22_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux38~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\);

-- Location: LCCOMB_X16_Y12_N30
\i_RISCV|i_Path|i_BancoReg|Mux38~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~7_combout\);

-- Location: LCCOMB_X16_Y12_N16
\i_RISCV|i_Path|i_BancoReg|Mux38~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~5_combout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((!\i_RISCV|i_Path|ir_out_m\(20) & 
-- \i_RISCV|i_Path|i_BancoReg|Mux38~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux38~5_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\);

-- Location: LCCOMB_X16_Y10_N20
\i_RISCV|i_Path|i_BancoReg|Mux39~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\);

-- Location: LCCOMB_X16_Y10_N26
\i_RISCV|i_Path|i_BancoReg|Mux39~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~1_combout\);

-- Location: LCCOMB_X23_Y10_N0
\i_RISCV|i_Path|i_BancoReg|Mux39~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((!\i_RISCV|i_Path|ir_out_m\(21) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\);

-- Location: LCCOMB_X19_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux39~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~12_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~13_combout\);

-- Location: LCCOMB_X25_Y12_N16
\i_RISCV|i_Path|i_BancoReg|Mux39~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux39~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\);

-- Location: LCCOMB_X27_Y11_N16
\i_RISCV|i_Path|i_BancoReg|Mux39~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\);

-- Location: LCCOMB_X19_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux39~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~18_combout\);

-- Location: LCCOMB_X22_Y9_N6
\i_RISCV|i_Path|i_BancoReg|Mux40~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\);

-- Location: LCCOMB_X23_Y8_N8
\i_RISCV|i_Path|i_BancoReg|Mux40~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~1_combout\);

-- Location: LCCOMB_X22_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux40~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\);

-- Location: LCCOMB_X22_Y19_N0
\i_RISCV|i_Path|i_BancoReg|Mux40~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~7_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux40~6_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~7_combout\);

-- Location: LCCOMB_X20_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux40~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\);

-- Location: LCCOMB_X26_Y12_N30
\i_RISCV|i_Path|i_BancoReg|Mux40~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~9_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~10_combout\);

-- Location: LCCOMB_X20_Y14_N24
\i_RISCV|i_Path|i_BancoReg|Mux41~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\);

-- Location: LCCOMB_X12_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux41~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~8_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\ & \i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~7_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~8_combout\);

-- Location: LCCOMB_X13_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux41~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\);

-- Location: LCCOMB_X25_Y14_N22
\i_RISCV|i_Path|i_BancoReg|Mux43~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\);

-- Location: LCCOMB_X26_Y11_N14
\i_RISCV|i_Path|i_BancoReg|Mux43~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~3_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux43~2_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~3_combout\);

-- Location: LCCOMB_X20_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Mux44~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\);

-- Location: LCCOMB_X22_Y10_N30
\i_RISCV|i_Path|i_BancoReg|Mux44~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~10_combout\);

-- Location: LCCOMB_X19_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Mux45~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\);

-- Location: LCCOMB_X20_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux45~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~1_combout\);

-- Location: LCCOMB_X25_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux45~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\);

-- Location: LCCOMB_X26_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux45~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~3_combout\);

-- Location: LCCOMB_X25_Y16_N30
\i_RISCV|i_Path|i_BancoReg|Mux45~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\);

-- Location: LCCOMB_X21_Y12_N10
\i_RISCV|i_Path|i_BancoReg|Mux45~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~5_combout\);

-- Location: LCCOMB_X24_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux45~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux45~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux45~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\);

-- Location: LCCOMB_X27_Y12_N4
\i_RISCV|i_Path|i_BancoReg|Mux45~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\);

-- Location: LCCOMB_X27_Y15_N10
\i_RISCV|i_Path|i_BancoReg|Mux45~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~8_combout\);

-- Location: LCCOMB_X24_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux45~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux45~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux45~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux45~6_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux45~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~9_combout\);

-- Location: LCCOMB_X22_Y12_N4
\i_RISCV|i_Path|i_BancoReg|Mux46~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\);

-- Location: LCCOMB_X21_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux46~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~7_combout\);

-- Location: LCCOMB_X27_Y12_N6
\i_RISCV|i_Path|i_BancoReg|Mux46~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\);

-- Location: LCCOMB_X23_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux46~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\);

-- Location: LCCOMB_X23_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux46~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~12_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~13_combout\);

-- Location: LCCOMB_X12_Y11_N12
\i_RISCV|i_Path|i_BancoReg|Mux46~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\);

-- Location: LCCOMB_X13_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux46~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\ & \i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~17_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~18_combout\);

-- Location: LCCOMB_X19_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Mux47~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\);

-- Location: LCCOMB_X20_Y9_N16
\i_RISCV|i_Path|i_BancoReg|Mux47~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~1_combout\);

-- Location: LCCOMB_X20_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux47~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\);

-- Location: LCCOMB_X22_Y11_N2
\i_RISCV|i_Path|i_BancoReg|Mux47~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\);

-- Location: LCCOMB_X22_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux47~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~11_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux47~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~11_combout\);

-- Location: LCCOMB_X12_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux47~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\);

-- Location: LCCOMB_X12_Y11_N8
\i_RISCV|i_Path|i_BancoReg|Mux47~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~18_combout\);

-- Location: LCCOMB_X29_Y15_N16
\i_RISCV|i_Path|b[15]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[15]~19_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[15]~19_combout\);

-- Location: LCCOMB_X15_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux48~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\);

-- Location: LCCOMB_X19_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux49~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\);

-- Location: LCCOMB_X19_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Mux49~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~1_combout\);

-- Location: LCCOMB_X30_Y13_N20
\i_RISCV|i_Path|i_BancoReg|Mux49~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\);

-- Location: LCCOMB_X29_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux49~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~3_combout\);

-- Location: LCCOMB_X19_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux49~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\);

-- Location: LCCOMB_X16_Y12_N22
\i_RISCV|i_Path|i_BancoReg|Mux49~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~5_combout\);

-- Location: LCCOMB_X23_Y14_N24
\i_RISCV|i_Path|i_BancoReg|Mux49~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux49~3_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\);

-- Location: LCCOMB_X27_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux49~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\);

-- Location: LCCOMB_X27_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux49~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~8_combout\);

-- Location: LCCOMB_X23_Y14_N10
\i_RISCV|i_Path|i_BancoReg|Mux49~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux49~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux49~1_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~9_combout\);

-- Location: LCCOMB_X20_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux50~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\);

-- Location: LCCOMB_X20_Y12_N18
\i_RISCV|i_Path|i_BancoReg|Mux50~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~1_combout\);

-- Location: LCCOMB_X19_Y14_N8
\i_RISCV|i_Path|i_BancoReg|Mux50~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\);

-- Location: LCCOMB_X19_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux50~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\);

-- Location: LCCOMB_X18_Y10_N0
\i_RISCV|i_Path|i_BancoReg|Mux51~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\);

-- Location: LCCOMB_X18_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux51~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][12]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~1_combout\);

-- Location: LCCOMB_X30_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux51~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\);

-- Location: LCCOMB_X26_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux51~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux51~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~3_combout\);

-- Location: LCCOMB_X22_Y10_N6
\i_RISCV|i_Path|i_BancoReg|Mux51~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\);

-- Location: LCCOMB_X22_Y10_N0
\i_RISCV|i_Path|i_BancoReg|Mux51~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~5_combout\);

-- Location: LCCOMB_X19_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux51~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux51~3_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux51~3_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux51~5_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\);

-- Location: LCCOMB_X27_Y12_N10
\i_RISCV|i_Path|i_BancoReg|Mux51~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\);

-- Location: LCCOMB_X27_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux51~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~8_combout\);

-- Location: LCCOMB_X19_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux51~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux51~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux51~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux51~8_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux51~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~9_combout\);

-- Location: LCCOMB_X15_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux52~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\);

-- Location: LCCOMB_X15_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux52~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux52~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~1_combout\);

-- Location: LCCOMB_X29_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux52~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][11]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\);

-- Location: LCCOMB_X13_Y11_N14
\i_RISCV|i_Path|i_BancoReg|Mux53~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\);

-- Location: LCCOMB_X15_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux54~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][9]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\);

-- Location: LCCOMB_X15_Y11_N2
\i_RISCV|i_Path|i_BancoReg|Mux54~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~6_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~5_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~6_combout\);

-- Location: LCCOMB_X31_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux54~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\);

-- Location: LCCOMB_X30_Y12_N6
\i_RISCV|i_Path|i_BancoReg|Mux54~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~15_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~15_combout\);

-- Location: LCCOMB_X15_Y13_N18
\i_RISCV|i_Path|i_BancoReg|Mux55~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((!\i_RISCV|i_Path|ir_out_m\(20) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\);

-- Location: LCCOMB_X15_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux55~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~11_combout\);

-- Location: LCCOMB_X22_Y13_N2
\i_RISCV|i_Path|i_BancoReg|Mux55~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\);

-- Location: LCCOMB_X22_Y13_N10
\i_RISCV|i_Path|i_BancoReg|Mux55~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~13_combout\);

-- Location: LCCOMB_X14_Y13_N2
\i_RISCV|i_Path|i_BancoReg|Mux55~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux55~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\);

-- Location: LCCOMB_X14_Y13_N4
\i_RISCV|i_Path|i_BancoReg|Mux55~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~15_combout\);

-- Location: LCCOMB_X14_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux55~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux55~11_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|Mux55~15_combout\ & !\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux55~11_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\);

-- Location: LCCOMB_X22_Y15_N0
\i_RISCV|i_Path|b[7]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[7]~37_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|i_genInm|inm~1_combout\) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|i_genInm|inm~1_combout\,
	datad => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	combout => \i_RISCV|i_Path|b[7]~37_combout\);

-- Location: LCCOMB_X22_Y18_N16
\i_RISCV|i_Path|b[2]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[2]~47_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(9) & \i_RISCV|i_Path|b[2]~42_combout\)) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(9) & 
-- \i_RISCV|i_Path|b[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(9),
	datad => \i_RISCV|i_Path|b[2]~42_combout\,
	combout => \i_RISCV|i_Path|b[2]~47_combout\);

-- Location: LCCOMB_X16_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~3_combout\ = (\i_RISCV|i_Path|a[31]~533_combout\ & ((\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & (!\i_RISCV|i_Control|Selector16~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & 
-- ((\i_RISCV|i_Control|Selector17~0_combout\))))) # (!\i_RISCV|i_Path|a[31]~533_combout\ & (((!\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux15~11_combout\ & ((\i_RISCV|i_Control|Selector15~1_combout\) # ((!\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux15~11_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y22_N8
\i_RISCV|i_Path|i_ALU|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~5_combout\ = (\i_RISCV|i_Path|a[31]~533_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux0~4_combout\) # ((!\i_RISCV|i_Control|Selector15~1_combout\ & !\i_RISCV|i_Path|i_ALU|Mux0~3_combout\)))) # (!\i_RISCV|i_Path|a[31]~533_combout\ & 
-- (!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Path|i_ALU|Mux0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux0~3_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux0~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~5_combout\);

-- Location: LCCOMB_X15_Y17_N16
\i_RISCV|i_Path|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux24~0_combout\ = (!\i_RISCV|i_Path|alur_out\(31) & ((\i_RAM|Mux7~0_combout\) # ((\i_RAM|h[7]~7_combout\ & \i_RISCV|i_Path|alur_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|h[7]~7_combout\,
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RAM|Mux7~0_combout\,
	combout => \i_RISCV|i_Path|Mux24~0_combout\);

-- Location: LCFF_X15_Y23_N27
\dout_PEP[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(7),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(7));

-- Location: LCCOMB_X15_Y23_N26
\i_RISCV|i_Path|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux24~1_combout\ = (\i_RISCV|i_Path|alur_out\(31) & ((\i_RISCV|i_Path|alur_out\(2) & ((dout_PEP(7)))) # (!\i_RISCV|i_Path|alur_out\(2) & (dout_PSP(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dout_PSP(7),
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => dout_PEP(7),
	datad => \i_RISCV|i_Path|alur_out\(2),
	combout => \i_RISCV|i_Path|Mux24~1_combout\);

-- Location: LCCOMB_X16_Y17_N26
\i_RISCV|i_Path|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux24~2_combout\ = (\i_RISCV|i_Control|estado_act.lw5~regout\ & (((\i_RISCV|i_Path|Mux24~1_combout\) # (\i_RISCV|i_Path|Mux24~0_combout\)))) # (!\i_RISCV|i_Control|estado_act.lw5~regout\ & (\i_RISCV|i_Path|alur_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datab => \i_RISCV|i_Path|alur_out\(7),
	datac => \i_RISCV|i_Path|Mux24~1_combout\,
	datad => \i_RISCV|i_Path|Mux24~0_combout\,
	combout => \i_RISCV|i_Path|Mux24~2_combout\);

-- Location: LCCOMB_X22_Y20_N28
\i_RISCV|i_Path|i_ALU|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~14_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[2]~126_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[3]~149_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~14_combout\);

-- Location: LCCOMB_X15_Y14_N16
\i_RISCV|i_Path|i_ALU|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~3_combout\ = (\i_RISCV|i_Path|b[2]~48_combout\ & (\i_RISCV|i_Path|a[2]~125_combout\ & (\i_RISCV|i_Path|a[1]~196_combout\ $ (!\i_RISCV|i_Path|b[1]~50_combout\)))) # (!\i_RISCV|i_Path|b[2]~48_combout\ & 
-- (!\i_RISCV|i_Path|a[2]~125_combout\ & (\i_RISCV|i_Path|a[1]~196_combout\ $ (!\i_RISCV|i_Path|b[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[2]~48_combout\,
	datab => \i_RISCV|i_Path|a[2]~125_combout\,
	datac => \i_RISCV|i_Path|a[1]~196_combout\,
	datad => \i_RISCV|i_Path|b[1]~50_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~3_combout\);

-- Location: LCCOMB_X20_Y19_N2
\i_RISCV|i_Path|i_ALU|Equal2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~14_combout\ = (\i_RISCV|i_Path|b[8]~36_combout\ & (\i_RISCV|i_Path|a[8]~699_combout\ & (\i_RISCV|i_Path|a[7]~292_combout\ $ (!\i_RISCV|i_Path|b[7]~39_combout\)))) # (!\i_RISCV|i_Path|b[8]~36_combout\ & 
-- (!\i_RISCV|i_Path|a[8]~699_combout\ & (\i_RISCV|i_Path|a[7]~292_combout\ $ (!\i_RISCV|i_Path|b[7]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[8]~36_combout\,
	datab => \i_RISCV|i_Path|a[7]~292_combout\,
	datac => \i_RISCV|i_Path|a[8]~699_combout\,
	datad => \i_RISCV|i_Path|b[7]~39_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~14_combout\);

-- Location: LCCOMB_X14_Y15_N30
\i_RISCV|i_Path|i_ALU|Equal2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~15_combout\ = (\i_RISCV|i_Path|b[10]~32_combout\ & (\i_RISCV|i_Path|a[10]~722_combout\ & (\i_RISCV|i_Path|b[9]~34_combout\ $ (!\i_RISCV|i_Path|a[9]~747_combout\)))) # (!\i_RISCV|i_Path|b[10]~32_combout\ & 
-- (!\i_RISCV|i_Path|a[10]~722_combout\ & (\i_RISCV|i_Path|b[9]~34_combout\ $ (!\i_RISCV|i_Path|a[9]~747_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[10]~32_combout\,
	datab => \i_RISCV|i_Path|a[10]~722_combout\,
	datac => \i_RISCV|i_Path|b[9]~34_combout\,
	datad => \i_RISCV|i_Path|a[9]~747_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~15_combout\);

-- Location: LCCOMB_X19_Y11_N22
\i_RISCV|i_Path|i_ALU|Equal2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~16_combout\ = (\i_RISCV|i_Path|a[11]~772_combout\ & (\i_RISCV|i_Path|b[11]~29_combout\ & (\i_RISCV|i_Path|a[12]~795_combout\ $ (!\i_RISCV|i_Path|b[12]~26_combout\)))) # (!\i_RISCV|i_Path|a[11]~772_combout\ & 
-- (!\i_RISCV|i_Path|b[11]~29_combout\ & (\i_RISCV|i_Path|a[12]~795_combout\ $ (!\i_RISCV|i_Path|b[12]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~772_combout\,
	datab => \i_RISCV|i_Path|a[12]~795_combout\,
	datac => \i_RISCV|i_Path|b[12]~26_combout\,
	datad => \i_RISCV|i_Path|b[11]~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~16_combout\);

-- Location: LCCOMB_X16_Y15_N2
\i_RISCV|i_Path|i_ALU|Equal2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~17_combout\ = (\i_RISCV|i_Path|a[13]~843_combout\ & (\i_RISCV|i_Path|b[13]~24_combout\ & (\i_RISCV|i_Path|a[14]~818_combout\ $ (!\i_RISCV|i_Path|b[14]~22_combout\)))) # (!\i_RISCV|i_Path|a[13]~843_combout\ & 
-- (!\i_RISCV|i_Path|b[13]~24_combout\ & (\i_RISCV|i_Path|a[14]~818_combout\ $ (!\i_RISCV|i_Path|b[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[13]~843_combout\,
	datab => \i_RISCV|i_Path|a[14]~818_combout\,
	datac => \i_RISCV|i_Path|b[13]~24_combout\,
	datad => \i_RISCV|i_Path|b[14]~22_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~17_combout\);

-- Location: LCCOMB_X16_Y15_N24
\i_RISCV|i_Path|i_ALU|Equal2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~18_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~14_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~17_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~15_combout\ & \i_RISCV|i_Path|i_ALU|Equal2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Equal2~14_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Equal2~17_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~15_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~16_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~18_combout\);

-- Location: LCCOMB_X22_Y15_N10
\i_RISCV|i_Path|i_ALU|Equal2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~20_combout\ = (\i_RISCV|i_Path|b[17]~16_combout\ & (\i_RISCV|i_Path|a[17]~365_combout\ & (\i_RISCV|i_Path|b[18]~14_combout\ $ (!\i_RISCV|i_Path|a[18]~340_combout\)))) # (!\i_RISCV|i_Path|b[17]~16_combout\ & 
-- (!\i_RISCV|i_Path|a[17]~365_combout\ & (\i_RISCV|i_Path|b[18]~14_combout\ $ (!\i_RISCV|i_Path|a[18]~340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[17]~16_combout\,
	datab => \i_RISCV|i_Path|a[17]~365_combout\,
	datac => \i_RISCV|i_Path|b[18]~14_combout\,
	datad => \i_RISCV|i_Path|a[18]~340_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~20_combout\);

-- Location: LCCOMB_X18_Y21_N6
\i_RISCV|i_Path|i_ALU|ShiftRight0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~33_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~33_combout\);

-- Location: LCCOMB_X15_Y20_N0
\i_RISCV|i_Path|i_ALU|xor_out[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(2) = \i_RISCV|i_Path|a[2]~126_combout\ $ (\i_RISCV|i_Path|b[2]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[2]~126_combout\,
	datad => \i_RISCV|i_Path|b[2]~48_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(2));

-- Location: LCCOMB_X16_Y16_N16
\i_RAM|we3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we3~0_combout\ = (\i_RAM|we_b\(3)) # ((\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Control|estado_act.sw4~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Control|estado_act.sw4~regout\,
	datad => \i_RAM|we_b\(3),
	combout => \i_RAM|we3~0_combout\);

-- Location: LCCOMB_X16_Y16_N18
\i_RAM|we1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we1~0_combout\ = (\i_RAM|we_b\(1)) # ((\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Control|estado_act.sw4~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Control|estado_act.sw4~regout\,
	datad => \i_RAM|we_b\(1),
	combout => \i_RAM|we1~0_combout\);

-- Location: LCCOMB_X16_Y16_N0
\i_RAM|we2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we2~0_combout\ = (\i_RAM|we_b\(2)) # ((\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Control|estado_act.sw4~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RAM|we_b\(2),
	datad => \i_RISCV|i_Control|estado_act.sw4~regout\,
	combout => \i_RAM|we2~0_combout\);

-- Location: LCCOMB_X16_Y16_N10
\i_RAM|we0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we0~1_combout\ = (\i_RAM|we_b\(0)) # ((\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Control|estado_act.sw4~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RAM|we_b\(0),
	datad => \i_RISCV|i_Control|estado_act.sw4~regout\,
	combout => \i_RAM|we0~1_combout\);

-- Location: LCCOMB_X18_Y20_N24
\i_RISCV|i_Path|i_ALU|ShiftRight1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~34_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~34_combout\);

-- Location: LCCOMB_X13_Y16_N12
\i_RISCV|i_Control|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector2~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(4) & ((\i_RISCV|i_Path|ir_out_m\(6)) # ((\i_RISCV|i_Path|ir_out_m\(3))))) # (!\i_RISCV|i_Path|ir_out_m\(4) & (((!\i_RISCV|i_Path|ir_out_m\(5))) # (!\i_RISCV|i_Path|ir_out_m\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(4),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Path|ir_out_m\(3),
	datad => \i_RISCV|i_Path|ir_out_m\(5),
	combout => \i_RISCV|i_Control|Selector2~0_combout\);

-- Location: LCFF_X21_Y22_N3
\i_RISCV|i_Path|alur_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux15~10_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(16));

-- Location: LCCOMB_X23_Y16_N4
\i_RISCV|i_Path|i_ALU|xor_out[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(18) = \i_RISCV|i_Path|b[18]~14_combout\ $ (\i_RISCV|i_Path|a[18]~341_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[18]~14_combout\,
	datad => \i_RISCV|i_Path|a[18]~341_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(18));

-- Location: LCCOMB_X21_Y23_N10
\i_RISCV|i_Path|pc_in[18]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[18]~51_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[18]~341_combout\ & (\i_RISCV|i_Path|b[18]~14_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~341_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[18]~14_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[18]~51_combout\);

-- Location: LCCOMB_X20_Y21_N6
\i_RISCV|i_Path|i_ALU|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\) # ((\i_RISCV|i_Path|b[17]~16_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[17]~366_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|b[17]~16_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~6_combout\);

-- Location: LCCOMB_X18_Y11_N2
\i_RISCV|i_Path|i_ALU|xor_out[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(19) = \i_RISCV|i_Path|b[19]~12_combout\ $ (\i_RISCV|i_Path|a[19]~389_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[19]~12_combout\,
	datad => \i_RISCV|i_Path|a[19]~389_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(19));

-- Location: LCCOMB_X16_Y18_N14
\i_RISCV|i_Path|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux12~0_combout\ = (\i_RISCV|i_Path|alur_out\(19) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (!\i_RISCV|i_Control|estado_act.lw5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Path|alur_out\(19),
	datac => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\ $ ((\i_RISCV|i_Path|b[20]~10_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (((\i_RISCV|i_Path|shamt[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~414_combout\,
	datab => \i_RISCV|i_Path|b[20]~10_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~2_combout\);

-- Location: LCCOMB_X19_Y22_N20
\i_RISCV|i_Path|i_ALU|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|a[22]~439_combout\) # ((\i_RISCV|i_Path|b[22]~8_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~439_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	datad => \i_RISCV|i_Path|b[22]~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~10_combout\);

-- Location: LCCOMB_X22_Y19_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~91_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X19_Y22_N16
\i_RISCV|i_Path|i_ALU|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|b[23]~7_combout\) # ((\i_RISCV|i_Path|a[23]~485_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[23]~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	datad => \i_RISCV|i_Path|a[23]~485_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~4_combout\);

-- Location: LCCOMB_X19_Y18_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~94_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[29]~581_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|a[29]~581_combout\,
	datac => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X23_Y18_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~96_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~94_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~94_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X14_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(30) & ((\i_RISCV|i_Control|Selector15~0_combout\) # (\i_RISCV|i_Control|estado_act.Arit3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(30),
	datad => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~4_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((!\i_RISCV|i_Path|shamt[4]~4_combout\) # (!\i_RISCV|i_Control|Selector17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~4_combout\);

-- Location: LCCOMB_X14_Y18_N6
\i_RISCV|i_Path|i_ALU|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~7_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\)) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|shamt[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~7_combout\);

-- Location: LCCOMB_X14_Y22_N22
\i_RISCV|i_Path|i_ALU|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~12_combout\ = (!\i_RISCV|i_Control|Selector16~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux9~5_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~12_combout\);

-- Location: LCFF_X19_Y23_N17
\i_RISCV|i_Path|alur_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux2~10_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(29));

-- Location: LCCOMB_X22_Y23_N20
\i_RISCV|i_Path|pc_in[29]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[29]~59_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|alur_out\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|alur_out\(29),
	combout => \i_RISCV|i_Path|pc_in[29]~59_combout\);

-- Location: LCCOMB_X15_Y16_N22
\i_RISCV|i_Path|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux23~0_combout\ = (\i_RISCV|i_Path|alur_out\(8) & !\i_RISCV|i_Control|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(8),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux23~0_combout\);

-- Location: LCCOMB_X22_Y15_N24
\i_RISCV|i_Path|i_ALU|or_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|or_out\(10) = (\i_RISCV|i_Path|a[10]~723_combout\) # ((!\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|b[10]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|a[10]~723_combout\,
	datad => \i_RISCV|i_Path|b[10]~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|or_out\(10));

-- Location: LCCOMB_X15_Y22_N10
\i_RISCV|i_Path|i_ALU|and_out[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|and_out\(9) = (\i_RISCV|i_Path|b[9]~34_combout\ & \i_RISCV|i_Path|a[9]~748_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|b[9]~34_combout\,
	datad => \i_RISCV|i_Path|a[9]~748_combout\,
	combout => \i_RISCV|i_Path|i_ALU|and_out\(9));

-- Location: LCCOMB_X18_Y22_N16
\i_RISCV|i_Path|pc_in[12]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[12]~67_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|alur_out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|alur_out\(12),
	combout => \i_RISCV|i_Path|pc_in[12]~67_combout\);

-- Location: LCCOMB_X15_Y21_N2
\i_RISCV|i_Path|i_ALU|xor_out[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(14) = \i_RISCV|i_Path|a[14]~819_combout\ $ (\i_RISCV|i_Path|b[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[14]~819_combout\,
	datad => \i_RISCV|i_Path|b[14]~22_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(14));

-- Location: LCCOMB_X12_Y16_N12
\i_RAM|ram3[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[7]~14_combout\ = (\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\)))) # 
-- (!\i_RAM|Equal6~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\,
	combout => \i_RAM|ram3[7]~14_combout\);

-- Location: LCFF_X15_Y23_N15
\mid_PEP[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mid_PEP[7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(7));

-- Location: LCCOMB_X15_Y17_N22
\i_RAM|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Decoder0~0_combout\ = (\i_RISCV|i_Path|alur_out\(0) & \i_RISCV|i_Path|alur_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|Decoder0~0_combout\);

-- Location: LCCOMB_X15_Y17_N8
\i_RAM|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Decoder0~1_combout\ = (\i_RISCV|i_Path|alur_out\(0) & !\i_RISCV|i_Path|alur_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|Decoder0~1_combout\);

-- Location: LCCOMB_X15_Y16_N30
\i_RAM|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Decoder0~2_combout\ = (!\i_RISCV|i_Path|alur_out\(0) & \i_RISCV|i_Path|alur_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|Decoder0~2_combout\);

-- Location: LCCOMB_X15_Y16_N20
\i_RAM|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Decoder0~3_combout\ = (\i_RISCV|i_Path|alur_out\(0)) # (\i_RISCV|i_Path|alur_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|Decoder0~3_combout\);

-- Location: LCCOMB_X21_Y23_N8
\i_RISCV|i_Path|pc_in[18]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[18]~80_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(18))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[18]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Path|alur_out\(18),
	datad => \i_RISCV|i_Path|pc_in[18]~51_combout\,
	combout => \i_RISCV|i_Path|pc_in[18]~80_combout\);

-- Location: LCCOMB_X19_Y23_N16
\i_RISCV|i_Path|i_ALU|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux2~9_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~10_combout\);

-- Location: LCCOMB_X22_Y21_N6
\i_RISCV|i_Path|a[2]~870\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~870_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[2]~120_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[2]~120_combout\,
	combout => \i_RISCV|i_Path|a[2]~870_combout\);

-- Location: LCCOMB_X20_Y9_N18
\i_RISCV|i_Path|a[17]~875\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~875_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[17]~360_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(19),
	datad => \i_RISCV|i_Path|a[17]~360_combout\,
	combout => \i_RISCV|i_Path|a[17]~875_combout\);

-- Location: LCCOMB_X15_Y10_N26
\i_RISCV|i_Path|a[9]~882\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~882_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[9]~742_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[9]~742_combout\,
	combout => \i_RISCV|i_Path|a[9]~882_combout\);

-- Location: LCCOMB_X16_Y16_N28
\i_RAM|we_b[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we_b\(3) = (\i_RAM|Decoder0~0_combout\ & ((\i_RAM|we0~0_combout\))) # (!\i_RAM|Decoder0~0_combout\ & (\i_RAM|we_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|we_b\(3),
	datac => \i_RAM|Decoder0~0_combout\,
	datad => \i_RAM|we0~0_combout\,
	combout => \i_RAM|we_b\(3));

-- Location: LCCOMB_X16_Y16_N22
\i_RAM|we_b[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we_b\(1) = (\i_RAM|Decoder0~1_combout\ & ((\i_RAM|we0~0_combout\))) # (!\i_RAM|Decoder0~1_combout\ & (\i_RAM|we_b\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|we_b\(1),
	datac => \i_RAM|Decoder0~1_combout\,
	datad => \i_RAM|we0~0_combout\,
	combout => \i_RAM|we_b\(1));

-- Location: LCCOMB_X16_Y16_N20
\i_RAM|we_b[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we_b\(2) = (\i_RAM|Decoder0~2_combout\ & ((\i_RAM|we0~0_combout\))) # (!\i_RAM|Decoder0~2_combout\ & (\i_RAM|we_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|we_b\(2),
	datac => \i_RAM|Decoder0~2_combout\,
	datad => \i_RAM|we0~0_combout\,
	combout => \i_RAM|we_b\(2));

-- Location: LCCOMB_X16_Y16_N14
\i_RAM|we_b[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we_b\(0) = (\i_RAM|Decoder0~3_combout\ & (\i_RAM|we_b\(0))) # (!\i_RAM|Decoder0~3_combout\ & ((\i_RAM|we0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|we_b\(0),
	datac => \i_RAM|Decoder0~3_combout\,
	datad => \i_RAM|we0~0_combout\,
	combout => \i_RAM|we_b\(0));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(7),
	combout => \in_pins~combout\(7));

-- Location: LCCOMB_X20_Y15_N14
\i_RISCV|i_Path|i_BancoReg|reg[15][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N16
\i_RISCV|i_Path|i_BancoReg|reg[13][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][1]~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N30
\i_RISCV|i_Path|i_BancoReg|reg[14][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][1]~feeder_combout\);

-- Location: LCCOMB_X26_Y20_N24
\i_RISCV|i_Path|i_BancoReg|reg[12][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[6][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][1]~feeder_combout\);

-- Location: LCCOMB_X21_Y11_N12
\i_RISCV|i_Path|i_BancoReg|reg[17][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[17][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[17][1]~feeder_combout\);

-- Location: LCCOMB_X24_Y14_N30
\i_RISCV|i_Path|i_BancoReg|reg[12][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][3]~feeder_combout\);

-- Location: LCCOMB_X23_Y16_N16
\i_RISCV|i_Path|i_BancoReg|reg[1][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][4]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N20
\i_RISCV|i_Path|i_BancoReg|reg[30][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][5]~feeder_combout\);

-- Location: LCCOMB_X21_Y21_N24
\i_RISCV|i_Path|i_BancoReg|reg[13][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][5]~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N12
\i_RISCV|i_Path|i_BancoReg|reg[21][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][5]~feeder_combout\);

-- Location: LCCOMB_X20_Y16_N26
\i_RISCV|i_Path|i_BancoReg|reg[29][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][5]~feeder_combout\);

-- Location: LCCOMB_X18_Y9_N10
\i_RISCV|i_Path|i_BancoReg|reg[30][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][6]~feeder_combout\ = \i_RISCV|i_Path|Mux25~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][6]~feeder_combout\);

-- Location: LCCOMB_X26_Y19_N12
\i_RISCV|i_Path|i_BancoReg|reg[27][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][7]~feeder_combout\);

-- Location: LCCOMB_X20_Y19_N24
\i_RISCV|i_Path|i_BancoReg|reg[13][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][7]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[6][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][7]~feeder_combout\);

-- Location: LCCOMB_X12_Y12_N16
\i_RISCV|i_Path|i_BancoReg|reg[13][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][16]~feeder_combout\);

-- Location: LCCOMB_X25_Y14_N28
\i_RISCV|i_Path|i_BancoReg|reg[25][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][16]~feeder_combout\);

-- Location: LCCOMB_X27_Y10_N12
\i_RISCV|i_Path|i_BancoReg|reg[31][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][19]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N16
\i_RISCV|i_Path|i_BancoReg|reg[25][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][19]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N26
\i_RISCV|i_Path|i_BancoReg|reg[21][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][20]~feeder_combout\ = \i_RISCV|i_Path|Mux11~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux11~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][20]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N12
\i_RISCV|i_Path|i_BancoReg|reg[11][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][22]~feeder_combout\ = \i_RISCV|i_Path|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux9~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][22]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N20
\i_RISCV|i_Path|i_BancoReg|reg[27][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][21]~feeder_combout\ = \i_RISCV|i_Path|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][21]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N10
\i_RISCV|i_Path|i_BancoReg|reg[27][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][23]~feeder_combout\ = \i_RISCV|i_Path|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux8~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][23]~feeder_combout\);

-- Location: LCCOMB_X15_Y14_N10
\i_RISCV|i_Path|i_BancoReg|reg[31][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][30]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N4
\i_RISCV|i_Path|i_BancoReg|reg[21][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][30]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N6
\i_RISCV|i_Path|i_BancoReg|reg[5][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][30]~feeder_combout\);

-- Location: LCCOMB_X26_Y16_N24
\i_RISCV|i_Path|i_BancoReg|reg[2][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][31]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N16
\i_RISCV|i_Path|i_BancoReg|reg[2][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][28]~feeder_combout\ = \i_RISCV|i_Path|Mux3~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux3~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][28]~feeder_combout\);

-- Location: LCCOMB_X21_Y13_N26
\i_RISCV|i_Path|i_BancoReg|reg[3][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][28]~feeder_combout\ = \i_RISCV|i_Path|Mux3~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux3~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][28]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N24
\i_RISCV|i_Path|i_BancoReg|reg[20][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[20][28]~feeder_combout\ = \i_RISCV|i_Path|Mux3~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux3~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[20][28]~feeder_combout\);

-- Location: LCCOMB_X13_Y11_N12
\i_RISCV|i_Path|i_BancoReg|reg[13][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][29]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N10
\i_RISCV|i_Path|i_BancoReg|reg[23][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][29]~feeder_combout\);

-- Location: LCCOMB_X20_Y14_N20
\i_RISCV|i_Path|i_BancoReg|reg[24][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][29]~feeder_combout\);

-- Location: LCCOMB_X30_Y11_N16
\i_RISCV|i_Path|i_BancoReg|reg[27][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][29]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N20
\i_RISCV|i_Path|i_BancoReg|reg[2][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][29]~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N22
\i_RISCV|i_Path|i_BancoReg|reg[15][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][24]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N6
\i_RISCV|i_Path|i_BancoReg|reg[4][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][24]~feeder_combout\);

-- Location: LCCOMB_X25_Y12_N12
\i_RISCV|i_Path|i_BancoReg|reg[1][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][24]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N2
\i_RISCV|i_Path|i_BancoReg|reg[22][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][25]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N28
\i_RISCV|i_Path|i_BancoReg|reg[14][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][25]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N10
\i_RISCV|i_Path|i_BancoReg|reg[23][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][25]~feeder_combout\);

-- Location: LCCOMB_X27_Y8_N26
\i_RISCV|i_Path|i_BancoReg|reg[10][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][25]~feeder_combout\);

-- Location: LCCOMB_X15_Y13_N20
\i_RISCV|i_Path|i_BancoReg|reg[9][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][27]~feeder_combout\);

-- Location: LCCOMB_X15_Y12_N0
\i_RISCV|i_Path|i_BancoReg|reg[14][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][27]~feeder_combout\);

-- Location: LCCOMB_X27_Y13_N18
\i_RISCV|i_Path|i_BancoReg|reg[21][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][27]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N28
\i_RISCV|i_Path|i_BancoReg|reg[29][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][27]~feeder_combout\);

-- Location: LCCOMB_X22_Y10_N14
\i_RISCV|i_Path|i_BancoReg|reg[24][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][27]~feeder_combout\);

-- Location: LCCOMB_X26_Y12_N12
\i_RISCV|i_Path|i_BancoReg|reg[10][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][27]~feeder_combout\);

-- Location: LCCOMB_X29_Y13_N20
\i_RISCV|i_Path|i_BancoReg|reg[17][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[17][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[17][27]~feeder_combout\);

-- Location: LCCOMB_X16_Y13_N10
\i_RISCV|i_Path|i_BancoReg|reg[4][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][27]~feeder_combout\);

-- Location: LCCOMB_X14_Y13_N10
\i_RISCV|i_Path|i_BancoReg|reg[3][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][8]~feeder_combout\);

-- Location: LCCOMB_X23_Y10_N10
\i_RISCV|i_Path|i_BancoReg|reg[5][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][8]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\i_RISCV|i_Path|i_BancoReg|reg[26][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][10]~feeder_combout\);

-- Location: LCCOMB_X26_Y13_N20
\i_RISCV|i_Path|i_BancoReg|reg[6][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][10]~feeder_combout\);

-- Location: LCCOMB_X13_Y14_N24
\i_RISCV|i_Path|i_BancoReg|reg[27][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N18
\i_RISCV|i_Path|i_BancoReg|reg[23][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][9]~feeder_combout\);

-- Location: LCCOMB_X31_Y12_N20
\i_RISCV|i_Path|i_BancoReg|reg[19][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][9]~feeder_combout\);

-- Location: LCCOMB_X16_Y11_N2
\i_RISCV|i_Path|i_BancoReg|reg[11][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y11_N2
\i_RISCV|i_Path|i_BancoReg|reg[14][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][11]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N10
\i_RISCV|i_Path|i_BancoReg|reg[2][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][11]~feeder_combout\);

-- Location: LCCOMB_X27_Y9_N0
\i_RISCV|i_Path|i_BancoReg|reg[12][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][11]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N12
\i_RISCV|i_Path|i_BancoReg|reg[29][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][11]~feeder_combout\);

-- Location: LCCOMB_X31_Y14_N24
\i_RISCV|i_Path|i_BancoReg|reg[19][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][11]~feeder_combout\);

-- Location: LCCOMB_X26_Y11_N12
\i_RISCV|i_Path|i_BancoReg|reg[27][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][12]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N10
\i_RISCV|i_Path|i_BancoReg|reg[1][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][12]~feeder_combout\);

-- Location: LCCOMB_X31_Y13_N6
\i_RISCV|i_Path|i_BancoReg|reg[29][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][12]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N26
\i_RISCV|i_Path|i_BancoReg|reg[1][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][14]~feeder_combout\);

-- Location: LCCOMB_X16_Y12_N6
\i_RISCV|i_Path|i_BancoReg|reg[20][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[20][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[20][14]~feeder_combout\);

-- Location: LCCOMB_X18_Y13_N16
\i_RISCV|i_Path|i_BancoReg|reg[16][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[16][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[16][14]~feeder_combout\);

-- Location: LCCOMB_X27_Y10_N18
\i_RISCV|i_Path|i_BancoReg|reg[31][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][14]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N24
\i_RISCV|i_Path|i_BancoReg|reg[14][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][14]~feeder_combout\);

-- Location: LCCOMB_X20_Y9_N14
\i_RISCV|i_Path|i_BancoReg|reg[9][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][13]~feeder_combout\);

-- Location: LCCOMB_X16_Y14_N6
\i_RISCV|i_Path|i_BancoReg|reg[30][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][13]~feeder_combout\);

-- Location: LCCOMB_X29_Y10_N16
\i_RISCV|i_Path|i_BancoReg|reg[13][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][13]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N10
\i_RISCV|i_Path|i_BancoReg|reg[9][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][15]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N12
\i_RISCV|i_Path|i_BancoReg|reg[24][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][15]~feeder_combout\);

-- Location: LCCOMB_X15_Y23_N14
\mid_PEP[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mid_PEP[7]~feeder_combout\ = \in_pins~combout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_pins~combout\(7),
	combout => \mid_PEP[7]~feeder_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y21_N30
\i_RISCV|i_Control|estado_act.Reset~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|estado_act.Reset~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \i_RISCV|i_Control|estado_act.Reset~feeder_combout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset_n~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset_n,
	combout => \reset_n~combout\);

-- Location: CLKCTRL_G1
\reset_n~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_n~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_n~clkctrl_outclk\);

-- Location: LCFF_X20_Y21_N31
\i_RISCV|i_Control|estado_act.Reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|estado_act.Reset~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Reset~regout\);

-- Location: LCCOMB_X13_Y16_N8
\i_RISCV|i_Control|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Equal1~1_combout\ = (!\i_RISCV|i_Path|ir_out_m\(3) & (!\i_RISCV|i_Path|ir_out_m\(2) & !\i_RISCV|i_Path|ir_out_m\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(3),
	datac => \i_RISCV|i_Path|ir_out_m\(2),
	datad => \i_RISCV|i_Path|ir_out_m\(6),
	combout => \i_RISCV|i_Control|Equal1~1_combout\);

-- Location: LCCOMB_X14_Y16_N6
\i_RISCV|i_Control|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector12~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(5) & (\i_RISCV|i_Path|ir_out_m\(4) & (\i_RISCV|i_Control|estado_act.Decod~regout\ & \i_RISCV|i_Control|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(5),
	datab => \i_RISCV|i_Path|ir_out_m\(4),
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|Equal1~1_combout\,
	combout => \i_RISCV|i_Control|Selector12~0_combout\);

-- Location: LCFF_X14_Y16_N7
\i_RISCV|i_Control|estado_act.Inm3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector12~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Inm3~regout\);

-- Location: LCCOMB_X18_Y15_N0
\i_RISCV|i_Control|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr8~0_combout\ = (!\i_RISCV|i_Control|estado_act.Decod~regout\ & !\i_RISCV|i_Control|estado_act.auipc3~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Control|WideOr8~0_combout\);

-- Location: M4K_X17_Y18
\i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E7DFF0EC010016400B57530010014400500593A47FC3B004005900155D44004005100040164EA5FF0EC014016400B56530010014400100593AE7FC3B005005900155944004005100040164ECDFF0EC014016400A5C530010014400100593B87FC3B00554510010014400100593BC7FC3B0080059102D55",
	mem_init0 => X"4C020005100080164F05FF0EC010016440255510040014401000593C67FC3B00400590029754C002005100400164F2DFF0EC010016400255510040014400100593D07FC3B0400059002D454C010005100080164F55FF0EC2000164005515100100144F65FF0EC0040164004535100040144F75FF0EC004016400B53530010016400100513E27FC3B00100590029694C004005100040164F9DFF0EC0154944004005100040164FADFF0EC008016440A5853000C014400500593F07FC3B0050059002D414C004005100040164FD5FF0EC0140144005005900002019004F8F90010001B005FA020030001B01EFA02002D419800F00F1000400A40280006C00003E4",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/practica5.ram0_ROM_16bd8.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RISCV:i_RISCV|Data_path:i_Path|ROM:i_ROM|altsyncram:memory_rtl_0|altsyncram_k571:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 30,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 102,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 7,
	port_b_data_width => 30,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk~clkctrl_outclk\,
	ena0 => \i_RISCV|i_Path|en_pc~3_combout\,
	portaaddr => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCFF_X15_Y19_N25
\i_RISCV|i_Path|ir_out_m[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a30\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(30));

-- Location: LCCOMB_X14_Y16_N22
\i_RISCV|i_Control|alu_op[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|alu_op[2]~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(14) & ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(14),
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|alu_op[2]~0_combout\);

-- Location: LCCOMB_X14_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~0_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (((!\i_RISCV|i_Control|Selector15~0_combout\ & !\i_RISCV|i_Control|estado_act.Arit3~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(30),
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\);

-- Location: LCCOMB_X20_Y20_N26
\i_RISCV|i_Path|i_ALU|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\);

-- Location: LCCOMB_X14_Y16_N28
\i_RISCV|i_Control|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector3~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(5) & \i_RISCV|i_Control|Selector3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|ir_out_m\(5),
	datad => \i_RISCV|i_Control|Selector3~0_combout\,
	combout => \i_RISCV|i_Control|Selector3~1_combout\);

-- Location: LCFF_X14_Y16_N29
\i_RISCV|i_Control|estado_act.lui3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector3~1_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.lui3~regout\);

-- Location: LCCOMB_X22_Y18_N4
\i_RISCV|i_Control|WideOr12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr12~0_combout\ = (!\i_RISCV|i_Control|estado_act.Decod~regout\ & (!\i_RISCV|i_Control|estado_act.lui3~regout\ & !\i_RISCV|i_Control|estado_act.auipc3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Control|WideOr12~0_combout\);

-- Location: LCCOMB_X13_Y16_N26
\i_RISCV|i_Control|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Equal1~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(2) & (!\i_RISCV|i_Path|ir_out_m\(6) & (!\i_RISCV|i_Path|ir_out_m\(3) & !\i_RISCV|i_Path|ir_out_m\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(2),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Path|ir_out_m\(3),
	datad => \i_RISCV|i_Path|ir_out_m\(4),
	combout => \i_RISCV|i_Control|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y16_N8
\i_RISCV|i_Control|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector4~0_combout\ = (\i_RISCV|i_Control|Equal1~0_combout\ & (\i_RISCV|i_Control|estado_act.Decod~regout\)) # (!\i_RISCV|i_Control|Equal1~0_combout\ & ((\i_RISCV|i_Control|estado_act.lwsw3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datad => \i_RISCV|i_Control|Equal1~0_combout\,
	combout => \i_RISCV|i_Control|Selector4~0_combout\);

-- Location: LCFF_X14_Y16_N9
\i_RISCV|i_Control|estado_act.lwsw3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector4~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.lwsw3~regout\);

-- Location: LCCOMB_X22_Y18_N30
\i_RISCV|i_Path|i_genInm|inm~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_genInm|inm~2_combout\ = ((\i_RISCV|i_Path|ir_out_m\(5) & \i_RISCV|i_Control|estado_act.lwsw3~regout\)) # (!\i_RISCV|i_Control|WideOr12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(5),
	datac => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	combout => \i_RISCV|i_Path|i_genInm|inm~2_combout\);

-- Location: LCFF_X22_Y18_N7
\i_RISCV|i_Path|ir_out_m[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a28\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(28));

-- Location: LCCOMB_X22_Y18_N6
\i_RISCV|i_Path|b[8]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[8]~35_combout\ = (\i_RISCV|i_Path|ir_out_m\(28) & (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~1_combout\) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_genInm|inm~1_combout\,
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(28),
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[8]~35_combout\);

-- Location: LCFF_X23_Y15_N7
\i_RISCV|i_Path|ir_out_m[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a22\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(22));

-- Location: LCCOMB_X23_Y15_N10
\i_RISCV|i_Path|ir_out_m[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|ir_out_m[24]~feeder_combout\ = \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a24\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a24\,
	combout => \i_RISCV|i_Path|ir_out_m[24]~feeder_combout\);

-- Location: LCFF_X23_Y15_N11
\i_RISCV|i_Path|ir_out_m[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|ir_out_m[24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(24));

-- Location: LCCOMB_X23_Y17_N8
\i_RISCV|i_Path|i_BancoReg|Mux54~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(24)) # ((\i_RISCV|i_Path|ir_out_m\(23) & \i_RISCV|i_Path|ir_out_m\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|ir_out_m\(24),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\);

-- Location: LCCOMB_X13_Y13_N20
\i_RAM|ram1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[0]~0_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \i_RAM|ram1[0]~0_combout\);

-- Location: LCFF_X18_Y21_N11
\i_RISCV|i_Path|pc_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[2]~72_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(2));

-- Location: LCCOMB_X13_Y16_N18
\i_RISCV|i_Control|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector13~0_combout\ = (\i_RISCV|i_Control|estado_act.Decod~regout\ & (((\i_RISCV|i_Path|ir_out_m\(6) & \i_RISCV|i_Path|ir_out_m\(2))) # (!\i_RISCV|i_Path|ir_out_m\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(3),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(2),
	combout => \i_RISCV|i_Control|Selector13~0_combout\);

-- Location: LCCOMB_X13_Y16_N20
\i_RISCV|i_Control|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector13~2_combout\ = (\i_RISCV|i_Control|Selector13~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(3) & \i_RISCV|i_Control|Selector13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector13~1_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(3),
	datad => \i_RISCV|i_Control|Selector13~0_combout\,
	combout => \i_RISCV|i_Control|Selector13~2_combout\);

-- Location: LCFF_X13_Y15_N29
\i_RISCV|i_Control|estado_act.Jal\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Control|Selector13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Jal~regout\);

-- Location: LCCOMB_X15_Y16_N14
\i_RISCV|i_Path|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~4_combout\ = (\i_RISCV|i_Control|estado_act.lw5~regout\ & (!\i_RISCV|i_Control|estado_act.Jalr~regout\ & !\i_RISCV|i_Control|estado_act.Jal~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|Mux26~4_combout\);

-- Location: LCFF_X23_Y15_N1
\i_RISCV|i_Path|ir_out_m[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a23\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(23));

-- Location: LCCOMB_X13_Y16_N4
\i_RISCV|i_Control|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector9~0_combout\ = (\i_RISCV|i_Control|Equal1~0_combout\ & (\i_RISCV|i_Control|estado_act.lwsw3~regout\ & \i_RISCV|i_Path|ir_out_m\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Equal1~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(5),
	combout => \i_RISCV|i_Control|Selector9~0_combout\);

-- Location: LCFF_X16_Y16_N3
\i_RISCV|i_Control|estado_act.sw4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Control|Selector9~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.sw4~regout\);

-- Location: LCCOMB_X16_Y16_N12
\i_RAM|we0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|we0~0_combout\ = (\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Control|estado_act.sw4~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(31),
	datad => \i_RISCV|i_Control|estado_act.sw4~regout\,
	combout => \i_RAM|we0~0_combout\);

-- Location: LCFF_X22_Y18_N9
\dout_PSP[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(3));

-- Location: LCFF_X18_Y18_N17
\i_RISCV|i_Path|pc_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_in[3]~73_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(3));

-- Location: LCFF_X18_Y18_N31
\i_RISCV|i_Path|alur_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux28~15_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(3));

-- Location: LCCOMB_X14_Y22_N16
\i_RISCV|i_Control|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector15~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(30) & ((\i_RISCV|i_Control|Selector15~0_combout\) # (\i_RISCV|i_Control|estado_act.Arit3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(30),
	datad => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	combout => \i_RISCV|i_Control|Selector15~1_combout\);

-- Location: LCCOMB_X14_Y16_N0
\i_RISCV|i_Control|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector15~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & (!\i_RISCV|i_Path|ir_out_m\(13) & \i_RISCV|i_Control|estado_act.Inm3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datab => \i_RISCV|i_Path|ir_out_m\(13),
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|Selector15~0_combout\);

-- Location: LCFF_X20_Y18_N3
\i_RISCV|i_Path|pc_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[4]~74_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(4));

-- Location: LCCOMB_X14_Y21_N16
\i_RISCV|i_Path|i_ALU|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~12_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (((\i_RISCV|i_Control|Selector16~0_combout\)))) # (!\i_RISCV|i_Control|Selector17~0_combout\ & (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & 
-- (!\i_RISCV|i_Control|Selector16~0_combout\ & !\i_RISCV|i_Control|Selector15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Control|Selector15~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\);

-- Location: LCCOMB_X15_Y22_N4
\i_RISCV|i_Path|pc_in[9]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[9]~63_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|alur_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|alur_out\(9),
	combout => \i_RISCV|i_Path|pc_in[9]~63_combout\);

-- Location: LCCOMB_X15_Y22_N18
\i_RISCV|i_Path|pc_in[9]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[9]~64_combout\ = (\i_RISCV|i_Path|pc_in[9]~63_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux22~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Equal5~0_combout\,
	datab => \i_RISCV|i_Path|pc_in[9]~63_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~9_combout\,
	combout => \i_RISCV|i_Path|pc_in[9]~64_combout\);

-- Location: LCFF_X15_Y22_N19
\i_RISCV|i_Path|pc_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[9]~64_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(9));

-- Location: LCFF_X14_Y16_N3
\i_RISCV|i_Path|pc_ir[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(9),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(9));

-- Location: LCCOMB_X14_Y16_N2
\i_RISCV|i_Path|a[9]~724\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~724_combout\ = (\i_RISCV|i_Path|pc_ir\(9) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(9),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[9]~724_combout\);

-- Location: LCCOMB_X16_Y18_N6
\i_RISCV|i_Path|a[9]~725\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~725_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(9),
	combout => \i_RISCV|i_Path|a[9]~725_combout\);

-- Location: LCCOMB_X13_Y16_N10
\i_RISCV|i_Control|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector8~0_combout\ = (\i_RISCV|i_Control|Equal1~0_combout\ & (\i_RISCV|i_Control|estado_act.lwsw3~regout\ & !\i_RISCV|i_Path|ir_out_m\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Equal1~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(5),
	combout => \i_RISCV|i_Control|Selector8~0_combout\);

-- Location: LCFF_X13_Y16_N11
\i_RISCV|i_Control|estado_act.lw4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector8~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.lw4~regout\);

-- Location: LCCOMB_X14_Y17_N26
\i_RISCV|i_Control|estado_act.lw5~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|estado_act.lw5~feeder_combout\ = \i_RISCV|i_Control|estado_act.lw4~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Control|estado_act.lw4~regout\,
	combout => \i_RISCV|i_Control|estado_act.lw5~feeder_combout\);

-- Location: LCFF_X14_Y17_N27
\i_RISCV|i_Control|estado_act.lw5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|estado_act.lw5~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.lw5~regout\);

-- Location: LCCOMB_X16_Y18_N20
\i_RISCV|i_Path|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux22~0_combout\ = (!\i_RISCV|i_Control|estado_act.lw5~regout\ & \i_RISCV|i_Path|alur_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datad => \i_RISCV|i_Path|alur_out\(9),
	combout => \i_RISCV|i_Path|Mux22~0_combout\);

-- Location: LCCOMB_X22_Y18_N28
\i_RISCV|i_Control|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector18~0_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & (!\i_RISCV|i_Control|estado_act.auipc3~regout\ & ((!\i_RISCV|i_Path|ir_out_m\(5)) # (!\i_RISCV|i_Control|estado_act.lwsw3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(5),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Control|Selector18~0_combout\);

-- Location: LCCOMB_X22_Y18_N12
\i_RISCV|i_Path|i_genInm|inm~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_genInm|inm~1_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr12~0_combout\ $ (\i_RISCV|i_Control|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|Selector18~0_combout\,
	combout => \i_RISCV|i_Path|i_genInm|inm~1_combout\);

-- Location: LCCOMB_X22_Y15_N16
\i_RISCV|i_Path|b[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[7]~30_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~1_combout\) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datad => \i_RISCV|i_Path|i_genInm|inm~1_combout\,
	combout => \i_RISCV|i_Path|b[7]~30_combout\);

-- Location: LCCOMB_X15_Y22_N2
\i_RISCV|i_Path|pc_in[10]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[10]~61_combout\ = (\i_RISCV|i_Path|alur_out\(10) & \i_RISCV|i_Control|estado_act.SalCond~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(10),
	datad => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	combout => \i_RISCV|i_Path|pc_in[10]~61_combout\);

-- Location: LCCOMB_X15_Y22_N8
\i_RISCV|i_Path|pc_in[10]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[10]~62_combout\ = (\i_RISCV|i_Path|pc_in[10]~61_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux21~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Equal5~0_combout\,
	datab => \i_RISCV|i_Path|pc_in[10]~61_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[10]~62_combout\);

-- Location: LCFF_X15_Y22_N9
\i_RISCV|i_Path|pc_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[10]~62_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(10));

-- Location: LCCOMB_X15_Y16_N2
\i_RISCV|i_Path|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux17~2_combout\ = (\i_RISCV|i_Path|alur_out\(31)) # (!\i_RISCV|i_Control|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(31),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux17~2_combout\);

-- Location: LCCOMB_X15_Y17_N30
\i_RISCV|i_Path|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux21~0_combout\ = (!\i_RISCV|i_Control|estado_act.lw5~regout\ & \i_RISCV|i_Path|alur_out\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datad => \i_RISCV|i_Path|alur_out\(10),
	combout => \i_RISCV|i_Path|Mux21~0_combout\);

-- Location: LCFF_X14_Y16_N15
\i_RISCV|i_Path|ir_out_m[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a14\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(14));

-- Location: LCCOMB_X14_Y17_N28
\i_RISCV|i_Control|l_u~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|l_u~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(14) & \i_RISCV|i_Control|estado_act.lw4~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|ir_out_m\(14),
	datad => \i_RISCV|i_Control|estado_act.lw4~regout\,
	combout => \i_RISCV|i_Control|l_u~0_combout\);

-- Location: LCCOMB_X14_Y21_N12
\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ = (!\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Control|Selector17~0_combout\ & !\i_RISCV|i_Control|alu_op[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\);

-- Location: LCCOMB_X15_Y20_N2
\i_RISCV|i_Path|b[0]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[0]~51_combout\ = (!\i_RISCV|i_Control|WideOr9~combout\ & (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \i_RISCV|i_Path|b[0]~51_combout\);

-- Location: LCCOMB_X19_Y20_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\ = (\i_RISCV|i_Path|a[0]~174_combout\ & ((GND) # (!\i_RISCV|i_Path|b[0]~51_combout\))) # (!\i_RISCV|i_Path|a[0]~174_combout\ & (\i_RISCV|i_Path|b[0]~51_combout\ $ (GND)))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\ = CARRY((\i_RISCV|i_Path|a[0]~174_combout\) # (!\i_RISCV|i_Path|b[0]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~174_combout\,
	datab => \i_RISCV|i_Path|b[0]~51_combout\,
	datad => VCC,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\);

-- Location: LCCOMB_X15_Y20_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\ = (\i_RISCV|i_Path|a[0]~174_combout\ & (\i_RISCV|i_Path|b[0]~51_combout\ $ (VCC))) # (!\i_RISCV|i_Path|a[0]~174_combout\ & (\i_RISCV|i_Path|b[0]~51_combout\ & VCC))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\ = CARRY((\i_RISCV|i_Path|a[0]~174_combout\ & \i_RISCV|i_Path|b[0]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~174_combout\,
	datab => \i_RISCV|i_Path|b[0]~51_combout\,
	datad => VCC,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\);

-- Location: LCCOMB_X14_Y17_N18
\i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\);

-- Location: LCCOMB_X22_Y17_N6
\i_RISCV|i_Path|shamt[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|shamt[2]~3_combout\ = (\i_RISCV|i_Control|Selector15~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(22)))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|shamt[2]~3_combout\);

-- Location: LCCOMB_X13_Y21_N20
\i_RISCV|i_Path|pc_in[1]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[1]~78_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(1))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(1),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~11_combout\,
	combout => \i_RISCV|i_Path|pc_in[1]~78_combout\);

-- Location: LCFF_X13_Y21_N21
\i_RISCV|i_Path|pc_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[1]~78_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(1));

-- Location: LCCOMB_X13_Y17_N26
\i_RISCV|i_Control|tipo_acc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|tipo_acc[1]~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(13) & ((\i_RISCV|i_Control|estado_act.sw4~regout\) # (\i_RISCV|i_Control|estado_act.lw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.sw4~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(13),
	datad => \i_RISCV|i_Control|estado_act.lw4~regout\,
	combout => \i_RISCV|i_Control|tipo_acc[1]~0_combout\);

-- Location: LCCOMB_X18_Y17_N8
\i_RISCV|i_Path|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~0_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((!\i_RISCV|i_Path|Mux26~4_combout\) # (!\i_RISCV|i_Path|alur_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(31),
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Control|estado_act.lui3~regout\,
	combout => \i_RISCV|i_Path|Mux0~0_combout\);

-- Location: LCFF_X14_Y16_N17
\i_RISCV|i_Path|ir_out_m[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a12\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(12));

-- Location: LCCOMB_X13_Y16_N0
\i_RAM|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Equal7~0_combout\ = (\i_RISCV|i_Control|estado_act.lw4~regout\ & ((\i_RISCV|i_Path|ir_out_m\(12)) # ((\i_RISCV|i_Path|ir_out_m\(13))))) # (!\i_RISCV|i_Control|estado_act.lw4~regout\ & (\i_RISCV|i_Control|estado_act.sw4~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(12)) # (\i_RISCV|i_Path|ir_out_m\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw4~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Control|estado_act.sw4~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(13),
	combout => \i_RAM|Equal7~0_combout\);

-- Location: LCCOMB_X23_Y15_N18
\i_RISCV|i_Path|ir_out_m[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|ir_out_m[20]~feeder_combout\ = \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a20\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a20\,
	combout => \i_RISCV|i_Path|ir_out_m[20]~feeder_combout\);

-- Location: LCFF_X23_Y15_N19
\i_RISCV|i_Path|ir_out_m[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|ir_out_m[20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(20));

-- Location: LCCOMB_X22_Y18_N2
\i_RISCV|i_Path|i_genInm|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_genInm|Equal1~1_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (!\i_RISCV|i_Control|WideOr12~0_combout\ & !\i_RISCV|i_Control|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|Selector18~0_combout\,
	combout => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\);

-- Location: LCFF_X22_Y18_N3
\i_RISCV|i_Path|ir_out_m[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a31\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(31));

-- Location: LCCOMB_X22_Y18_N14
\i_RISCV|i_Path|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux3~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(28))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(28),
	datab => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(31),
	combout => \i_RISCV|i_Path|Mux3~0_combout\);

-- Location: LCCOMB_X13_Y13_N8
\i_RISCV|i_Path|a[28]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~535_combout\ = (\i_RISCV|i_Path|pc_out\(28) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(28),
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[28]~535_combout\);

-- Location: LCCOMB_X18_Y15_N30
\i_RISCV|i_Path|a[31]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~98_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|estado_act.Decod~regout\ & !\i_RISCV|i_Control|estado_act.auipc3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[31]~98_combout\);

-- Location: LCFF_X23_Y13_N11
\i_RISCV|i_Path|ir_out_m[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a19\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(19));

-- Location: LCFF_X23_Y13_N19
\i_RISCV|i_Path|ir_out_m[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a18\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(18));

-- Location: LCCOMB_X23_Y13_N10
\i_RISCV|i_Path|a[9]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~118_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & \i_RISCV|i_Path|ir_out_m\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|ir_out_m\(19),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[9]~118_combout\);

-- Location: LCFF_X23_Y13_N25
\i_RISCV|i_Path|ir_out_m[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a15\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(15));

-- Location: LCFF_X22_Y18_N11
\i_RISCV|i_Path|ir_out_m[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a7\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(7));

-- Location: LCCOMB_X14_Y16_N14
\i_RISCV|i_Control|WideOr5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr5~combout\ = (\i_RISCV|i_Control|estado_act.Arit3~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|WideOr5~combout\);

-- Location: LCFF_X14_Y16_N1
\i_RISCV|i_Control|estado_act.Arit4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Control|WideOr5~combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Arit4~regout\);

-- Location: LCCOMB_X16_Y18_N22
\i_RISCV|i_Control|WideOr14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr14~combout\ = ((\i_RISCV|i_Control|estado_act.Arit4~regout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\) # (\i_RISCV|i_Control|estado_act.lw5~regout\))) # (!\i_RISCV|i_Control|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.Arit4~regout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Control|WideOr14~combout\);

-- Location: LCCOMB_X24_Y21_N22
\i_RISCV|i_Path|i_BancoReg|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ = (!\i_RISCV|i_Path|ir_out_m\(11) & (\i_RISCV|i_Path|ir_out_m\(7) & \i_RISCV|i_Control|WideOr14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(11),
	datab => \i_RISCV|i_Path|ir_out_m\(7),
	datad => \i_RISCV|i_Control|WideOr14~combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\);

-- Location: LCFF_X22_Y18_N19
\i_RISCV|i_Path|ir_out_m[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a10\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(10));

-- Location: LCFF_X22_Y18_N21
\i_RISCV|i_Path|ir_out_m[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a8\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(8));

-- Location: LCCOMB_X27_Y18_N8
\i_RISCV|i_Path|i_BancoReg|Equal0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\);

-- Location: LCFF_X27_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\);

-- Location: LCFF_X23_Y13_N15
\i_RISCV|i_Path|ir_out_m[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a16\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(16));

-- Location: LCFF_X22_Y18_N17
\i_RISCV|i_Path|ir_out_m[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a9\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(9));

-- Location: LCCOMB_X24_Y21_N28
\i_RISCV|i_Path|i_BancoReg|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(11) & (!\i_RISCV|i_Path|ir_out_m\(7) & \i_RISCV|i_Control|WideOr14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(11),
	datab => \i_RISCV|i_Path|ir_out_m\(7),
	datad => \i_RISCV|i_Control|WideOr14~combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Equal0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\);

-- Location: LCFF_X27_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\);

-- Location: LCCOMB_X27_Y11_N10
\i_RISCV|i_Path|a[28]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~553_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\,
	combout => \i_RISCV|i_Path|a[28]~553_combout\);

-- Location: LCCOMB_X19_Y13_N0
\i_RISCV|i_Path|a[28]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~554_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[28]~553_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\)) # (!\i_RISCV|i_Path|a[28]~553_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[28]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~553_combout\,
	combout => \i_RISCV|i_Path|a[28]~554_combout\);

-- Location: LCCOMB_X23_Y13_N12
\i_RISCV|i_Path|ir_out_m[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|ir_out_m[17]~feeder_combout\ = \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a17\,
	combout => \i_RISCV|i_Path|ir_out_m[17]~feeder_combout\);

-- Location: LCFF_X23_Y13_N13
\i_RISCV|i_Path|ir_out_m[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|ir_out_m[17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(17));

-- Location: LCCOMB_X23_Y13_N14
\i_RISCV|i_Path|a[9]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~109_combout\ = (\i_RISCV|i_Path|ir_out_m\(19)) # ((\i_RISCV|i_Path|ir_out_m\(17) & \i_RISCV|i_Path|ir_out_m\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[9]~109_combout\);

-- Location: LCCOMB_X27_Y17_N30
\i_RISCV|i_Path|i_BancoReg|reg[27][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][28]~feeder_combout\ = \i_RISCV|i_Path|Mux3~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux3~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][28]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N4
\i_RISCV|i_Path|i_BancoReg|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(11) & (\i_RISCV|i_Path|ir_out_m\(7) & \i_RISCV|i_Control|WideOr14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(11),
	datab => \i_RISCV|i_Path|ir_out_m\(7),
	datad => \i_RISCV|i_Control|WideOr14~combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\);

-- Location: LCCOMB_X29_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Equal0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\);

-- Location: LCFF_X27_Y17_N31
\i_RISCV|i_Path|i_BancoReg|reg[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\);

-- Location: LCCOMB_X27_Y18_N24
\i_RISCV|i_Path|i_BancoReg|Equal0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & (\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|ir_out_m\(8),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\);

-- Location: LCFF_X27_Y14_N31
\i_RISCV|i_Path|i_BancoReg|reg[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\);

-- Location: LCCOMB_X27_Y18_N30
\i_RISCV|i_Path|i_BancoReg|Equal0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\ = (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|ir_out_m\(8),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\);

-- Location: LCFF_X27_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\);

-- Location: LCCOMB_X27_Y14_N20
\i_RISCV|i_Path|a[28]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~545_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][28]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[28]~545_combout\);

-- Location: LCCOMB_X27_Y14_N30
\i_RISCV|i_Path|a[28]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~546_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[28]~545_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\))) # (!\i_RISCV|i_Path|a[28]~545_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[28]~545_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~545_combout\,
	combout => \i_RISCV|i_Path|a[28]~546_combout\);

-- Location: LCCOMB_X27_Y18_N12
\i_RISCV|i_Path|i_BancoReg|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|ir_out_m\(8),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\);

-- Location: LCFF_X18_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\);

-- Location: LCCOMB_X29_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\ = (!\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\);

-- Location: LCFF_X26_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\);

-- Location: LCCOMB_X29_Y14_N0
\i_RISCV|i_Path|i_BancoReg|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\);

-- Location: LCFF_X25_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\);

-- Location: LCCOMB_X26_Y14_N8
\i_RISCV|i_Path|a[28]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~538_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\,
	combout => \i_RISCV|i_Path|a[28]~538_combout\);

-- Location: LCCOMB_X18_Y14_N24
\i_RISCV|i_Path|a[28]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~539_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[28]~538_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\)) # (!\i_RISCV|i_Path|a[28]~538_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[28]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[28]~538_combout\,
	combout => \i_RISCV|i_Path|a[28]~539_combout\);

-- Location: LCCOMB_X24_Y21_N10
\i_RISCV|i_Path|i_BancoReg|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(11) & (!\i_RISCV|i_Path|ir_out_m\(7) & \i_RISCV|i_Control|WideOr14~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(11),
	datab => \i_RISCV|i_Path|ir_out_m\(7),
	datad => \i_RISCV|i_Control|WideOr14~combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\);

-- Location: LCCOMB_X27_Y18_N6
\i_RISCV|i_Path|i_BancoReg|Equal0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\);

-- Location: LCFF_X20_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\);

-- Location: LCCOMB_X24_Y21_N12
\i_RISCV|i_Path|i_BancoReg|Equal0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (!\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\);

-- Location: LCFF_X19_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\);

-- Location: LCCOMB_X19_Y10_N2
\i_RISCV|i_Path|a[28]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~540_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[28]~540_combout\);

-- Location: LCCOMB_X20_Y10_N22
\i_RISCV|i_Path|a[28]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~541_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[28]~540_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\))) # (!\i_RISCV|i_Path|a[28]~540_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[28]~540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\,
	datad => \i_RISCV|i_Path|a[28]~540_combout\,
	combout => \i_RISCV|i_Path|a[28]~541_combout\);

-- Location: LCCOMB_X22_Y22_N14
\i_RISCV|i_Path|i_BancoReg|reg[28][28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][28]~feeder_combout\ = \i_RISCV|i_Path|Mux3~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux3~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][28]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N0
\i_RISCV|i_Path|i_BancoReg|Equal0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\);

-- Location: LCFF_X22_Y22_N15
\i_RISCV|i_Path|i_BancoReg|reg[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][28]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\);

-- Location: LCCOMB_X24_Y21_N2
\i_RISCV|i_Path|i_BancoReg|Equal0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (!\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\);

-- Location: LCFF_X23_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\);

-- Location: LCCOMB_X24_Y21_N20
\i_RISCV|i_Path|i_BancoReg|Equal0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\);

-- Location: LCFF_X20_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\);

-- Location: LCCOMB_X23_Y13_N16
\i_RISCV|i_Path|a[28]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~542_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\,
	combout => \i_RISCV|i_Path|a[28]~542_combout\);

-- Location: LCCOMB_X22_Y22_N20
\i_RISCV|i_Path|a[28]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~543_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[28]~542_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\))) # (!\i_RISCV|i_Path|a[28]~542_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[28]~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[28]~542_combout\,
	combout => \i_RISCV|i_Path|a[28]~543_combout\);

-- Location: LCCOMB_X21_Y13_N28
\i_RISCV|i_Path|a[28]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~544_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[28]~541_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[28]~543_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[28]~541_combout\,
	datad => \i_RISCV|i_Path|a[28]~543_combout\,
	combout => \i_RISCV|i_Path|a[28]~544_combout\);

-- Location: LCCOMB_X21_Y13_N22
\i_RISCV|i_Path|a[28]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~547_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[28]~544_combout\ & (\i_RISCV|i_Path|a[28]~546_combout\)) # (!\i_RISCV|i_Path|a[28]~544_combout\ & ((\i_RISCV|i_Path|a[28]~539_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[28]~544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[28]~546_combout\,
	datac => \i_RISCV|i_Path|a[28]~539_combout\,
	datad => \i_RISCV|i_Path|a[28]~544_combout\,
	combout => \i_RISCV|i_Path|a[28]~547_combout\);

-- Location: LCCOMB_X21_Y13_N10
\i_RISCV|i_Path|a[28]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~552_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[9]~118_combout\) # (\i_RISCV|i_Path|a[28]~547_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[28]~551_combout\ & 
-- (!\i_RISCV|i_Path|a[9]~118_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[28]~551_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[28]~547_combout\,
	combout => \i_RISCV|i_Path|a[28]~552_combout\);

-- Location: LCCOMB_X21_Y13_N0
\i_RISCV|i_Path|a[28]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~555_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[28]~552_combout\ & ((\i_RISCV|i_Path|a[28]~554_combout\))) # (!\i_RISCV|i_Path|a[28]~552_combout\ & (\i_RISCV|i_Path|a[28]~537_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[28]~552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[28]~537_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[28]~554_combout\,
	datad => \i_RISCV|i_Path|a[28]~552_combout\,
	combout => \i_RISCV|i_Path|a[28]~555_combout\);

-- Location: LCCOMB_X21_Y13_N30
\i_RISCV|i_Path|a[28]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[28]~556_combout\ = (\i_RISCV|i_Path|a[28]~534_combout\) # ((\i_RISCV|i_Path|a[28]~535_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[28]~555_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[28]~534_combout\,
	datab => \i_RISCV|i_Path|a[28]~535_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[28]~555_combout\,
	combout => \i_RISCV|i_Path|a[28]~556_combout\);

-- Location: LCCOMB_X15_Y18_N30
\i_RISCV|i_Path|b[28]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[28]~2_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux3~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux3~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\,
	combout => \i_RISCV|i_Path|b[28]~2_combout\);

-- Location: LCCOMB_X23_Y15_N12
\i_RISCV|i_Path|i_BancoReg|Mux54~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & !\i_RISCV|i_Path|ir_out_m\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(24),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\);

-- Location: LCFF_X14_Y21_N31
\i_RISCV|i_Path|alur_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux4~12_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(27));

-- Location: LCCOMB_X14_Y14_N28
\i_RISCV|i_Path|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux4~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(27) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|alur_out\(27),
	datac => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux4~1_combout\);

-- Location: LCCOMB_X14_Y14_N14
\i_RISCV|i_Path|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux4~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux4~1_combout\) # ((\i_RISCV|i_Path|pc_out\(27) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(27),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux4~1_combout\,
	combout => \i_RISCV|i_Path|Mux4~2_combout\);

-- Location: LCCOMB_X15_Y13_N26
\i_RISCV|i_Path|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux4~3_combout\ = (\i_RISCV|i_Path|Mux4~2_combout\) # ((\i_RISCV|i_Path|Mux4~0_combout\ & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux4~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux4~2_combout\,
	combout => \i_RISCV|i_Path|Mux4~3_combout\);

-- Location: LCCOMB_X19_Y13_N16
\i_RISCV|i_Path|i_BancoReg|reg[13][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][27]~feeder_combout\);

-- Location: LCFF_X19_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\);

-- Location: LCCOMB_X19_Y13_N18
\i_RISCV|i_Path|i_BancoReg|reg[12][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][27]~feeder_combout\);

-- Location: LCFF_X19_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\);

-- Location: LCCOMB_X15_Y12_N10
\i_RISCV|i_Path|i_BancoReg|Mux36~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\);

-- Location: LCCOMB_X26_Y16_N14
\i_RISCV|i_Path|i_BancoReg|Mux36~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~18_combout\);

-- Location: LCFF_X24_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\);

-- Location: LCFF_X27_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\);

-- Location: LCCOMB_X27_Y18_N28
\i_RISCV|i_Path|i_BancoReg|Equal0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|ir_out_m\(8),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\);

-- Location: LCFF_X20_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\i_RISCV|i_Path|i_BancoReg|Mux36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][27]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\);

-- Location: LCCOMB_X27_Y14_N8
\i_RISCV|i_Path|i_BancoReg|Mux36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][27]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~10_combout\);

-- Location: LCCOMB_X24_Y21_N8
\i_RISCV|i_Path|i_BancoReg|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\);

-- Location: LCFF_X15_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\);

-- Location: LCCOMB_X24_Y21_N18
\i_RISCV|i_Path|i_BancoReg|Equal0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\);

-- Location: LCFF_X15_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\);

-- Location: LCCOMB_X15_Y10_N28
\i_RISCV|i_Path|i_BancoReg|Mux36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\);

-- Location: LCCOMB_X15_Y10_N8
\i_RISCV|i_Path|i_BancoReg|Mux36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][27]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~5_combout\);

-- Location: LCCOMB_X26_Y16_N18
\i_RISCV|i_Path|i_BancoReg|Mux36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20)) # (\i_RISCV|i_Path|i_BancoReg|Mux36~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux36~7_combout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux36~7_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\);

-- Location: LCCOMB_X26_Y16_N20
\i_RISCV|i_Path|i_BancoReg|Mux36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux36~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux36~3_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux36~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~11_combout\);

-- Location: LCCOMB_X23_Y17_N30
\i_RISCV|i_Path|i_BancoReg|Mux54~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & !\i_RISCV|i_Path|ir_out_m\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\);

-- Location: LCCOMB_X31_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Equal0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\ = (\i_RISCV|i_Path|ir_out_m\(8) & (!\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(8),
	datab => \i_RISCV|i_Path|ir_out_m\(10),
	datac => \i_RISCV|i_Path|ir_out_m\(9),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\);

-- Location: LCFF_X14_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux4~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\);

-- Location: LCCOMB_X23_Y15_N4
\i_RISCV|i_Path|i_BancoReg|Mux54~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22)) # ((!\i_RISCV|i_Path|ir_out_m\(21) & \i_RISCV|i_Path|ir_out_m\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\);

-- Location: LCCOMB_X23_Y15_N30
\i_RISCV|i_Path|i_BancoReg|Mux54~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22)) # ((\i_RISCV|i_Path|ir_out_m\(20) & \i_RISCV|i_Path|ir_out_m\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\);

-- Location: LCCOMB_X24_Y13_N22
\i_RISCV|i_Path|i_BancoReg|reg[5][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][27]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N16
\i_RISCV|i_Path|i_BancoReg|Equal0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (!\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\);

-- Location: LCFF_X24_Y13_N23
\i_RISCV|i_Path|i_BancoReg|reg[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\);

-- Location: LCCOMB_X16_Y13_N18
\i_RISCV|i_Path|i_BancoReg|reg[7][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][27]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N26
\i_RISCV|i_Path|i_BancoReg|Equal0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (!\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\);

-- Location: LCFF_X16_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\);

-- Location: LCCOMB_X24_Y13_N28
\i_RISCV|i_Path|i_BancoReg|Mux36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\ & (\i_RISCV|i_Path|ir_out_m\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux36~12_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][27]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][27]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~13_combout\);

-- Location: LCCOMB_X24_Y13_N26
\i_RISCV|i_Path|i_BancoReg|Mux36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\);

-- Location: LCCOMB_X26_Y16_N10
\i_RISCV|i_Path|i_BancoReg|Mux36~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~15_combout\);

-- Location: LCCOMB_X26_Y16_N28
\i_RISCV|i_Path|i_BancoReg|Mux36~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux36~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux36~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\);

-- Location: LCCOMB_X26_Y16_N16
\i_RISCV|i_Path|i_BancoReg|Mux36~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux36~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux36~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux36~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux36~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\);

-- Location: LCCOMB_X26_Y18_N28
\i_RISCV|i_Path|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux4~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(27)))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|ir_out_m\(27),
	combout => \i_RISCV|i_Path|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y16_N26
\i_RISCV|i_Path|b[27]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[27]~3_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|Mux4~0_combout\))) # (!\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\,
	datad => \i_RISCV|i_Path|Mux4~0_combout\,
	combout => \i_RISCV|i_Path|b[27]~3_combout\);

-- Location: LCCOMB_X15_Y15_N30
\i_RISCV|i_Path|i_ALU|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~4_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|a[27]~677_combout\ & \i_RISCV|i_Path|b[27]~3_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\) # 
-- (\i_RISCV|i_Path|b[27]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => \i_RISCV|i_Path|b[27]~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~4_combout\);

-- Location: LCCOMB_X16_Y16_N26
\i_RISCV|i_Path|pc_in[31]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[31]~88_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(31))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|i_ALU|Mux0~6_combout\ & 
-- \i_RISCV|i_Control|estado_act.Reset~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Path|i_ALU|Mux0~6_combout\,
	datad => \i_RISCV|i_Control|estado_act.Reset~regout\,
	combout => \i_RISCV|i_Path|pc_in[31]~88_combout\);

-- Location: LCFF_X16_Y16_N27
\i_RISCV|i_Path|pc_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[31]~88_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(31));

-- Location: LCCOMB_X18_Y15_N14
\i_RISCV|i_Path|a[31]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~510_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Path|pc_out\(31) & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|pc_out\(31),
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[31]~510_combout\);

-- Location: LCCOMB_X14_Y14_N16
\i_RISCV|i_Path|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~3_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(31) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux0~3_combout\);

-- Location: LCCOMB_X14_Y14_N26
\i_RISCV|i_Path|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~4_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux0~3_combout\) # ((\i_RISCV|i_Path|pc_out\(31) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(31),
	datac => \i_RISCV|i_Path|Mux0~3_combout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Path|Mux0~4_combout\);

-- Location: LCCOMB_X14_Y14_N6
\i_RISCV|i_Path|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~5_combout\ = (\i_RISCV|i_Path|Mux0~4_combout\) # ((\i_RISCV|i_Path|ir_out_m\(31) & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux0~4_combout\,
	combout => \i_RISCV|i_Path|Mux0~5_combout\);

-- Location: LCCOMB_X27_Y18_N2
\i_RISCV|i_Path|i_BancoReg|Equal0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\ = (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\);

-- Location: LCFF_X29_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\);

-- Location: LCFF_X27_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\);

-- Location: LCCOMB_X27_Y11_N14
\i_RISCV|i_Path|a[31]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~530_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[31]~530_combout\);

-- Location: LCCOMB_X29_Y11_N26
\i_RISCV|i_Path|a[31]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~531_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[31]~530_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\))) # (!\i_RISCV|i_Path|a[31]~530_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[31]~530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\,
	datad => \i_RISCV|i_Path|a[31]~530_combout\,
	combout => \i_RISCV|i_Path|a[31]~531_combout\);

-- Location: LCFF_X25_Y17_N9
\i_RISCV|i_Path|i_BancoReg|reg[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\);

-- Location: LCFF_X14_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\);

-- Location: LCCOMB_X25_Y17_N8
\i_RISCV|i_Path|a[31]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~518_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (!\i_RISCV|i_Path|ir_out_m\(18) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\,
	combout => \i_RISCV|i_Path|a[31]~518_combout\);

-- Location: LCFF_X25_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\);

-- Location: LCFF_X13_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\);

-- Location: LCCOMB_X25_Y17_N2
\i_RISCV|i_Path|a[31]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~519_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[31]~518_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\))) # (!\i_RISCV|i_Path|a[31]~518_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|a[31]~518_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|a[31]~518_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\,
	combout => \i_RISCV|i_Path|a[31]~519_combout\);

-- Location: LCCOMB_X24_Y21_N14
\i_RISCV|i_Path|i_BancoReg|Equal0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\ & (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Equal0~11_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\);

-- Location: LCFF_X20_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\);

-- Location: LCFF_X20_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\);

-- Location: LCCOMB_X20_Y14_N28
\i_RISCV|i_Path|i_BancoReg|reg[24][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][31]~feeder_combout\);

-- Location: LCFF_X20_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\);

-- Location: LCFF_X25_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\);

-- Location: LCCOMB_X25_Y14_N24
\i_RISCV|i_Path|a[31]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~515_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[31]~515_combout\);

-- Location: LCCOMB_X26_Y13_N4
\i_RISCV|i_Path|a[31]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~516_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[31]~515_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\))) # (!\i_RISCV|i_Path|a[31]~515_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[31]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\,
	datad => \i_RISCV|i_Path|a[31]~515_combout\,
	combout => \i_RISCV|i_Path|a[31]~516_combout\);

-- Location: LCFF_X26_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\);

-- Location: LCFF_X25_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\);

-- Location: LCCOMB_X26_Y14_N28
\i_RISCV|i_Path|a[31]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~513_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\,
	combout => \i_RISCV|i_Path|a[31]~513_combout\);

-- Location: LCCOMB_X29_Y14_N24
\i_RISCV|i_Path|i_BancoReg|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\);

-- Location: LCFF_X26_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\);

-- Location: LCCOMB_X26_Y11_N30
\i_RISCV|i_Path|i_BancoReg|reg[21][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][31]~feeder_combout\);

-- Location: LCFF_X26_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\);

-- Location: LCCOMB_X26_Y14_N2
\i_RISCV|i_Path|a[31]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~514_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[31]~513_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\)) # (!\i_RISCV|i_Path|a[31]~513_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|a[31]~513_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|a[31]~513_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\,
	combout => \i_RISCV|i_Path|a[31]~514_combout\);

-- Location: LCCOMB_X26_Y13_N26
\i_RISCV|i_Path|a[31]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~517_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[31]~514_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[31]~516_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[31]~516_combout\,
	datad => \i_RISCV|i_Path|a[31]~514_combout\,
	combout => \i_RISCV|i_Path|a[31]~517_combout\);

-- Location: LCFF_X19_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\);

-- Location: LCFF_X19_Y9_N19
\i_RISCV|i_Path|i_BancoReg|reg[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\);

-- Location: LCCOMB_X19_Y9_N18
\i_RISCV|i_Path|a[31]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~511_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[31]~511_combout\);

-- Location: LCFF_X16_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\);

-- Location: LCCOMB_X16_Y14_N8
\i_RISCV|i_Path|a[31]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~512_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[31]~511_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\))) # (!\i_RISCV|i_Path|a[31]~511_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[31]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|a[31]~511_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\,
	combout => \i_RISCV|i_Path|a[31]~512_combout\);

-- Location: LCCOMB_X25_Y17_N24
\i_RISCV|i_Path|a[31]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~520_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[31]~517_combout\ & (\i_RISCV|i_Path|a[31]~519_combout\)) # (!\i_RISCV|i_Path|a[31]~517_combout\ & ((\i_RISCV|i_Path|a[31]~512_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[31]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[31]~519_combout\,
	datac => \i_RISCV|i_Path|a[31]~517_combout\,
	datad => \i_RISCV|i_Path|a[31]~512_combout\,
	combout => \i_RISCV|i_Path|a[31]~520_combout\);

-- Location: LCCOMB_X23_Y21_N2
\i_RISCV|i_Path|a[9]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~113_combout\ = (!\i_RISCV|i_Path|ir_out_m\(17) & \i_RISCV|i_Path|ir_out_m\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[9]~113_combout\);

-- Location: LCCOMB_X24_Y12_N22
\i_RISCV|i_Path|i_BancoReg|reg[1][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][31]~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N10
\i_RISCV|i_Path|i_BancoReg|Equal0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\ = (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (!\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\);

-- Location: LCFF_X24_Y12_N23
\i_RISCV|i_Path|i_BancoReg|reg[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\);

-- Location: LCCOMB_X23_Y13_N8
\i_RISCV|i_Path|a[9]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~111_combout\ = (\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|ir_out_m\(15) & \i_RISCV|i_Path|ir_out_m\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[9]~111_combout\);

-- Location: LCCOMB_X23_Y13_N24
\i_RISCV|i_Path|a[9]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~110_combout\ = (\i_RISCV|i_Path|ir_out_m\(17)) # ((!\i_RISCV|i_Path|ir_out_m\(16) & \i_RISCV|i_Path|ir_out_m\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[9]~110_combout\);

-- Location: LCCOMB_X24_Y12_N0
\i_RISCV|i_Path|a[31]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~521_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[31]~521_combout\);

-- Location: LCCOMB_X27_Y15_N22
\i_RISCV|i_Path|a[31]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~528_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[31]~521_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[31]~521_combout\,
	combout => \i_RISCV|i_Path|a[31]~528_combout\);

-- Location: LCFF_X27_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\);

-- Location: LCCOMB_X26_Y16_N22
\i_RISCV|i_Path|i_BancoReg|reg[5][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][31]~feeder_combout\);

-- Location: LCFF_X26_Y16_N23
\i_RISCV|i_Path|i_BancoReg|reg[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\);

-- Location: LCCOMB_X29_Y14_N8
\i_RISCV|i_Path|i_BancoReg|Equal0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\ = (!\i_RISCV|i_Path|ir_out_m\(10) & (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\);

-- Location: LCFF_X26_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\);

-- Location: LCCOMB_X25_Y13_N26
\i_RISCV|i_Path|a[31]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~522_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[31]~522_combout\);

-- Location: LCCOMB_X29_Y14_N30
\i_RISCV|i_Path|i_BancoReg|Equal0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\ = (!\i_RISCV|i_Path|ir_out_m\(10) & (\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\);

-- Location: LCFF_X25_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\);

-- Location: LCCOMB_X25_Y13_N10
\i_RISCV|i_Path|a[31]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~523_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\) # (\i_RISCV|i_Path|a[31]~522_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\,
	datad => \i_RISCV|i_Path|a[31]~522_combout\,
	combout => \i_RISCV|i_Path|a[31]~523_combout\);

-- Location: LCCOMB_X26_Y16_N4
\i_RISCV|i_Path|a[31]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~524_combout\ = (\i_RISCV|i_Path|a[31]~523_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[31]~522_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\) # 
-- (!\i_RISCV|i_Path|a[31]~522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\,
	datac => \i_RISCV|i_Path|a[31]~522_combout\,
	datad => \i_RISCV|i_Path|a[31]~523_combout\,
	combout => \i_RISCV|i_Path|a[31]~524_combout\);

-- Location: LCCOMB_X26_Y16_N30
\i_RISCV|i_Path|a[31]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~525_combout\ = (\i_RISCV|i_Path|a[31]~524_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\)))) # (!\i_RISCV|i_Path|a[31]~524_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\ 
-- & ((\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\,
	datac => \i_RISCV|i_Path|a[31]~524_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[31]~525_combout\);

-- Location: LCCOMB_X27_Y18_N14
\i_RISCV|i_Path|i_BancoReg|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\ = (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\ & (\i_RISCV|i_Path|ir_out_m\(10) & !\i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(9),
	datab => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\);

-- Location: LCFF_X21_Y9_N19
\i_RISCV|i_Path|i_BancoReg|reg[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\);

-- Location: LCCOMB_X22_Y11_N20
\i_RISCV|i_Path|i_BancoReg|reg[10][31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][31]~feeder_combout\ = \i_RISCV|i_Path|Mux0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux0~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][31]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\);

-- Location: LCFF_X22_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][31]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\);

-- Location: LCCOMB_X21_Y14_N18
\i_RISCV|i_Path|a[31]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~526_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\) # (\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[31]~526_combout\);

-- Location: LCCOMB_X21_Y9_N8
\i_RISCV|i_Path|a[31]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~527_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[31]~526_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\)) # (!\i_RISCV|i_Path|a[31]~526_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[31]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[31]~526_combout\,
	combout => \i_RISCV|i_Path|a[31]~527_combout\);

-- Location: LCCOMB_X21_Y9_N4
\i_RISCV|i_Path|a[31]~878\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~878_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[31]~527_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|a[31]~527_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(19),
	combout => \i_RISCV|i_Path|a[31]~878_combout\);

-- Location: LCCOMB_X25_Y17_N18
\i_RISCV|i_Path|a[31]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~529_combout\ = (\i_RISCV|i_Path|a[31]~878_combout\ & ((\i_RISCV|i_Path|a[31]~528_combout\) # ((!\i_RISCV|i_Path|a[31]~521_combout\ & \i_RISCV|i_Path|a[31]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~521_combout\,
	datab => \i_RISCV|i_Path|a[31]~528_combout\,
	datac => \i_RISCV|i_Path|a[31]~525_combout\,
	datad => \i_RISCV|i_Path|a[31]~878_combout\,
	combout => \i_RISCV|i_Path|a[31]~529_combout\);

-- Location: LCCOMB_X25_Y17_N28
\i_RISCV|i_Path|a[31]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~532_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[31]~529_combout\ & (\i_RISCV|i_Path|a[31]~531_combout\)) # (!\i_RISCV|i_Path|a[31]~529_combout\ & ((\i_RISCV|i_Path|a[31]~520_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[31]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[31]~531_combout\,
	datac => \i_RISCV|i_Path|a[31]~520_combout\,
	datad => \i_RISCV|i_Path|a[31]~529_combout\,
	combout => \i_RISCV|i_Path|a[31]~532_combout\);

-- Location: LCCOMB_X25_Y17_N26
\i_RISCV|i_Path|a[31]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[31]~533_combout\ = (\i_RISCV|i_Path|a[31]~509_combout\) # ((\i_RISCV|i_Path|a[31]~510_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[31]~532_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~509_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[31]~510_combout\,
	datad => \i_RISCV|i_Path|a[31]~532_combout\,
	combout => \i_RISCV|i_Path|a[31]~533_combout\);

-- Location: LCCOMB_X16_Y22_N18
\i_RISCV|i_Path|i_ALU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(14) & (\i_RISCV|i_Path|ir_out_m\(12) & ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(14),
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X14_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(14) & ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # ((\i_RISCV|i_Control|estado_act.Inm3~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(14) & (\i_RISCV|i_Path|ir_out_m\(12) & 
-- ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(14),
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(12),
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\);

-- Location: LCCOMB_X14_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~0_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(24),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	datad => \i_RISCV|i_Control|Selector15~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X16_Y22_N16
\i_RISCV|i_Path|i_ALU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~1_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux4~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux9~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\))) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux4~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y18_N18
\i_RISCV|i_Path|i_ALU|xor_out[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(27) = \i_RISCV|i_Path|a[27]~677_combout\ $ (\i_RISCV|i_Path|b[27]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => \i_RISCV|i_Path|b[27]~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(27));

-- Location: LCCOMB_X18_Y20_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\ = (\i_RISCV|i_Path|a[31]~533_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & ((!\i_RISCV|i_Path|ir_out_m\(20)))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|a[31]~533_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\);

-- Location: LCCOMB_X22_Y17_N22
\i_RISCV|i_Path|shamt[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|shamt[0]~1_combout\ = (\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \i_RISCV|i_Path|shamt[0]~1_combout\);

-- Location: LCCOMB_X21_Y19_N6
\i_RISCV|i_Path|i_ALU|ShiftRight1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|a[30]~508_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\);

-- Location: LCCOMB_X16_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~5_combout\ = (\i_RISCV|i_Path|b[30]~0_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\ & (\i_RISCV|i_Control|Selector16~0_combout\)) # (!\i_RISCV|i_Path|a[30]~508_combout\ & ((!\i_RISCV|i_Control|Selector17~0_combout\))))) # 
-- (!\i_RISCV|i_Path|b[30]~0_combout\ & (((!\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|a[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[30]~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Path|a[30]~508_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~5_combout\);

-- Location: LCCOMB_X16_Y22_N6
\i_RISCV|i_Path|i_ALU|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux1~5_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux30~9_combout\ & (!\i_RISCV|i_Control|Selector16~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux30~9_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux1~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~6_combout\);

-- Location: LCCOMB_X16_Y22_N22
\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ = (!\i_RISCV|i_Control|Selector15~1_combout\ & (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & (!\i_RISCV|i_Control|Selector17~0_combout\ & !\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Control|Selector16~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y22_N26
\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\ = (\i_RISCV|i_Control|estado_act.Inm3~regout\ & (((!\i_RISCV|i_Path|ir_out_m\(12) & !\i_RISCV|i_Path|ir_out_m\(14))))) # (!\i_RISCV|i_Control|estado_act.Inm3~regout\ & (((!\i_RISCV|i_Path|ir_out_m\(12) & 
-- !\i_RISCV|i_Path|ir_out_m\(14))) # (!\i_RISCV|i_Control|estado_act.Arit3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(12),
	datad => \i_RISCV|i_Path|ir_out_m\(14),
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\);

-- Location: LCFF_X22_Y18_N27
\i_RISCV|i_Path|ir_out_m[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a29\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(29));

-- Location: LCCOMB_X22_Y18_N24
\i_RISCV|i_Path|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux2~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(29))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(29),
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	datad => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	combout => \i_RISCV|i_Path|Mux2~0_combout\);

-- Location: LCCOMB_X16_Y14_N12
\i_RISCV|i_Path|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux2~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(29) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(29),
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux2~1_combout\);

-- Location: LCCOMB_X16_Y14_N30
\i_RISCV|i_Path|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux2~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux2~1_combout\) # ((\i_RISCV|i_Path|pc_out\(29) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(29),
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Path|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|Mux2~1_combout\,
	combout => \i_RISCV|i_Path|Mux2~2_combout\);

-- Location: LCCOMB_X16_Y14_N24
\i_RISCV|i_Path|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux2~3_combout\ = (\i_RISCV|i_Path|Mux2~2_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|Mux2~0_combout\,
	datad => \i_RISCV|i_Path|Mux2~2_combout\,
	combout => \i_RISCV|i_Path|Mux2~3_combout\);

-- Location: LCFF_X12_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\);

-- Location: LCCOMB_X29_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Equal0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\);

-- Location: LCFF_X12_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\);

-- Location: LCCOMB_X12_Y10_N18
\i_RISCV|i_Path|i_BancoReg|Mux34~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\);

-- Location: LCCOMB_X12_Y10_N20
\i_RISCV|i_Path|i_BancoReg|Mux34~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~18_combout\);

-- Location: LCFF_X22_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\);

-- Location: LCCOMB_X29_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (!\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\);

-- Location: LCFF_X22_Y9_N5
\i_RISCV|i_Path|i_BancoReg|reg[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\);

-- Location: LCCOMB_X22_Y9_N4
\i_RISCV|i_Path|i_BancoReg|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\);

-- Location: LCCOMB_X18_Y10_N18
\i_RISCV|i_Path|i_BancoReg|reg[11][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][29]~feeder_combout\);

-- Location: LCCOMB_X31_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(8) & (\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(8),
	datab => \i_RISCV|i_Path|ir_out_m\(10),
	datac => \i_RISCV|i_Path|ir_out_m\(9),
	datad => \i_RISCV|i_Path|i_BancoReg|Equal0~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\);

-- Location: LCFF_X18_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\);

-- Location: LCCOMB_X18_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\ & (\i_RISCV|i_Path|ir_out_m\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux34~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~1_combout\);

-- Location: LCCOMB_X27_Y15_N16
\i_RISCV|i_Path|i_BancoReg|reg[3][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~feeder_combout\);

-- Location: LCFF_X27_Y15_N17
\i_RISCV|i_Path|i_BancoReg|reg[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\);

-- Location: LCCOMB_X24_Y12_N4
\i_RISCV|i_Path|i_BancoReg|reg[1][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][29]~feeder_combout\);

-- Location: LCFF_X24_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\);

-- Location: LCFF_X26_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\);

-- Location: LCFF_X26_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\);

-- Location: LCFF_X26_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\);

-- Location: LCCOMB_X26_Y13_N10
\i_RISCV|i_Path|i_BancoReg|Mux34~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\);

-- Location: LCCOMB_X26_Y16_N12
\i_RISCV|i_Path|i_BancoReg|Mux34~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~12_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~13_combout\);

-- Location: LCCOMB_X27_Y16_N30
\i_RISCV|i_Path|i_BancoReg|Mux34~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux34~13_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\);

-- Location: LCCOMB_X27_Y16_N4
\i_RISCV|i_Path|i_BancoReg|Mux34~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~15_combout\);

-- Location: LCFF_X20_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\);

-- Location: LCFF_X23_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\);

-- Location: LCCOMB_X20_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][29]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\);

-- Location: LCCOMB_X20_Y13_N30
\i_RISCV|i_Path|i_BancoReg|Mux34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~7_combout\);

-- Location: LCFF_X16_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\);

-- Location: LCFF_X19_Y9_N29
\i_RISCV|i_Path|i_BancoReg|reg[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\);

-- Location: LCCOMB_X19_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\);

-- Location: LCCOMB_X16_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~5_combout\);

-- Location: LCCOMB_X24_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|Mux34~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux34~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\);

-- Location: LCFF_X27_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\);

-- Location: LCFF_X27_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\);

-- Location: LCCOMB_X20_Y14_N30
\i_RISCV|i_Path|i_BancoReg|Mux34~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((!\i_RISCV|i_Path|ir_out_m\(23) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][29]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\);

-- Location: LCCOMB_X30_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux34~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][29]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~10_combout\);

-- Location: LCCOMB_X24_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux34~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux34~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux34~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux34~3_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~11_combout\);

-- Location: LCCOMB_X24_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Mux34~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux34~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux34~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\);

-- Location: LCCOMB_X24_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux34~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux34~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux34~1_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux34~18_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\);

-- Location: LCCOMB_X25_Y18_N26
\i_RISCV|i_Path|b[29]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[29]~1_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux2~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux2~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\,
	combout => \i_RISCV|i_Path|b[29]~1_combout\);

-- Location: LCCOMB_X15_Y18_N8
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~56_combout\ = ((\i_RISCV|i_Path|a[28]~556_combout\ $ (\i_RISCV|i_Path|b[28]~2_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\ = CARRY((\i_RISCV|i_Path|a[28]~556_combout\ & ((\i_RISCV|i_Path|b[28]~2_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\))) # (!\i_RISCV|i_Path|a[28]~556_combout\ & (\i_RISCV|i_Path|b[28]~2_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[28]~556_combout\,
	datab => \i_RISCV|i_Path|b[28]~2_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~55\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~56_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\);

-- Location: LCCOMB_X15_Y18_N10
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~58_combout\ = (\i_RISCV|i_Path|a[29]~581_combout\ & ((\i_RISCV|i_Path|b[29]~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\ & VCC)) # (!\i_RISCV|i_Path|b[29]~1_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\)))) # 
-- (!\i_RISCV|i_Path|a[29]~581_combout\ & ((\i_RISCV|i_Path|b[29]~1_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\)) # (!\i_RISCV|i_Path|b[29]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\ = CARRY((\i_RISCV|i_Path|a[29]~581_combout\ & (!\i_RISCV|i_Path|b[29]~1_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\)) # (!\i_RISCV|i_Path|a[29]~581_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\) # 
-- (!\i_RISCV|i_Path|b[29]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~581_combout\,
	datab => \i_RISCV|i_Path|b[29]~1_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~57\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~58_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\);

-- Location: LCCOMB_X15_Y18_N12
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~60_combout\ = ((\i_RISCV|i_Path|b[30]~0_combout\ $ (\i_RISCV|i_Path|a[30]~508_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\ = CARRY((\i_RISCV|i_Path|b[30]~0_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\))) # (!\i_RISCV|i_Path|b[30]~0_combout\ & (\i_RISCV|i_Path|a[30]~508_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[30]~0_combout\,
	datab => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~59\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~60_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\);

-- Location: LCCOMB_X19_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~0_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~60_combout\))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~60_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~60_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X14_Y18_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\ = (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\ & !\i_RISCV|i_Path|shamt[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|shamt[1]~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\);

-- Location: LCCOMB_X15_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~2_combout\ = (\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\))) # 
-- (!\i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~2_combout\);

-- Location: LCCOMB_X13_Y18_N28
\i_RISCV|i_Path|a[2]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~97_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Path|pc_out\(2) & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Path|pc_out\(2),
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[2]~97_combout\);

-- Location: LCCOMB_X25_Y20_N26
\i_RISCV|i_Path|i_BancoReg|reg[14][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][2]~feeder_combout\);

-- Location: LCFF_X25_Y20_N27
\i_RISCV|i_Path|i_BancoReg|reg[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\);

-- Location: LCFF_X18_Y17_N11
\i_RISCV|i_Path|i_BancoReg|reg[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\);

-- Location: LCCOMB_X26_Y17_N10
\i_RISCV|i_Path|i_BancoReg|reg[12][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][2]~feeder_combout\);

-- Location: LCFF_X26_Y17_N11
\i_RISCV|i_Path|i_BancoReg|reg[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\);

-- Location: LCCOMB_X25_Y20_N18
\i_RISCV|i_Path|a[2]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~123_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[2]~123_combout\);

-- Location: LCCOMB_X25_Y20_N0
\i_RISCV|i_Path|a[2]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~124_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[2]~123_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\))) # (!\i_RISCV|i_Path|a[2]~123_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[2]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\,
	datad => \i_RISCV|i_Path|a[2]~123_combout\,
	combout => \i_RISCV|i_Path|a[2]~124_combout\);

-- Location: LCCOMB_X26_Y17_N30
\i_RISCV|i_Path|i_BancoReg|reg[31][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][2]~feeder_combout\);

-- Location: LCFF_X26_Y17_N31
\i_RISCV|i_Path|i_BancoReg|reg[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\);

-- Location: LCFF_X25_Y17_N17
\i_RISCV|i_Path|i_BancoReg|reg[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\);

-- Location: LCCOMB_X29_Y17_N20
\i_RISCV|i_Path|i_BancoReg|reg[19][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][2]~feeder_combout\);

-- Location: LCFF_X29_Y17_N21
\i_RISCV|i_Path|i_BancoReg|reg[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\);

-- Location: LCCOMB_X25_Y17_N16
\i_RISCV|i_Path|a[2]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~106_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17) 
-- & ((\i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~106_combout\);

-- Location: LCCOMB_X25_Y17_N30
\i_RISCV|i_Path|i_BancoReg|reg[27][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][2]~feeder_combout\);

-- Location: LCFF_X25_Y17_N31
\i_RISCV|i_Path|i_BancoReg|reg[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\);

-- Location: LCCOMB_X25_Y17_N10
\i_RISCV|i_Path|a[2]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~107_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[2]~106_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\)) # (!\i_RISCV|i_Path|a[2]~106_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[2]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\,
	datac => \i_RISCV|i_Path|a[2]~106_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~107_combout\);

-- Location: LCCOMB_X23_Y20_N30
\i_RISCV|i_Path|i_BancoReg|reg[30][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][2]~feeder_combout\);

-- Location: LCFF_X23_Y20_N31
\i_RISCV|i_Path|i_BancoReg|reg[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\);

-- Location: LCCOMB_X23_Y20_N4
\i_RISCV|i_Path|i_BancoReg|reg[22][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][2]~feeder_combout\);

-- Location: LCFF_X23_Y20_N5
\i_RISCV|i_Path|i_BancoReg|reg[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\);

-- Location: LCCOMB_X23_Y20_N8
\i_RISCV|i_Path|a[2]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~99_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[2]~99_combout\);

-- Location: LCFF_X22_Y20_N25
\i_RISCV|i_Path|i_BancoReg|reg[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\);

-- Location: LCCOMB_X23_Y20_N6
\i_RISCV|i_Path|a[2]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~100_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[2]~99_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\)) # (!\i_RISCV|i_Path|a[2]~99_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[2]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\,
	datac => \i_RISCV|i_Path|a[2]~99_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~100_combout\);

-- Location: LCFF_X23_Y17_N17
\i_RISCV|i_Path|i_BancoReg|reg[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\);

-- Location: LCFF_X23_Y17_N3
\i_RISCV|i_Path|i_BancoReg|reg[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\);

-- Location: LCCOMB_X23_Y17_N16
\i_RISCV|i_Path|a[2]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~101_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (!\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~101_combout\);

-- Location: LCCOMB_X29_Y17_N16
\i_RISCV|i_Path|i_BancoReg|reg[21][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][2]~feeder_combout\);

-- Location: LCFF_X29_Y17_N17
\i_RISCV|i_Path|i_BancoReg|reg[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\);

-- Location: LCCOMB_X21_Y16_N24
\i_RISCV|i_Path|a[2]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~102_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[2]~101_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\)) # (!\i_RISCV|i_Path|a[2]~101_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[2]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[2]~101_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~102_combout\);

-- Location: LCCOMB_X21_Y12_N4
\i_RISCV|i_Path|i_BancoReg|reg[28][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][2]~feeder_combout\);

-- Location: LCFF_X21_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\);

-- Location: LCFF_X23_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\);

-- Location: LCCOMB_X23_Y13_N28
\i_RISCV|i_Path|a[2]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~103_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[2]~103_combout\);

-- Location: LCCOMB_X21_Y16_N18
\i_RISCV|i_Path|a[2]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~104_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[2]~103_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\))) # (!\i_RISCV|i_Path|a[2]~103_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[2]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\,
	datad => \i_RISCV|i_Path|a[2]~103_combout\,
	combout => \i_RISCV|i_Path|a[2]~104_combout\);

-- Location: LCCOMB_X21_Y16_N12
\i_RISCV|i_Path|a[2]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~105_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[2]~102_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[2]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[2]~102_combout\,
	datad => \i_RISCV|i_Path|a[2]~104_combout\,
	combout => \i_RISCV|i_Path|a[2]~105_combout\);

-- Location: LCCOMB_X22_Y21_N14
\i_RISCV|i_Path|a[2]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~108_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[2]~105_combout\ & (\i_RISCV|i_Path|a[2]~107_combout\)) # (!\i_RISCV|i_Path|a[2]~105_combout\ & ((\i_RISCV|i_Path|a[2]~100_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[2]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[2]~107_combout\,
	datac => \i_RISCV|i_Path|a[2]~100_combout\,
	datad => \i_RISCV|i_Path|a[2]~105_combout\,
	combout => \i_RISCV|i_Path|a[2]~108_combout\);

-- Location: LCFF_X24_Y17_N29
\i_RISCV|i_Path|i_BancoReg|reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\);

-- Location: LCCOMB_X23_Y16_N30
\i_RISCV|i_Path|a[2]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~112_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[2]~112_combout\);

-- Location: LCFF_X22_Y21_N21
\i_RISCV|i_Path|i_BancoReg|reg[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\);

-- Location: LCCOMB_X22_Y21_N20
\i_RISCV|i_Path|a[2]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~121_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[2]~112_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\,
	datad => \i_RISCV|i_Path|a[2]~112_combout\,
	combout => \i_RISCV|i_Path|a[2]~121_combout\);

-- Location: LCCOMB_X26_Y15_N26
\i_RISCV|i_Path|i_BancoReg|reg[6][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][2]~feeder_combout\);

-- Location: LCFF_X26_Y15_N27
\i_RISCV|i_Path|i_BancoReg|reg[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\);

-- Location: LCCOMB_X26_Y15_N24
\i_RISCV|i_Path|a[2]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~114_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[2]~114_combout\);

-- Location: LCFF_X25_Y15_N27
\i_RISCV|i_Path|i_BancoReg|reg[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\);

-- Location: LCCOMB_X25_Y15_N6
\i_RISCV|i_Path|a[2]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~115_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\) # (\i_RISCV|i_Path|a[2]~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\,
	datad => \i_RISCV|i_Path|a[2]~114_combout\,
	combout => \i_RISCV|i_Path|a[2]~115_combout\);

-- Location: LCCOMB_X25_Y15_N20
\i_RISCV|i_Path|a[2]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~116_combout\ = (\i_RISCV|i_Path|a[2]~115_combout\ & ((\i_RISCV|i_Path|a[2]~114_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\) # (\i_RISCV|i_Path|ir_out_m\(16)))) # (!\i_RISCV|i_Path|a[2]~114_combout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\,
	datab => \i_RISCV|i_Path|a[2]~114_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|a[2]~115_combout\,
	combout => \i_RISCV|i_Path|a[2]~116_combout\);

-- Location: LCCOMB_X24_Y21_N30
\i_RISCV|i_Path|i_BancoReg|Equal0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\ = (!\i_RISCV|i_Path|ir_out_m\(10) & (!\i_RISCV|i_Path|ir_out_m\(9) & (\i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\ & \i_RISCV|i_Path|ir_out_m\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(10),
	datab => \i_RISCV|i_Path|ir_out_m\(9),
	datac => \i_RISCV|i_Path|i_BancoReg|Equal0~0_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(8),
	combout => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\);

-- Location: LCFF_X24_Y17_N31
\i_RISCV|i_Path|i_BancoReg|reg[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\);

-- Location: LCCOMB_X23_Y21_N20
\i_RISCV|i_Path|a[2]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~117_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[2]~116_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\)) # (!\i_RISCV|i_Path|a[2]~116_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[2]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|a[2]~116_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\,
	combout => \i_RISCV|i_Path|a[2]~117_combout\);

-- Location: LCCOMB_X22_Y21_N0
\i_RISCV|i_Path|a[2]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~122_combout\ = (\i_RISCV|i_Path|a[2]~870_combout\ & ((\i_RISCV|i_Path|a[2]~121_combout\) # ((!\i_RISCV|i_Path|a[2]~112_combout\ & \i_RISCV|i_Path|a[2]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[2]~870_combout\,
	datab => \i_RISCV|i_Path|a[2]~112_combout\,
	datac => \i_RISCV|i_Path|a[2]~121_combout\,
	datad => \i_RISCV|i_Path|a[2]~117_combout\,
	combout => \i_RISCV|i_Path|a[2]~122_combout\);

-- Location: LCCOMB_X22_Y21_N22
\i_RISCV|i_Path|a[2]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~125_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[2]~122_combout\ & (\i_RISCV|i_Path|a[2]~124_combout\)) # (!\i_RISCV|i_Path|a[2]~122_combout\ & ((\i_RISCV|i_Path|a[2]~108_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[2]~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[2]~124_combout\,
	datac => \i_RISCV|i_Path|a[2]~108_combout\,
	datad => \i_RISCV|i_Path|a[2]~122_combout\,
	combout => \i_RISCV|i_Path|a[2]~125_combout\);

-- Location: LCCOMB_X22_Y21_N28
\i_RISCV|i_Path|a[2]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[2]~126_combout\ = (\i_RISCV|i_Path|a[2]~96_combout\) # ((\i_RISCV|i_Path|a[2]~97_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[2]~125_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[2]~96_combout\,
	datab => \i_RISCV|i_Path|a[2]~97_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[2]~125_combout\,
	combout => \i_RISCV|i_Path|a[2]~126_combout\);

-- Location: LCCOMB_X14_Y17_N0
\i_RISCV|i_Path|pc_in[0]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[0]~71_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(0))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(0),
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux31~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[0]~71_combout\);

-- Location: LCFF_X14_Y17_N1
\i_RISCV|i_Path|pc_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[0]~71_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(0));

-- Location: LCFF_X12_Y16_N5
\i_RISCV|i_Path|pc_ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(0),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(0));

-- Location: LCCOMB_X12_Y16_N4
\i_RISCV|i_Path|a[0]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~150_combout\ = (\i_RISCV|i_Path|pc_ir\(0) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(0),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[0]~150_combout\);

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(0),
	combout => \in_pins~combout\(0));

-- Location: LCCOMB_X15_Y23_N4
\mid_PEP[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mid_PEP[0]~feeder_combout\ = \in_pins~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_pins~combout\(0),
	combout => \mid_PEP[0]~feeder_combout\);

-- Location: LCFF_X15_Y23_N5
\mid_PEP[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mid_PEP[0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(0));

-- Location: LCFF_X15_Y23_N29
\dout_PEP[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(0),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(0));

-- Location: LCCOMB_X15_Y23_N28
\i_RISCV|i_Path|d_ram_alu[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|d_ram_alu[0]~0_combout\ = (\i_RISCV|i_Path|alur_out\(31) & ((\i_RISCV|i_Path|alur_out\(2) & (dout_PEP(0))) # (!\i_RISCV|i_Path|alur_out\(2) & ((dout_PSP(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(2),
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => dout_PEP(0),
	datad => dout_PSP(0),
	combout => \i_RISCV|i_Path|d_ram_alu[0]~0_combout\);

-- Location: LCCOMB_X21_Y14_N30
\i_RISCV|i_Path|a[11]~750\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~750_combout\ = (\i_RISCV|i_Path|pc_out\(11) & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(11),
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[11]~750_combout\);

-- Location: LCCOMB_X18_Y18_N16
\i_RISCV|i_Path|pc_in[11]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[11]~65_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|alur_out\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|alur_out\(11),
	combout => \i_RISCV|i_Path|pc_in[11]~65_combout\);

-- Location: LCCOMB_X18_Y18_N26
\i_RISCV|i_Path|pc_in[11]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[11]~66_combout\ = (\i_RISCV|i_Path|pc_in[11]~65_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux20~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Equal5~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datac => \i_RISCV|i_Path|pc_in[11]~65_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux20~10_combout\,
	combout => \i_RISCV|i_Path|pc_in[11]~66_combout\);

-- Location: LCFF_X18_Y18_N27
\i_RISCV|i_Path|pc_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[11]~66_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(11));

-- Location: LCCOMB_X14_Y17_N20
\i_RISCV|i_Path|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux20~0_combout\ = (\i_RISCV|i_Path|alur_out\(11) & !\i_RISCV|i_Control|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(11),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux20~0_combout\);

-- Location: LCCOMB_X15_Y17_N4
\i_RISCV|i_Path|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux20~1_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (((\i_RISCV|i_Path|Mux20~0_combout\)))) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux20~0_combout\ & (\i_RAM|h[3]~3_combout\)) # (!\i_RISCV|i_Path|Mux20~0_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux17~2_combout\,
	datab => \i_RAM|h[3]~3_combout\,
	datac => \i_RISCV|i_Path|Mux20~0_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux20~1_combout\);

-- Location: LCCOMB_X15_Y11_N14
\i_RISCV|i_Path|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux20~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux20~1_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|pc_out\(11),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux20~1_combout\,
	combout => \i_RISCV|i_Path|Mux20~2_combout\);

-- Location: LCFF_X15_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\);

-- Location: LCFF_X16_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\);

-- Location: LCCOMB_X16_Y10_N0
\i_RISCV|i_Path|a[11]~751\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~751_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[11]~751_combout\);

-- Location: LCCOMB_X16_Y10_N16
\i_RISCV|i_Path|a[11]~752\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~752_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[11]~751_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\)) # (!\i_RISCV|i_Path|a[11]~751_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[11]~751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~751_combout\,
	combout => \i_RISCV|i_Path|a[11]~752_combout\);

-- Location: LCFF_X27_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\);

-- Location: LCCOMB_X30_Y10_N12
\i_RISCV|i_Path|i_BancoReg|reg[27][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][11]~feeder_combout\);

-- Location: LCFF_X30_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\);

-- Location: LCCOMB_X31_Y14_N2
\i_RISCV|i_Path|i_BancoReg|reg[23][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][11]~feeder_combout\);

-- Location: LCFF_X31_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\);

-- Location: LCCOMB_X31_Y14_N10
\i_RISCV|i_Path|a[11]~758\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~758_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\) # (\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[11]~758_combout\);

-- Location: LCCOMB_X27_Y10_N16
\i_RISCV|i_Path|a[11]~759\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~759_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[11]~758_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\)) # (!\i_RISCV|i_Path|a[11]~758_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[11]~758_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~758_combout\,
	combout => \i_RISCV|i_Path|a[11]~759_combout\);

-- Location: LCCOMB_X29_Y12_N14
\i_RISCV|i_Path|i_BancoReg|reg[21][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][11]~feeder_combout\);

-- Location: LCFF_X29_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\);

-- Location: LCFF_X30_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\);

-- Location: LCCOMB_X30_Y13_N26
\i_RISCV|i_Path|a[11]~753\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~753_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[11]~753_combout\);

-- Location: LCCOMB_X29_Y12_N18
\i_RISCV|i_Path|a[11]~754\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~754_combout\ = (\i_RISCV|i_Path|a[11]~753_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[11]~753_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\,
	datac => \i_RISCV|i_Path|a[11]~753_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[11]~754_combout\);

-- Location: LCFF_X18_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\);

-- Location: LCFF_X18_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\);

-- Location: LCCOMB_X18_Y13_N4
\i_RISCV|i_Path|a[11]~755\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~755_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[11]~755_combout\);

-- Location: LCCOMB_X13_Y13_N16
\i_RISCV|i_Path|a[11]~756\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~756_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[11]~755_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\)) # (!\i_RISCV|i_Path|a[11]~755_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[11]~755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~755_combout\,
	combout => \i_RISCV|i_Path|a[11]~756_combout\);

-- Location: LCCOMB_X21_Y9_N28
\i_RISCV|i_Path|a[11]~757\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~757_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[11]~754_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[11]~756_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[11]~754_combout\,
	datad => \i_RISCV|i_Path|a[11]~756_combout\,
	combout => \i_RISCV|i_Path|a[11]~757_combout\);

-- Location: LCCOMB_X21_Y9_N14
\i_RISCV|i_Path|a[11]~760\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~760_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[11]~757_combout\ & ((\i_RISCV|i_Path|a[11]~759_combout\))) # (!\i_RISCV|i_Path|a[11]~757_combout\ & (\i_RISCV|i_Path|a[11]~752_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[11]~757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[11]~752_combout\,
	datac => \i_RISCV|i_Path|a[11]~759_combout\,
	datad => \i_RISCV|i_Path|a[11]~757_combout\,
	combout => \i_RISCV|i_Path|a[11]~760_combout\);

-- Location: LCCOMB_X23_Y9_N2
\i_RISCV|i_Path|a[11]~761\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~761_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\ & !\i_RISCV|i_Path|a[9]~111_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[11]~761_combout\);

-- Location: LCCOMB_X25_Y11_N22
\i_RISCV|i_Path|i_BancoReg|reg[3][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~feeder_combout\);

-- Location: LCFF_X25_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\);

-- Location: LCFF_X23_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\);

-- Location: LCCOMB_X23_Y10_N30
\i_RISCV|i_Path|a[11]~762\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~762_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[11]~762_combout\);

-- Location: LCFF_X23_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\);

-- Location: LCFF_X23_Y14_N31
\i_RISCV|i_Path|i_BancoReg|reg[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\);

-- Location: LCCOMB_X23_Y14_N30
\i_RISCV|i_Path|a[11]~763\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~763_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\) # (\i_RISCV|i_Path|a[11]~762_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~762_combout\,
	combout => \i_RISCV|i_Path|a[11]~763_combout\);

-- Location: LCCOMB_X23_Y10_N14
\i_RISCV|i_Path|a[11]~764\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~764_combout\ = (\i_RISCV|i_Path|a[11]~763_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[11]~762_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\) # 
-- (!\i_RISCV|i_Path|a[11]~762_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[11]~762_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~763_combout\,
	combout => \i_RISCV|i_Path|a[11]~764_combout\);

-- Location: LCCOMB_X24_Y9_N16
\i_RISCV|i_Path|a[11]~765\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~765_combout\ = (\i_RISCV|i_Path|a[11]~764_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\)))) # (!\i_RISCV|i_Path|a[11]~764_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\ 
-- & ((\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\,
	datac => \i_RISCV|i_Path|a[11]~764_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[11]~765_combout\);

-- Location: LCFF_X15_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\);

-- Location: LCCOMB_X16_Y11_N22
\i_RISCV|i_Path|i_BancoReg|reg[8][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[8][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[8][11]~feeder_combout\);

-- Location: LCFF_X16_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[8][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\);

-- Location: LCCOMB_X16_Y11_N28
\i_RISCV|i_Path|a[11]~766\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~766_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[11]~766_combout\);

-- Location: LCCOMB_X15_Y11_N12
\i_RISCV|i_Path|a[11]~767\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~767_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[11]~766_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\)) # (!\i_RISCV|i_Path|a[11]~766_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[11]~766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][11]~regout\,
	datad => \i_RISCV|i_Path|a[11]~766_combout\,
	combout => \i_RISCV|i_Path|a[11]~767_combout\);

-- Location: LCCOMB_X23_Y9_N12
\i_RISCV|i_Path|a[11]~883\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~883_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[11]~767_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[11]~767_combout\,
	combout => \i_RISCV|i_Path|a[11]~883_combout\);

-- Location: LCCOMB_X24_Y9_N6
\i_RISCV|i_Path|a[11]~769\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~769_combout\ = (\i_RISCV|i_Path|a[11]~883_combout\ & ((\i_RISCV|i_Path|a[11]~768_combout\) # ((!\i_RISCV|i_Path|a[11]~761_combout\ & \i_RISCV|i_Path|a[11]~765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~768_combout\,
	datab => \i_RISCV|i_Path|a[11]~761_combout\,
	datac => \i_RISCV|i_Path|a[11]~765_combout\,
	datad => \i_RISCV|i_Path|a[11]~883_combout\,
	combout => \i_RISCV|i_Path|a[11]~769_combout\);

-- Location: LCCOMB_X21_Y9_N0
\i_RISCV|i_Path|a[11]~772\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~772_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[11]~769_combout\ & (\i_RISCV|i_Path|a[11]~771_combout\)) # (!\i_RISCV|i_Path|a[11]~769_combout\ & ((\i_RISCV|i_Path|a[11]~760_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[11]~769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~771_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[11]~760_combout\,
	datad => \i_RISCV|i_Path|a[11]~769_combout\,
	combout => \i_RISCV|i_Path|a[11]~772_combout\);

-- Location: LCCOMB_X21_Y9_N22
\i_RISCV|i_Path|a[11]~773\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[11]~773_combout\ = (\i_RISCV|i_Path|a[11]~749_combout\) # ((\i_RISCV|i_Path|a[11]~750_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[11]~772_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~749_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[11]~750_combout\,
	datad => \i_RISCV|i_Path|a[11]~772_combout\,
	combout => \i_RISCV|i_Path|a[11]~773_combout\);

-- Location: LCCOMB_X22_Y15_N30
\i_RISCV|i_Path|b[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[10]~32_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|b[10]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|b[10]~31_combout\,
	combout => \i_RISCV|i_Path|b[10]~32_combout\);

-- Location: LCCOMB_X15_Y16_N26
\i_RISCV|i_Path|a[8]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~679_combout\ = (\i_RISCV|i_Path|pc_out\(8) & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(8),
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[8]~679_combout\);

-- Location: LCFF_X21_Y18_N25
\i_RISCV|i_Path|pc_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[8]~50_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(8));

-- Location: LCFF_X12_Y16_N29
\i_RISCV|i_Path|pc_ir[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(8),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(8));

-- Location: LCCOMB_X12_Y16_N28
\i_RISCV|i_Path|a[8]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~678_combout\ = (\i_RISCV|i_Path|pc_ir\(8) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(8),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[8]~678_combout\);

-- Location: LCFF_X16_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\);

-- Location: LCFF_X21_Y10_N27
\i_RISCV|i_Path|i_BancoReg|reg[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\);

-- Location: LCCOMB_X15_Y13_N24
\i_RISCV|i_Path|i_BancoReg|reg[9][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][8]~feeder_combout\);

-- Location: LCFF_X15_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\);

-- Location: LCCOMB_X21_Y10_N26
\i_RISCV|i_Path|a[8]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~680_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) 
-- & (\i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[9][8]~regout\,
	combout => \i_RISCV|i_Path|a[8]~680_combout\);

-- Location: LCFF_X15_Y16_N15
\i_RISCV|i_Path|i_BancoReg|reg[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\);

-- Location: LCCOMB_X16_Y13_N2
\i_RISCV|i_Path|a[8]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~681_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[8]~680_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\)) # (!\i_RISCV|i_Path|a[8]~680_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[8]~680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][8]~regout\,
	datac => \i_RISCV|i_Path|a[8]~680_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][8]~regout\,
	combout => \i_RISCV|i_Path|a[8]~681_combout\);

-- Location: LCFF_X27_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\);

-- Location: LCFF_X14_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\);

-- Location: LCFF_X27_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\);

-- Location: LCCOMB_X27_Y11_N0
\i_RISCV|i_Path|a[8]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~697_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\,
	combout => \i_RISCV|i_Path|a[8]~697_combout\);

-- Location: LCCOMB_X14_Y11_N12
\i_RISCV|i_Path|a[8]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~698_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[8]~697_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\))) # (!\i_RISCV|i_Path|a[8]~697_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[8]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\,
	datad => \i_RISCV|i_Path|a[8]~697_combout\,
	combout => \i_RISCV|i_Path|a[8]~698_combout\);

-- Location: LCCOMB_X15_Y13_N2
\i_RISCV|i_Path|i_BancoReg|reg[2][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][8]~feeder_combout\);

-- Location: LCFF_X15_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\);

-- Location: LCCOMB_X14_Y13_N8
\i_RISCV|i_Path|i_BancoReg|reg[1][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][8]~feeder_combout\);

-- Location: LCFF_X14_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\);

-- Location: LCCOMB_X23_Y10_N28
\i_RISCV|i_Path|i_BancoReg|reg[7][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][8]~feeder_combout\);

-- Location: LCFF_X23_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\);

-- Location: LCFF_X22_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\);

-- Location: LCCOMB_X22_Y13_N16
\i_RISCV|i_Path|a[8]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~692_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[8]~692_combout\);

-- Location: LCCOMB_X23_Y10_N2
\i_RISCV|i_Path|a[8]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~693_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[8]~692_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\))) # (!\i_RISCV|i_Path|a[8]~692_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[8]~692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[8]~692_combout\,
	combout => \i_RISCV|i_Path|a[8]~693_combout\);

-- Location: LCCOMB_X14_Y13_N22
\i_RISCV|i_Path|a[8]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~694_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[8]~693_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~110_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][8]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[8]~693_combout\,
	combout => \i_RISCV|i_Path|a[8]~694_combout\);

-- Location: LCCOMB_X15_Y13_N4
\i_RISCV|i_Path|a[8]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~695_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[8]~694_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\)) # (!\i_RISCV|i_Path|a[8]~694_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[8]~694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][8]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[8]~694_combout\,
	combout => \i_RISCV|i_Path|a[8]~695_combout\);

-- Location: LCFF_X30_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\);

-- Location: LCFF_X31_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\);

-- Location: LCCOMB_X30_Y12_N18
\i_RISCV|i_Path|a[8]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~689_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[8]~689_combout\);

-- Location: LCCOMB_X30_Y12_N2
\i_RISCV|i_Path|a[8]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~690_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[8]~689_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\)) # (!\i_RISCV|i_Path|a[8]~689_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[8]~689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[8]~689_combout\,
	combout => \i_RISCV|i_Path|a[8]~690_combout\);

-- Location: LCCOMB_X31_Y13_N2
\i_RISCV|i_Path|i_BancoReg|reg[29][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][8]~feeder_combout\);

-- Location: LCFF_X31_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\);

-- Location: LCFF_X29_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\);

-- Location: LCFF_X29_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\);

-- Location: LCCOMB_X32_Y13_N8
\i_RISCV|i_Path|i_BancoReg|reg[25][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][8]~feeder_combout\);

-- Location: LCFF_X32_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\);

-- Location: LCCOMB_X29_Y13_N0
\i_RISCV|i_Path|a[8]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~682_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[8]~682_combout\);

-- Location: LCCOMB_X29_Y13_N8
\i_RISCV|i_Path|a[8]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~683_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[8]~682_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\)) # (!\i_RISCV|i_Path|a[8]~682_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[8]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\,
	datad => \i_RISCV|i_Path|a[8]~682_combout\,
	combout => \i_RISCV|i_Path|a[8]~683_combout\);

-- Location: LCFF_X15_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\);

-- Location: LCFF_X19_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\);

-- Location: LCCOMB_X19_Y10_N22
\i_RISCV|i_Path|a[8]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~685_combout\ = (\i_RISCV|i_Path|a[8]~684_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[8]~684_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[8]~684_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[8]~685_combout\);

-- Location: LCFF_X22_Y19_N19
\i_RISCV|i_Path|i_BancoReg|reg[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\);

-- Location: LCFF_X22_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\);

-- Location: LCCOMB_X22_Y12_N14
\i_RISCV|i_Path|a[8]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~686_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[8]~686_combout\);

-- Location: LCCOMB_X22_Y19_N18
\i_RISCV|i_Path|a[8]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~687_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[8]~686_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\)) # (!\i_RISCV|i_Path|a[8]~686_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[8]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\,
	datad => \i_RISCV|i_Path|a[8]~686_combout\,
	combout => \i_RISCV|i_Path|a[8]~687_combout\);

-- Location: LCCOMB_X16_Y13_N0
\i_RISCV|i_Path|a[8]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~688_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[8]~685_combout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((!\i_RISCV|i_Path|ir_out_m\(15) & \i_RISCV|i_Path|a[8]~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[8]~685_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[8]~687_combout\,
	combout => \i_RISCV|i_Path|a[8]~688_combout\);

-- Location: LCCOMB_X16_Y13_N26
\i_RISCV|i_Path|a[8]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~691_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[8]~688_combout\ & (\i_RISCV|i_Path|a[8]~690_combout\)) # (!\i_RISCV|i_Path|a[8]~688_combout\ & ((\i_RISCV|i_Path|a[8]~683_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[8]~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[8]~690_combout\,
	datac => \i_RISCV|i_Path|a[8]~683_combout\,
	datad => \i_RISCV|i_Path|a[8]~688_combout\,
	combout => \i_RISCV|i_Path|a[8]~691_combout\);

-- Location: LCCOMB_X16_Y13_N12
\i_RISCV|i_Path|a[8]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~696_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[9]~109_combout\)))) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[8]~691_combout\))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[8]~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[8]~695_combout\,
	datac => \i_RISCV|i_Path|a[9]~109_combout\,
	datad => \i_RISCV|i_Path|a[8]~691_combout\,
	combout => \i_RISCV|i_Path|a[8]~696_combout\);

-- Location: LCCOMB_X16_Y13_N30
\i_RISCV|i_Path|a[8]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~699_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[8]~696_combout\ & ((\i_RISCV|i_Path|a[8]~698_combout\))) # (!\i_RISCV|i_Path|a[8]~696_combout\ & (\i_RISCV|i_Path|a[8]~681_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[8]~696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[8]~681_combout\,
	datac => \i_RISCV|i_Path|a[8]~698_combout\,
	datad => \i_RISCV|i_Path|a[8]~696_combout\,
	combout => \i_RISCV|i_Path|a[8]~699_combout\);

-- Location: LCCOMB_X16_Y16_N8
\i_RISCV|i_Path|a[8]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[8]~700_combout\ = (\i_RISCV|i_Path|a[8]~679_combout\) # ((\i_RISCV|i_Path|a[8]~678_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[8]~699_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[8]~679_combout\,
	datac => \i_RISCV|i_Path|a[8]~678_combout\,
	datad => \i_RISCV|i_Path|a[8]~699_combout\,
	combout => \i_RISCV|i_Path|a[8]~700_combout\);

-- Location: LCFF_X16_Y20_N27
\i_RISCV|i_Path|pc_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[7]~77_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(7));

-- Location: LCFF_X13_Y15_N23
\i_RISCV|i_Path|pc_ir[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(7),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(7));

-- Location: LCCOMB_X13_Y15_N22
\i_RISCV|i_Path|a[7]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~269_combout\ = (\i_RISCV|i_Path|pc_ir\(7) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(7),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[7]~269_combout\);

-- Location: LCCOMB_X16_Y13_N28
\i_RISCV|i_Path|a[7]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~270_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Path|pc_out\(7) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Path|pc_out\(7),
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[7]~270_combout\);

-- Location: LCCOMB_X16_Y13_N16
\i_RISCV|i_Path|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux24~3_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (\i_RISCV|i_Path|Mux24~2_combout\ & ((!\i_RISCV|i_Control|estado_act.lui3~regout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux24~2_combout\,
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(7),
	datad => \i_RISCV|i_Control|estado_act.lui3~regout\,
	combout => \i_RISCV|i_Path|Mux24~3_combout\);

-- Location: LCFF_X16_Y22_N5
\i_RISCV|i_Path|i_BancoReg|reg[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\);

-- Location: LCFF_X21_Y21_N1
\i_RISCV|i_Path|i_BancoReg|reg[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\);

-- Location: LCCOMB_X20_Y19_N20
\i_RISCV|i_Path|a[7]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~290_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][7]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[7]~290_combout\);

-- Location: LCCOMB_X20_Y19_N6
\i_RISCV|i_Path|i_BancoReg|reg[15][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][7]~feeder_combout\);

-- Location: LCFF_X20_Y19_N7
\i_RISCV|i_Path|i_BancoReg|reg[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\);

-- Location: LCCOMB_X20_Y19_N18
\i_RISCV|i_Path|a[7]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~291_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[7]~290_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\))) # (!\i_RISCV|i_Path|a[7]~290_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[7]~290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][7]~regout\,
	datac => \i_RISCV|i_Path|a[7]~290_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][7]~regout\,
	combout => \i_RISCV|i_Path|a[7]~291_combout\);

-- Location: LCFF_X18_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\);

-- Location: LCFF_X19_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\);

-- Location: LCCOMB_X19_Y9_N14
\i_RISCV|i_Path|a[7]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~271_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[7]~271_combout\);

-- Location: LCCOMB_X18_Y9_N2
\i_RISCV|i_Path|a[7]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~272_combout\ = (\i_RISCV|i_Path|a[7]~271_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[7]~271_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\,
	datac => \i_RISCV|i_Path|a[7]~271_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[7]~272_combout\);

-- Location: LCFF_X22_Y16_N5
\i_RISCV|i_Path|i_BancoReg|reg[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\);

-- Location: LCFF_X22_Y16_N19
\i_RISCV|i_Path|i_BancoReg|reg[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\);

-- Location: LCCOMB_X22_Y16_N4
\i_RISCV|i_Path|a[7]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~276_combout\ = (\i_RISCV|i_Path|a[7]~275_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[7]~275_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[7]~275_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\,
	combout => \i_RISCV|i_Path|a[7]~276_combout\);

-- Location: LCFF_X29_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\);

-- Location: LCFF_X24_Y16_N27
\i_RISCV|i_Path|i_BancoReg|reg[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\);

-- Location: LCCOMB_X24_Y16_N26
\i_RISCV|i_Path|a[7]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~273_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[7]~273_combout\);

-- Location: LCCOMB_X27_Y16_N26
\i_RISCV|i_Path|a[7]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~274_combout\ = (\i_RISCV|i_Path|a[7]~273_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[7]~273_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\,
	datac => \i_RISCV|i_Path|a[7]~273_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[7]~274_combout\);

-- Location: LCCOMB_X22_Y16_N14
\i_RISCV|i_Path|a[7]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~277_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[7]~274_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|a[7]~276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[7]~276_combout\,
	datad => \i_RISCV|i_Path|a[7]~274_combout\,
	combout => \i_RISCV|i_Path|a[7]~277_combout\);

-- Location: LCCOMB_X29_Y19_N0
\i_RISCV|i_Path|i_BancoReg|reg[23][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][7]~feeder_combout\);

-- Location: LCFF_X29_Y19_N1
\i_RISCV|i_Path|i_BancoReg|reg[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\);

-- Location: LCCOMB_X29_Y19_N14
\i_RISCV|i_Path|i_BancoReg|reg[19][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][7]~feeder_combout\);

-- Location: LCFF_X29_Y19_N15
\i_RISCV|i_Path|i_BancoReg|reg[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\);

-- Location: LCCOMB_X29_Y19_N18
\i_RISCV|i_Path|a[7]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~278_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[7]~278_combout\);

-- Location: LCCOMB_X26_Y19_N26
\i_RISCV|i_Path|i_BancoReg|reg[31][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][7]~feeder_combout\);

-- Location: LCFF_X26_Y19_N27
\i_RISCV|i_Path|i_BancoReg|reg[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\);

-- Location: LCCOMB_X26_Y19_N10
\i_RISCV|i_Path|a[7]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~279_combout\ = (\i_RISCV|i_Path|a[7]~278_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[7]~278_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\,
	datab => \i_RISCV|i_Path|a[7]~278_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\,
	combout => \i_RISCV|i_Path|a[7]~279_combout\);

-- Location: LCCOMB_X21_Y19_N8
\i_RISCV|i_Path|a[7]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~280_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[7]~277_combout\ & ((\i_RISCV|i_Path|a[7]~279_combout\))) # (!\i_RISCV|i_Path|a[7]~277_combout\ & (\i_RISCV|i_Path|a[7]~272_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[7]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[7]~272_combout\,
	datac => \i_RISCV|i_Path|a[7]~277_combout\,
	datad => \i_RISCV|i_Path|a[7]~279_combout\,
	combout => \i_RISCV|i_Path|a[7]~280_combout\);

-- Location: LCFF_X23_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\);

-- Location: LCFF_X22_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\);

-- Location: LCFF_X23_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\);

-- Location: LCCOMB_X23_Y12_N16
\i_RISCV|i_Path|a[7]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~286_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[7]~286_combout\);

-- Location: LCCOMB_X22_Y11_N14
\i_RISCV|i_Path|a[7]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~287_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[7]~286_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\))) # (!\i_RISCV|i_Path|a[7]~286_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[7]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\,
	datad => \i_RISCV|i_Path|a[7]~286_combout\,
	combout => \i_RISCV|i_Path|a[7]~287_combout\);

-- Location: LCCOMB_X23_Y19_N6
\i_RISCV|i_Path|a[7]~873\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~873_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[7]~287_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[7]~287_combout\,
	combout => \i_RISCV|i_Path|a[7]~873_combout\);

-- Location: LCCOMB_X25_Y19_N28
\i_RISCV|i_Path|i_BancoReg|reg[3][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~feeder_combout\);

-- Location: LCFF_X25_Y19_N29
\i_RISCV|i_Path|i_BancoReg|reg[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\);

-- Location: LCFF_X29_Y16_N3
\i_RISCV|i_Path|i_BancoReg|reg[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\);

-- Location: LCCOMB_X29_Y16_N12
\i_RISCV|i_Path|a[7]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~281_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[7]~281_combout\);

-- Location: LCCOMB_X25_Y19_N26
\i_RISCV|i_Path|a[7]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~288_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[7]~281_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[7]~281_combout\,
	combout => \i_RISCV|i_Path|a[7]~288_combout\);

-- Location: LCCOMB_X27_Y19_N28
\i_RISCV|i_Path|i_BancoReg|reg[2][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][7]~feeder_combout\);

-- Location: LCFF_X27_Y19_N29
\i_RISCV|i_Path|i_BancoReg|reg[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\);

-- Location: LCCOMB_X27_Y19_N30
\i_RISCV|i_Path|i_BancoReg|reg[5][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][7]~feeder_combout\);

-- Location: LCFF_X27_Y19_N31
\i_RISCV|i_Path|i_BancoReg|reg[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\);

-- Location: LCCOMB_X30_Y15_N28
\i_RISCV|i_Path|i_BancoReg|reg[7][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][7]~feeder_combout\);

-- Location: LCFF_X30_Y15_N29
\i_RISCV|i_Path|i_BancoReg|reg[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\);

-- Location: LCCOMB_X30_Y15_N22
\i_RISCV|i_Path|a[7]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~282_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[7]~282_combout\);

-- Location: LCFF_X25_Y15_N29
\i_RISCV|i_Path|i_BancoReg|reg[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\);

-- Location: LCCOMB_X25_Y15_N28
\i_RISCV|i_Path|a[7]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~283_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\) # (\i_RISCV|i_Path|a[7]~282_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\,
	datad => \i_RISCV|i_Path|a[7]~282_combout\,
	combout => \i_RISCV|i_Path|a[7]~283_combout\);

-- Location: LCCOMB_X27_Y19_N0
\i_RISCV|i_Path|a[7]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~284_combout\ = (\i_RISCV|i_Path|a[7]~283_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[7]~282_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\) # 
-- (!\i_RISCV|i_Path|a[7]~282_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\,
	datac => \i_RISCV|i_Path|a[7]~282_combout\,
	datad => \i_RISCV|i_Path|a[7]~283_combout\,
	combout => \i_RISCV|i_Path|a[7]~284_combout\);

-- Location: LCCOMB_X27_Y19_N6
\i_RISCV|i_Path|a[7]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~285_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[7]~284_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\))) # (!\i_RISCV|i_Path|a[7]~284_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[7]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\,
	datad => \i_RISCV|i_Path|a[7]~284_combout\,
	combout => \i_RISCV|i_Path|a[7]~285_combout\);

-- Location: LCCOMB_X21_Y19_N30
\i_RISCV|i_Path|a[7]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~289_combout\ = (\i_RISCV|i_Path|a[7]~873_combout\ & ((\i_RISCV|i_Path|a[7]~288_combout\) # ((!\i_RISCV|i_Path|a[7]~281_combout\ & \i_RISCV|i_Path|a[7]~285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[7]~281_combout\,
	datab => \i_RISCV|i_Path|a[7]~873_combout\,
	datac => \i_RISCV|i_Path|a[7]~288_combout\,
	datad => \i_RISCV|i_Path|a[7]~285_combout\,
	combout => \i_RISCV|i_Path|a[7]~289_combout\);

-- Location: LCCOMB_X20_Y19_N28
\i_RISCV|i_Path|a[7]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~292_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[7]~289_combout\ & (\i_RISCV|i_Path|a[7]~291_combout\)) # (!\i_RISCV|i_Path|a[7]~289_combout\ & ((\i_RISCV|i_Path|a[7]~280_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[7]~289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[7]~291_combout\,
	datac => \i_RISCV|i_Path|a[7]~280_combout\,
	datad => \i_RISCV|i_Path|a[7]~289_combout\,
	combout => \i_RISCV|i_Path|a[7]~292_combout\);

-- Location: LCCOMB_X20_Y19_N22
\i_RISCV|i_Path|a[7]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[7]~293_combout\ = (\i_RISCV|i_Path|a[7]~269_combout\) # ((\i_RISCV|i_Path|a[7]~270_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[7]~292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[7]~269_combout\,
	datac => \i_RISCV|i_Path|a[7]~270_combout\,
	datad => \i_RISCV|i_Path|a[7]~292_combout\,
	combout => \i_RISCV|i_Path|a[7]~293_combout\);

-- Location: LCFF_X12_Y17_N23
\i_RISCV|i_Path|pc_ir[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(4),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(4));

-- Location: LCCOMB_X12_Y17_N22
\i_RISCV|i_Path|a[4]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~198_combout\ = (\i_RISCV|i_Path|pc_ir\(4) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(4),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[4]~198_combout\);

-- Location: LCCOMB_X13_Y18_N8
\i_RISCV|i_Path|a[4]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~199_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Path|pc_out\(4) & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Path|pc_out\(4),
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[4]~199_combout\);

-- Location: LCCOMB_X25_Y18_N18
\i_RISCV|i_Path|i_BancoReg|reg[14][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][4]~feeder_combout\);

-- Location: LCFF_X25_Y18_N19
\i_RISCV|i_Path|i_BancoReg|reg[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\);

-- Location: LCFF_X18_Y17_N21
\i_RISCV|i_Path|i_BancoReg|reg[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\);

-- Location: LCFF_X24_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\);

-- Location: LCCOMB_X24_Y14_N18
\i_RISCV|i_Path|a[4]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~219_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[4]~219_combout\);

-- Location: LCCOMB_X25_Y18_N4
\i_RISCV|i_Path|a[4]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~220_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[4]~219_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\))) # (!\i_RISCV|i_Path|a[4]~219_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[4]~219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][4]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][4]~regout\,
	datad => \i_RISCV|i_Path|a[4]~219_combout\,
	combout => \i_RISCV|i_Path|a[4]~220_combout\);

-- Location: LCFF_X18_Y9_N31
\i_RISCV|i_Path|i_BancoReg|reg[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\);

-- Location: LCFF_X19_Y9_N27
\i_RISCV|i_Path|i_BancoReg|reg[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\);

-- Location: LCCOMB_X19_Y9_N26
\i_RISCV|i_Path|a[4]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~200_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[4]~200_combout\);

-- Location: LCCOMB_X18_Y9_N16
\i_RISCV|i_Path|a[4]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~201_combout\ = (\i_RISCV|i_Path|a[4]~200_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[4]~200_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\,
	datac => \i_RISCV|i_Path|a[4]~200_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[4]~201_combout\);

-- Location: LCFF_X22_Y16_N31
\i_RISCV|i_Path|i_BancoReg|reg[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\);

-- Location: LCFF_X24_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\);

-- Location: LCCOMB_X24_Y16_N24
\i_RISCV|i_Path|a[4]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~204_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[4]~204_combout\);

-- Location: LCCOMB_X22_Y16_N30
\i_RISCV|i_Path|a[4]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~205_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[4]~204_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\))) # (!\i_RISCV|i_Path|a[4]~204_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[4]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\,
	datad => \i_RISCV|i_Path|a[4]~204_combout\,
	combout => \i_RISCV|i_Path|a[4]~205_combout\);

-- Location: LCFF_X24_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\);

-- Location: LCFF_X20_Y16_N31
\i_RISCV|i_Path|i_BancoReg|reg[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\);

-- Location: LCCOMB_X24_Y16_N6
\i_RISCV|i_Path|a[4]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~202_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (!\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\,
	combout => \i_RISCV|i_Path|a[4]~202_combout\);

-- Location: LCFF_X25_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\);

-- Location: LCCOMB_X25_Y16_N6
\i_RISCV|i_Path|a[4]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~203_combout\ = (\i_RISCV|i_Path|a[4]~202_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[4]~202_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\,
	datab => \i_RISCV|i_Path|a[4]~202_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[4]~203_combout\);

-- Location: LCCOMB_X25_Y16_N16
\i_RISCV|i_Path|a[4]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~206_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[4]~203_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|a[4]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[4]~205_combout\,
	datad => \i_RISCV|i_Path|a[4]~203_combout\,
	combout => \i_RISCV|i_Path|a[4]~206_combout\);

-- Location: LCCOMB_X26_Y18_N20
\i_RISCV|i_Path|i_BancoReg|reg[31][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][4]~feeder_combout\);

-- Location: LCFF_X26_Y18_N21
\i_RISCV|i_Path|i_BancoReg|reg[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\);

-- Location: LCCOMB_X26_Y18_N24
\i_RISCV|i_Path|i_BancoReg|reg[23][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][4]~feeder_combout\);

-- Location: LCFF_X26_Y18_N25
\i_RISCV|i_Path|i_BancoReg|reg[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\);

-- Location: LCCOMB_X25_Y21_N28
\i_RISCV|i_Path|a[4]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~207_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[4]~207_combout\);

-- Location: LCCOMB_X25_Y21_N18
\i_RISCV|i_Path|a[4]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~208_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[4]~207_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\))) # (!\i_RISCV|i_Path|a[4]~207_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[4]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[4]~207_combout\,
	combout => \i_RISCV|i_Path|a[4]~208_combout\);

-- Location: LCCOMB_X24_Y21_N16
\i_RISCV|i_Path|a[4]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~209_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[4]~206_combout\ & ((\i_RISCV|i_Path|a[4]~208_combout\))) # (!\i_RISCV|i_Path|a[4]~206_combout\ & (\i_RISCV|i_Path|a[4]~201_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[4]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[4]~201_combout\,
	datac => \i_RISCV|i_Path|a[4]~206_combout\,
	datad => \i_RISCV|i_Path|a[4]~208_combout\,
	combout => \i_RISCV|i_Path|a[4]~209_combout\);

-- Location: LCFF_X23_Y21_N5
\i_RISCV|i_Path|i_BancoReg|reg[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\);

-- Location: LCCOMB_X25_Y15_N2
\i_RISCV|i_Path|i_BancoReg|reg[5][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][4]~feeder_combout\);

-- Location: LCFF_X25_Y15_N3
\i_RISCV|i_Path|i_BancoReg|reg[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\);

-- Location: LCFF_X26_Y15_N9
\i_RISCV|i_Path|i_BancoReg|reg[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\);

-- Location: LCCOMB_X26_Y15_N8
\i_RISCV|i_Path|a[4]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~211_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[4]~211_combout\);

-- Location: LCFF_X24_Y15_N17
\i_RISCV|i_Path|i_BancoReg|reg[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\);

-- Location: LCCOMB_X25_Y15_N10
\i_RISCV|i_Path|a[4]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~212_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[4]~211_combout\) # (\i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|a[4]~211_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[4][4]~regout\,
	combout => \i_RISCV|i_Path|a[4]~212_combout\);

-- Location: LCCOMB_X25_Y15_N4
\i_RISCV|i_Path|a[4]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~213_combout\ = (\i_RISCV|i_Path|a[4]~212_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[4]~211_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\) # 
-- (!\i_RISCV|i_Path|a[4]~211_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][4]~regout\,
	datac => \i_RISCV|i_Path|a[4]~211_combout\,
	datad => \i_RISCV|i_Path|a[4]~212_combout\,
	combout => \i_RISCV|i_Path|a[4]~213_combout\);

-- Location: LCCOMB_X23_Y21_N0
\i_RISCV|i_Path|a[4]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~214_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[4]~213_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\))) # (!\i_RISCV|i_Path|a[4]~213_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[4]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\,
	datad => \i_RISCV|i_Path|a[4]~213_combout\,
	combout => \i_RISCV|i_Path|a[4]~214_combout\);

-- Location: LCCOMB_X23_Y21_N4
\i_RISCV|i_Path|a[4]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~217_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[4]~210_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[4]~210_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[4]~217_combout\);

-- Location: LCFF_X23_Y12_N27
\i_RISCV|i_Path|i_BancoReg|reg[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\);

-- Location: LCFF_X23_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\);

-- Location: LCCOMB_X23_Y12_N12
\i_RISCV|i_Path|a[4]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~215_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[4]~215_combout\);

-- Location: LCCOMB_X23_Y12_N26
\i_RISCV|i_Path|a[4]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~216_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[4]~215_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\)) # (!\i_RISCV|i_Path|a[4]~215_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[4]~215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\,
	datad => \i_RISCV|i_Path|a[4]~215_combout\,
	combout => \i_RISCV|i_Path|a[4]~216_combout\);

-- Location: LCCOMB_X23_Y12_N22
\i_RISCV|i_Path|a[4]~872\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~872_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[4]~216_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[4]~216_combout\,
	combout => \i_RISCV|i_Path|a[4]~872_combout\);

-- Location: LCCOMB_X23_Y21_N6
\i_RISCV|i_Path|a[4]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~218_combout\ = (\i_RISCV|i_Path|a[4]~872_combout\ & ((\i_RISCV|i_Path|a[4]~217_combout\) # ((!\i_RISCV|i_Path|a[4]~210_combout\ & \i_RISCV|i_Path|a[4]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[4]~210_combout\,
	datab => \i_RISCV|i_Path|a[4]~214_combout\,
	datac => \i_RISCV|i_Path|a[4]~217_combout\,
	datad => \i_RISCV|i_Path|a[4]~872_combout\,
	combout => \i_RISCV|i_Path|a[4]~218_combout\);

-- Location: LCCOMB_X23_Y21_N28
\i_RISCV|i_Path|a[4]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~221_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[4]~218_combout\ & (\i_RISCV|i_Path|a[4]~220_combout\)) # (!\i_RISCV|i_Path|a[4]~218_combout\ & ((\i_RISCV|i_Path|a[4]~209_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[4]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[4]~220_combout\,
	datac => \i_RISCV|i_Path|a[4]~209_combout\,
	datad => \i_RISCV|i_Path|a[4]~218_combout\,
	combout => \i_RISCV|i_Path|a[4]~221_combout\);

-- Location: LCCOMB_X23_Y21_N14
\i_RISCV|i_Path|a[4]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[4]~222_combout\ = (\i_RISCV|i_Path|a[4]~198_combout\) # ((\i_RISCV|i_Path|a[4]~199_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[4]~221_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[4]~198_combout\,
	datac => \i_RISCV|i_Path|a[4]~199_combout\,
	datad => \i_RISCV|i_Path|a[4]~221_combout\,
	combout => \i_RISCV|i_Path|a[4]~222_combout\);

-- Location: LCCOMB_X22_Y18_N0
\i_RISCV|i_Path|b[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[2]~42_combout\ = (\i_RISCV|i_Control|WideOr12~0_combout\ & (\i_RISCV|i_Control|estado_act.lwsw3~regout\ & (\i_RISCV|i_Path|ir_out_m\(5) & !\i_RISCV|i_Control|Selector18~0_combout\))) # (!\i_RISCV|i_Control|WideOr12~0_combout\ & 
-- (((\i_RISCV|i_Control|Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(5),
	datac => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|Selector18~0_combout\,
	combout => \i_RISCV|i_Path|b[2]~42_combout\);

-- Location: LCCOMB_X22_Y18_N18
\i_RISCV|i_Path|b[3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[3]~45_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(10) & \i_RISCV|i_Path|b[2]~42_combout\)) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(10) & 
-- \i_RISCV|i_Path|b[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(10),
	datad => \i_RISCV|i_Path|b[2]~42_combout\,
	combout => \i_RISCV|i_Path|b[3]~45_combout\);

-- Location: LCCOMB_X22_Y18_N22
\i_RISCV|i_Path|b[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[3]~46_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|b[3]~45_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|b[3]~45_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[3]~46_combout\);

-- Location: LCCOMB_X22_Y18_N20
\i_RISCV|i_Path|b[1]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[1]~49_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(8) & \i_RISCV|i_Path|b[2]~42_combout\)) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(8) & 
-- \i_RISCV|i_Path|b[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(8),
	datad => \i_RISCV|i_Path|b[2]~42_combout\,
	combout => \i_RISCV|i_Path|b[1]~49_combout\);

-- Location: LCCOMB_X15_Y20_N4
\i_RISCV|i_Path|b[1]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[1]~50_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|b[1]~49_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|b[1]~49_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	combout => \i_RISCV|i_Path|b[1]~50_combout\);

-- Location: LCCOMB_X15_Y20_N18
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~2_combout\ = (\i_RISCV|i_Path|a[1]~197_combout\ & ((\i_RISCV|i_Path|b[1]~50_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\ & VCC)) # (!\i_RISCV|i_Path|b[1]~50_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\)))) # 
-- (!\i_RISCV|i_Path|a[1]~197_combout\ & ((\i_RISCV|i_Path|b[1]~50_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\)) # (!\i_RISCV|i_Path|b[1]~50_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\ = CARRY((\i_RISCV|i_Path|a[1]~197_combout\ & (!\i_RISCV|i_Path|b[1]~50_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\)) # (!\i_RISCV|i_Path|a[1]~197_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\) # 
-- (!\i_RISCV|i_Path|b[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~197_combout\,
	datab => \i_RISCV|i_Path|b[1]~50_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~1\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~2_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\);

-- Location: LCCOMB_X15_Y20_N20
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~4_combout\ = ((\i_RISCV|i_Path|a[2]~126_combout\ $ (\i_RISCV|i_Path|b[2]~48_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\ = CARRY((\i_RISCV|i_Path|a[2]~126_combout\ & ((\i_RISCV|i_Path|b[2]~48_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\))) # (!\i_RISCV|i_Path|a[2]~126_combout\ & (\i_RISCV|i_Path|b[2]~48_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[2]~126_combout\,
	datab => \i_RISCV|i_Path|b[2]~48_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~3\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~4_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\);

-- Location: LCCOMB_X15_Y20_N22
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~6_combout\ = (\i_RISCV|i_Path|a[3]~149_combout\ & ((\i_RISCV|i_Path|b[3]~46_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\ & VCC)) # (!\i_RISCV|i_Path|b[3]~46_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\)))) # 
-- (!\i_RISCV|i_Path|a[3]~149_combout\ & ((\i_RISCV|i_Path|b[3]~46_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\)) # (!\i_RISCV|i_Path|b[3]~46_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\ = CARRY((\i_RISCV|i_Path|a[3]~149_combout\ & (!\i_RISCV|i_Path|b[3]~46_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\)) # (!\i_RISCV|i_Path|a[3]~149_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\) # 
-- (!\i_RISCV|i_Path|b[3]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[3]~149_combout\,
	datab => \i_RISCV|i_Path|b[3]~46_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~5\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~6_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\);

-- Location: LCCOMB_X15_Y20_N24
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~8_combout\ = ((\i_RISCV|i_Path|b[4]~44_combout\ $ (\i_RISCV|i_Path|a[4]~222_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\ = CARRY((\i_RISCV|i_Path|b[4]~44_combout\ & ((\i_RISCV|i_Path|a[4]~222_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\))) # (!\i_RISCV|i_Path|b[4]~44_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[4]~44_combout\,
	datab => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~7\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~8_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\);

-- Location: LCCOMB_X15_Y20_N26
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~10_combout\ = (\i_RISCV|i_Path|b[5]~41_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\ & VCC)) # (!\i_RISCV|i_Path|a[5]~268_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\)))) # 
-- (!\i_RISCV|i_Path|b[5]~41_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\)) # (!\i_RISCV|i_Path|a[5]~268_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\ = CARRY((\i_RISCV|i_Path|b[5]~41_combout\ & (!\i_RISCV|i_Path|a[5]~268_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\)) # (!\i_RISCV|i_Path|b[5]~41_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\) # 
-- (!\i_RISCV|i_Path|a[5]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[5]~41_combout\,
	datab => \i_RISCV|i_Path|a[5]~268_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~9\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~10_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\);

-- Location: LCCOMB_X15_Y20_N28
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~12_combout\ = ((\i_RISCV|i_Path|a[6]~245_combout\ $ (\i_RISCV|i_Path|b[6]~40_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\ = CARRY((\i_RISCV|i_Path|a[6]~245_combout\ & ((\i_RISCV|i_Path|b[6]~40_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\))) # (!\i_RISCV|i_Path|a[6]~245_combout\ & (\i_RISCV|i_Path|b[6]~40_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~245_combout\,
	datab => \i_RISCV|i_Path|b[6]~40_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~11\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~12_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~13\);

-- Location: LCCOMB_X15_Y19_N0
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~16_combout\ = ((\i_RISCV|i_Path|b[8]~36_combout\ $ (\i_RISCV|i_Path|a[8]~700_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\ = CARRY((\i_RISCV|i_Path|b[8]~36_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\))) # (!\i_RISCV|i_Path|b[8]~36_combout\ & (\i_RISCV|i_Path|a[8]~700_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[8]~36_combout\,
	datab => \i_RISCV|i_Path|a[8]~700_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~15\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~16_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\);

-- Location: LCCOMB_X15_Y19_N2
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~18_combout\ = (\i_RISCV|i_Path|b[9]~34_combout\ & ((\i_RISCV|i_Path|a[9]~748_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\ & VCC)) # (!\i_RISCV|i_Path|a[9]~748_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\)))) # 
-- (!\i_RISCV|i_Path|b[9]~34_combout\ & ((\i_RISCV|i_Path|a[9]~748_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\)) # (!\i_RISCV|i_Path|a[9]~748_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\ = CARRY((\i_RISCV|i_Path|b[9]~34_combout\ & (!\i_RISCV|i_Path|a[9]~748_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\)) # (!\i_RISCV|i_Path|b[9]~34_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\) # 
-- (!\i_RISCV|i_Path|a[9]~748_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[9]~34_combout\,
	datab => \i_RISCV|i_Path|a[9]~748_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~17\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~18_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~19\);

-- Location: LCCOMB_X15_Y19_N6
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~22_combout\ = (\i_RISCV|i_Path|b[11]~29_combout\ & ((\i_RISCV|i_Path|a[11]~773_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\ & VCC)) # (!\i_RISCV|i_Path|a[11]~773_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\)))) # 
-- (!\i_RISCV|i_Path|b[11]~29_combout\ & ((\i_RISCV|i_Path|a[11]~773_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\)) # (!\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\ = CARRY((\i_RISCV|i_Path|b[11]~29_combout\ & (!\i_RISCV|i_Path|a[11]~773_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\)) # (!\i_RISCV|i_Path|b[11]~29_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\) # 
-- (!\i_RISCV|i_Path|a[11]~773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[11]~29_combout\,
	datab => \i_RISCV|i_Path|a[11]~773_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~21\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~22_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\);

-- Location: LCCOMB_X26_Y12_N24
\i_RISCV|i_Path|b[11]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[11]~27_combout\ = (\i_RISCV|i_Control|Selector18~0_combout\ & ((\i_RISCV|i_Control|WideOr12~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))) # (!\i_RISCV|i_Control|WideOr12~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(7),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|Selector18~0_combout\,
	combout => \i_RISCV|i_Path|b[11]~27_combout\);

-- Location: LCCOMB_X18_Y14_N30
\i_RISCV|i_Path|b[11]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[11]~28_combout\ = (\i_RISCV|i_Control|estado_act.Jal~regout\ & (((\i_RISCV|i_Control|WideOr12~0_combout\ & \i_RISCV|i_Path|b[11]~27_combout\)))) # (!\i_RISCV|i_Control|estado_act.Jal~regout\ & ((\i_RISCV|i_Control|WideOr12~0_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(31))) # (!\i_RISCV|i_Control|WideOr12~0_combout\ & ((\i_RISCV|i_Path|b[11]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Path|b[11]~27_combout\,
	combout => \i_RISCV|i_Path|b[11]~28_combout\);

-- Location: LCCOMB_X29_Y11_N16
\i_RISCV|i_Path|i_BancoReg|reg[15][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][11]~feeder_combout\);

-- Location: LCFF_X29_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\);

-- Location: LCCOMB_X13_Y11_N18
\i_RISCV|i_Path|i_BancoReg|reg[13][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][11]~feeder_combout\);

-- Location: LCFF_X13_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\);

-- Location: LCCOMB_X29_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux52~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(20)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux52~17_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][11]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[13][11]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~18_combout\);

-- Location: LCCOMB_X23_Y9_N24
\i_RISCV|i_Path|i_BancoReg|reg[1][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][11]~feeder_combout\);

-- Location: LCFF_X23_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux52~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\);

-- Location: LCCOMB_X23_Y10_N18
\i_RISCV|i_Path|i_BancoReg|Mux52~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\ & \i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux52~12_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~13_combout\);

-- Location: LCCOMB_X23_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux52~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux52~13_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][11]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\);

-- Location: LCCOMB_X24_Y9_N2
\i_RISCV|i_Path|i_BancoReg|Mux52~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~15_combout\);

-- Location: LCCOMB_X31_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux52~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\);

-- Location: LCCOMB_X30_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux52~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~10_combout\);

-- Location: LCFF_X30_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux20~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\);

-- Location: LCCOMB_X30_Y13_N16
\i_RISCV|i_Path|i_BancoReg|Mux52~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][11]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\);

-- Location: LCCOMB_X29_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux52~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~3_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux52~2_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~3_combout\);

-- Location: LCCOMB_X15_Y10_N14
\i_RISCV|i_Path|i_BancoReg|reg[22][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][11]~feeder_combout\);

-- Location: LCFF_X15_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\);

-- Location: LCCOMB_X15_Y10_N6
\i_RISCV|i_Path|i_BancoReg|Mux52~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\);

-- Location: LCCOMB_X15_Y10_N16
\i_RISCV|i_Path|i_BancoReg|Mux52~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][11]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][11]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~5_combout\);

-- Location: LCCOMB_X13_Y13_N10
\i_RISCV|i_Path|i_BancoReg|reg[28][11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][11]~feeder_combout\ = \i_RISCV|i_Path|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux20~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][11]~feeder_combout\);

-- Location: LCFF_X13_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][11]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\i_RISCV|i_Path|i_BancoReg|Mux52~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][11]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][11]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\);

-- Location: LCCOMB_X18_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux52~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][11]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][11]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~7_combout\);

-- Location: LCCOMB_X25_Y9_N0
\i_RISCV|i_Path|i_BancoReg|Mux52~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux52~5_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux52~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux52~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\);

-- Location: LCCOMB_X25_Y9_N30
\i_RISCV|i_Path|i_BancoReg|Mux52~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux52~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux52~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux52~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux52~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~11_combout\);

-- Location: LCCOMB_X24_Y9_N12
\i_RISCV|i_Path|i_BancoReg|Mux52~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # (\i_RISCV|i_Path|i_BancoReg|Mux52~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux52~15_combout\ & (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux52~15_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\);

-- Location: LCCOMB_X24_Y9_N26
\i_RISCV|i_Path|i_BancoReg|Mux52~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux52~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux52~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux52~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\);

-- Location: LCCOMB_X18_Y14_N0
\i_RISCV|i_Path|b[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[11]~29_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|b[11]~28_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|b[11]~28_combout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\,
	combout => \i_RISCV|i_Path|b[11]~29_combout\);

-- Location: LCCOMB_X19_Y21_N8
\i_RISCV|i_Path|i_ALU|and_out[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|and_out\(11) = (\i_RISCV|i_Path|a[11]~773_combout\ & \i_RISCV|i_Path|b[11]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[11]~773_combout\,
	datad => \i_RISCV|i_Path|b[11]~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|and_out\(11));

-- Location: LCCOMB_X19_Y21_N20
\i_RISCV|i_Path|i_ALU|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~4_combout\ = (\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\) # (!\i_RISCV|i_Path|b[11]~29_combout\))) # (!\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Path|b[11]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~773_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|b[11]~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~4_combout\);

-- Location: LCCOMB_X22_Y18_N26
\i_RISCV|i_Path|b[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[9]~33_combout\ = (\i_RISCV|i_Path|ir_out_m\(29) & (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~1_combout\) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_genInm|inm~1_combout\,
	datab => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(29),
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[9]~33_combout\);

-- Location: LCFF_X25_Y20_N29
\i_RISCV|i_Path|i_BancoReg|reg[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\);

-- Location: LCCOMB_X26_Y20_N16
\i_RISCV|i_Path|i_BancoReg|reg[12][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][9]~feeder_combout\);

-- Location: LCFF_X26_Y20_N17
\i_RISCV|i_Path|i_BancoReg|reg[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\);

-- Location: LCCOMB_X29_Y11_N18
\i_RISCV|i_Path|i_BancoReg|Mux54~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\);

-- Location: LCCOMB_X25_Y20_N6
\i_RISCV|i_Path|i_BancoReg|Mux54~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~23_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~22_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~23_combout\);

-- Location: LCCOMB_X13_Y14_N4
\i_RISCV|i_Path|i_BancoReg|reg[21][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][9]~feeder_combout\);

-- Location: LCFF_X13_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\);

-- Location: LCFF_X30_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\);

-- Location: LCCOMB_X30_Y13_N4
\i_RISCV|i_Path|i_BancoReg|Mux54~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\);

-- Location: LCFF_X15_Y17_N31
\i_RISCV|i_Path|i_BancoReg|reg[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\);

-- Location: LCCOMB_X30_Y13_N30
\i_RISCV|i_Path|i_BancoReg|Mux54~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~8_combout\);

-- Location: LCCOMB_X13_Y12_N0
\i_RISCV|i_Path|i_BancoReg|reg[20][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[20][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[20][9]~feeder_combout\);

-- Location: LCFF_X13_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[20][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\);

-- Location: LCCOMB_X13_Y12_N14
\i_RISCV|i_Path|i_BancoReg|reg[28][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][9]~feeder_combout\);

-- Location: LCFF_X13_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\);

-- Location: LCFF_X22_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\);

-- Location: LCCOMB_X22_Y12_N20
\i_RISCV|i_Path|i_BancoReg|Mux54~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\);

-- Location: LCCOMB_X13_Y12_N6
\i_RISCV|i_Path|i_BancoReg|Mux54~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~12_combout\);

-- Location: LCCOMB_X15_Y9_N0
\i_RISCV|i_Path|i_BancoReg|reg[30][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][9]~feeder_combout\);

-- Location: LCFF_X15_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\);

-- Location: LCFF_X15_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\);

-- Location: LCFF_X15_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\);

-- Location: LCCOMB_X15_Y9_N4
\i_RISCV|i_Path|i_BancoReg|reg[18][9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[18][9]~feeder_combout\ = \i_RISCV|i_Path|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux22~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[18][9]~feeder_combout\);

-- Location: LCFF_X15_Y9_N5
\i_RISCV|i_Path|i_BancoReg|reg[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[18][9]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\);

-- Location: LCCOMB_X15_Y10_N18
\i_RISCV|i_Path|i_BancoReg|Mux54~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|ir_out_m\(22))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\);

-- Location: LCCOMB_X15_Y10_N20
\i_RISCV|i_Path|i_BancoReg|Mux54~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~10_combout\);

-- Location: LCCOMB_X14_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux54~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|Mux54~10_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~12_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\);

-- Location: LCCOMB_X14_Y10_N4
\i_RISCV|i_Path|i_BancoReg|Mux54~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~16_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~15_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux54~8_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~15_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~16_combout\);

-- Location: LCFF_X14_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\);

-- Location: LCFF_X23_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\);

-- Location: LCFF_X23_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\);

-- Location: LCFF_X26_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\);

-- Location: LCCOMB_X25_Y10_N26
\i_RISCV|i_Path|i_BancoReg|Mux54~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\);

-- Location: LCCOMB_X22_Y10_N26
\i_RISCV|i_Path|i_BancoReg|Mux54~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~18_combout\);

-- Location: LCCOMB_X14_Y13_N12
\i_RISCV|i_Path|i_BancoReg|Mux54~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~18_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~18_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\);

-- Location: LCCOMB_X14_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux54~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~20_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~19_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~20_combout\);

-- Location: LCCOMB_X14_Y10_N8
\i_RISCV|i_Path|i_BancoReg|Mux54~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux54~16_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~20_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\);

-- Location: LCCOMB_X14_Y17_N12
\i_RISCV|i_Path|i_BancoReg|Mux54~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~23_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~6_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~6_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~23_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~21_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\);

-- Location: LCCOMB_X14_Y17_N14
\i_RISCV|i_Path|b[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[9]~34_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[9]~33_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|b[9]~33_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\,
	combout => \i_RISCV|i_Path|b[9]~34_combout\);

-- Location: LCCOMB_X16_Y20_N16
\i_RISCV|i_Path|pc_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_out[6]~feeder_combout\ = \i_RISCV|i_Path|pc_in[6]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|pc_in[6]~76_combout\,
	combout => \i_RISCV|i_Path|pc_out[6]~feeder_combout\);

-- Location: LCFF_X16_Y20_N17
\i_RISCV|i_Path|pc_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_out[6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(6));

-- Location: LCFF_X18_Y18_N23
\i_RISCV|i_Path|pc_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_in[5]~75_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(5));

-- Location: LCCOMB_X22_Y18_N10
\i_RISCV|i_Path|i_genInm|inm~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_genInm|inm~0_combout\ = (\i_RISCV|i_Control|estado_act.Jal~regout\) # ((!\i_RISCV|i_Control|WideOr12~0_combout\ & !\i_RISCV|i_Control|Selector18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|WideOr12~0_combout\,
	datad => \i_RISCV|i_Control|Selector18~0_combout\,
	combout => \i_RISCV|i_Path|i_genInm|inm~0_combout\);

-- Location: LCCOMB_X14_Y16_N20
\i_RISCV|i_Path|b[13]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[13]~23_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(13)))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Path|ir_out_m\(13),
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	combout => \i_RISCV|i_Path|b[13]~23_combout\);

-- Location: LCCOMB_X15_Y16_N24
\i_RISCV|i_Path|b[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[13]~24_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[13]~23_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|b[13]~23_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\,
	combout => \i_RISCV|i_Path|b[13]~24_combout\);

-- Location: LCCOMB_X21_Y11_N20
\i_RISCV|i_Path|a[13]~821\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~821_combout\ = (\i_RISCV|i_Path|pc_out\(13) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(13),
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[13]~821_combout\);

-- Location: LCFF_X13_Y15_N9
\i_RISCV|i_Path|pc_ir[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(13),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(13));

-- Location: LCCOMB_X13_Y15_N8
\i_RISCV|i_Path|a[13]~820\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~820_combout\ = (\i_RISCV|i_Path|pc_ir\(13) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(13),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[13]~820_combout\);

-- Location: LCCOMB_X20_Y11_N18
\i_RISCV|i_Path|a[13]~832\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~832_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\ & !\i_RISCV|i_Path|a[9]~111_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\,
	datac => \i_RISCV|i_Path|a[9]~110_combout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[13]~832_combout\);

-- Location: LCFF_X16_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\);

-- Location: LCCOMB_X20_Y12_N16
\i_RISCV|i_Path|i_BancoReg|reg[10][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][13]~feeder_combout\);

-- Location: LCFF_X20_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\);

-- Location: LCFF_X16_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\);

-- Location: LCCOMB_X16_Y11_N12
\i_RISCV|i_Path|a[13]~837\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~837_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[13]~837_combout\);

-- Location: LCCOMB_X16_Y11_N18
\i_RISCV|i_Path|a[13]~838\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~838_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[13]~837_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\))) # (!\i_RISCV|i_Path|a[13]~837_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[13]~837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][13]~regout\,
	datad => \i_RISCV|i_Path|a[13]~837_combout\,
	combout => \i_RISCV|i_Path|a[13]~838_combout\);

-- Location: LCCOMB_X20_Y11_N14
\i_RISCV|i_Path|a[13]~884\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~884_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[13]~838_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(19),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[13]~838_combout\,
	combout => \i_RISCV|i_Path|a[13]~884_combout\);

-- Location: LCFF_X25_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\);

-- Location: LCFF_X20_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\);

-- Location: LCCOMB_X23_Y11_N30
\i_RISCV|i_Path|i_BancoReg|reg[7][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][13]~feeder_combout\);

-- Location: LCFF_X23_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\);

-- Location: LCCOMB_X19_Y11_N12
\i_RISCV|i_Path|i_BancoReg|reg[6][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][13]~feeder_combout\);

-- Location: LCFF_X19_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\);

-- Location: LCCOMB_X23_Y11_N4
\i_RISCV|i_Path|a[13]~833\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~833_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[13]~833_combout\);

-- Location: LCCOMB_X23_Y11_N14
\i_RISCV|i_Path|i_BancoReg|reg[4][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][13]~feeder_combout\);

-- Location: LCFF_X23_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\);

-- Location: LCCOMB_X23_Y11_N0
\i_RISCV|i_Path|a[13]~834\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~834_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\) # (\i_RISCV|i_Path|a[13]~833_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][13]~regout\,
	datac => \i_RISCV|i_Path|a[13]~833_combout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[13]~834_combout\);

-- Location: LCCOMB_X20_Y12_N22
\i_RISCV|i_Path|a[13]~835\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~835_combout\ = (\i_RISCV|i_Path|a[13]~834_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[13]~833_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\) # 
-- (!\i_RISCV|i_Path|a[13]~833_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[13]~833_combout\,
	datad => \i_RISCV|i_Path|a[13]~834_combout\,
	combout => \i_RISCV|i_Path|a[13]~835_combout\);

-- Location: LCCOMB_X20_Y11_N28
\i_RISCV|i_Path|a[13]~836\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~836_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[13]~835_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\)) # (!\i_RISCV|i_Path|a[13]~835_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[13]~835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\,
	datad => \i_RISCV|i_Path|a[13]~835_combout\,
	combout => \i_RISCV|i_Path|a[13]~836_combout\);

-- Location: LCCOMB_X20_Y11_N4
\i_RISCV|i_Path|a[13]~840\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~840_combout\ = (\i_RISCV|i_Path|a[13]~884_combout\ & ((\i_RISCV|i_Path|a[13]~839_combout\) # ((!\i_RISCV|i_Path|a[13]~832_combout\ & \i_RISCV|i_Path|a[13]~836_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[13]~839_combout\,
	datab => \i_RISCV|i_Path|a[13]~832_combout\,
	datac => \i_RISCV|i_Path|a[13]~884_combout\,
	datad => \i_RISCV|i_Path|a[13]~836_combout\,
	combout => \i_RISCV|i_Path|a[13]~840_combout\);

-- Location: LCFF_X24_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\);

-- Location: LCCOMB_X20_Y9_N0
\i_RISCV|i_Path|i_BancoReg|reg[23][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][13]~feeder_combout\);

-- Location: LCFF_X20_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\);

-- Location: LCCOMB_X24_Y10_N14
\i_RISCV|i_Path|a[13]~829\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~829_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\,
	combout => \i_RISCV|i_Path|a[13]~829_combout\);

-- Location: LCFF_X24_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\);

-- Location: LCCOMB_X24_Y10_N16
\i_RISCV|i_Path|a[13]~830\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~830_combout\ = (\i_RISCV|i_Path|a[13]~829_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[13]~829_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\,
	datab => \i_RISCV|i_Path|a[13]~829_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[13]~830_combout\);

-- Location: LCCOMB_X16_Y14_N0
\i_RISCV|i_Path|i_BancoReg|reg[26][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][13]~feeder_combout\);

-- Location: LCFF_X16_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\);

-- Location: LCFF_X20_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\);

-- Location: LCCOMB_X20_Y10_N26
\i_RISCV|i_Path|a[13]~822\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~822_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[13]~822_combout\);

-- Location: LCCOMB_X16_Y14_N20
\i_RISCV|i_Path|a[13]~823\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~823_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[13]~822_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\)) # (!\i_RISCV|i_Path|a[13]~822_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[13]~822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[13]~822_combout\,
	combout => \i_RISCV|i_Path|a[13]~823_combout\);

-- Location: LCCOMB_X30_Y11_N30
\i_RISCV|i_Path|i_BancoReg|reg[29][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][13]~feeder_combout\);

-- Location: LCFF_X30_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\);

-- Location: LCFF_X31_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\);

-- Location: LCCOMB_X31_Y11_N12
\i_RISCV|i_Path|a[13]~824\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~824_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[13]~824_combout\);

-- Location: LCCOMB_X31_Y11_N18
\i_RISCV|i_Path|a[13]~825\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~825_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[13]~824_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\))) # (!\i_RISCV|i_Path|a[13]~824_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[13]~824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\,
	datad => \i_RISCV|i_Path|a[13]~824_combout\,
	combout => \i_RISCV|i_Path|a[13]~825_combout\);

-- Location: LCCOMB_X27_Y13_N14
\i_RISCV|i_Path|i_BancoReg|reg[28][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][13]~feeder_combout\);

-- Location: LCFF_X27_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\);

-- Location: LCFF_X19_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\);

-- Location: LCCOMB_X18_Y13_N12
\i_RISCV|i_Path|a[13]~826\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~826_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\) # (\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[13]~826_combout\);

-- Location: LCCOMB_X27_Y13_N24
\i_RISCV|i_Path|a[13]~827\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~827_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[13]~826_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\))) # (!\i_RISCV|i_Path|a[13]~826_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[13]~826_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\,
	datad => \i_RISCV|i_Path|a[13]~826_combout\,
	combout => \i_RISCV|i_Path|a[13]~827_combout\);

-- Location: LCCOMB_X23_Y11_N10
\i_RISCV|i_Path|a[13]~828\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~828_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[13]~825_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[13]~827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[13]~825_combout\,
	datad => \i_RISCV|i_Path|a[13]~827_combout\,
	combout => \i_RISCV|i_Path|a[13]~828_combout\);

-- Location: LCCOMB_X23_Y11_N28
\i_RISCV|i_Path|a[13]~831\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~831_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[13]~828_combout\ & (\i_RISCV|i_Path|a[13]~830_combout\)) # (!\i_RISCV|i_Path|a[13]~828_combout\ & ((\i_RISCV|i_Path|a[13]~823_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[13]~828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[13]~830_combout\,
	datac => \i_RISCV|i_Path|a[13]~823_combout\,
	datad => \i_RISCV|i_Path|a[13]~828_combout\,
	combout => \i_RISCV|i_Path|a[13]~831_combout\);

-- Location: LCCOMB_X20_Y11_N10
\i_RISCV|i_Path|a[13]~843\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~843_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[13]~840_combout\ & (\i_RISCV|i_Path|a[13]~842_combout\)) # (!\i_RISCV|i_Path|a[13]~840_combout\ & ((\i_RISCV|i_Path|a[13]~831_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[13]~840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[13]~842_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[13]~840_combout\,
	datad => \i_RISCV|i_Path|a[13]~831_combout\,
	combout => \i_RISCV|i_Path|a[13]~843_combout\);

-- Location: LCCOMB_X20_Y11_N0
\i_RISCV|i_Path|a[13]~844\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[13]~844_combout\ = (\i_RISCV|i_Path|a[13]~821_combout\) # ((\i_RISCV|i_Path|a[13]~820_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[13]~843_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[13]~821_combout\,
	datac => \i_RISCV|i_Path|a[13]~820_combout\,
	datad => \i_RISCV|i_Path|a[13]~843_combout\,
	combout => \i_RISCV|i_Path|a[13]~844_combout\);

-- Location: LCCOMB_X20_Y20_N2
\i_RISCV|i_Path|i_ALU|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~0_combout\ = (\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\) # (!\i_RISCV|i_Path|a[13]~844_combout\))) # (!\i_RISCV|i_Path|b[13]~24_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|b[13]~24_combout\,
	datad => \i_RISCV|i_Path|a[13]~844_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~2_combout\ = ((\i_RISCV|i_Path|shamt[4]~4_combout\) # (!\i_RISCV|i_Path|ir_out_m\(12))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(12),
	combout => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\);

-- Location: LCCOMB_X23_Y14_N14
\i_RISCV|i_Path|b[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[14]~21_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(14))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(14),
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[14]~21_combout\);

-- Location: LCCOMB_X16_Y18_N10
\i_RISCV|i_Path|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux17~3_combout\ = (\i_RISCV|i_Path|alur_out\(14) & !\i_RISCV|i_Control|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(14),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux17~3_combout\);

-- Location: LCCOMB_X13_Y17_N12
\i_RAM|ram3[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[5]~10_combout\ = (\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\)))) # 
-- (!\i_RAM|Equal6~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\,
	combout => \i_RAM|ram3[5]~10_combout\);

-- Location: LCCOMB_X13_Y17_N18
\i_RAM|ram3[5]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[5]~11_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RAM|ram3[5]~10_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\,
	datad => \i_RAM|ram3[5]~10_combout\,
	combout => \i_RAM|ram3[5]~11_combout\);

-- Location: LCCOMB_X24_Y19_N4
\i_RISCV|i_Path|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux1~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(30))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(30),
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	datad => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	combout => \i_RISCV|i_Path|Mux1~0_combout\);

-- Location: LCFF_X23_Y18_N29
\i_RISCV|i_Path|alur_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux1~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(30));

-- Location: LCCOMB_X16_Y17_N12
\i_RISCV|i_Path|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux1~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux0~2_combout\,
	datad => \i_RISCV|i_Path|alur_out\(30),
	combout => \i_RISCV|i_Path|Mux1~1_combout\);

-- Location: LCCOMB_X16_Y17_N6
\i_RISCV|i_Path|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux1~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux1~1_combout\) # ((!\i_RISCV|i_Control|WideOr9~0_combout\ & \i_RISCV|i_Path|pc_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(30),
	datac => \i_RISCV|i_Path|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|Mux1~1_combout\,
	combout => \i_RISCV|i_Path|Mux1~2_combout\);

-- Location: LCCOMB_X20_Y12_N2
\i_RISCV|i_Path|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux1~3_combout\ = (\i_RISCV|i_Path|Mux1~2_combout\) # ((\i_RISCV|i_Path|Mux1~0_combout\ & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|Mux1~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux1~2_combout\,
	combout => \i_RISCV|i_Path|Mux1~3_combout\);

-- Location: LCCOMB_X24_Y18_N16
\i_RISCV|i_Path|i_BancoReg|reg[3][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][30]~feeder_combout\);

-- Location: LCFF_X24_Y18_N17
\i_RISCV|i_Path|i_BancoReg|reg[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\);

-- Location: LCCOMB_X24_Y11_N24
\i_RISCV|i_Path|i_BancoReg|reg[1][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][30]~feeder_combout\);

-- Location: LCFF_X24_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\);

-- Location: LCFF_X22_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\);

-- Location: LCCOMB_X22_Y13_N26
\i_RISCV|i_Path|i_BancoReg|Mux33~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\);

-- Location: LCFF_X22_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\);

-- Location: LCFF_X26_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\);

-- Location: LCCOMB_X22_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux33~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux33~12_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~13_combout\);

-- Location: LCCOMB_X25_Y19_N12
\i_RISCV|i_Path|i_BancoReg|Mux33~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux33~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\);

-- Location: LCCOMB_X25_Y19_N14
\i_RISCV|i_Path|i_BancoReg|Mux33~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~15_combout\);

-- Location: LCCOMB_X18_Y8_N6
\i_RISCV|i_Path|i_BancoReg|reg[11][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][30]~feeder_combout\);

-- Location: LCFF_X18_Y8_N7
\i_RISCV|i_Path|i_BancoReg|reg[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\);

-- Location: LCFF_X21_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\);

-- Location: LCCOMB_X20_Y12_N30
\i_RISCV|i_Path|i_BancoReg|reg[10][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][30]~feeder_combout\);

-- Location: LCFF_X20_Y12_N31
\i_RISCV|i_Path|i_BancoReg|reg[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\);

-- Location: LCCOMB_X20_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\);

-- Location: LCCOMB_X21_Y10_N30
\i_RISCV|i_Path|i_BancoReg|Mux33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~11_combout\);

-- Location: LCCOMB_X24_Y19_N30
\i_RISCV|i_Path|i_BancoReg|Mux33~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux33~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux33~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux33~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\);

-- Location: LCFF_X26_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\);

-- Location: LCFF_X25_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\);

-- Location: LCCOMB_X25_Y14_N0
\i_RISCV|i_Path|i_BancoReg|Mux33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\);

-- Location: LCFF_X26_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\);

-- Location: LCCOMB_X26_Y15_N28
\i_RISCV|i_Path|i_BancoReg|Mux33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux33~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][30]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~3_combout\);

-- Location: LCFF_X20_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\);

-- Location: LCFF_X19_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\);

-- Location: LCFF_X23_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\);

-- Location: LCCOMB_X19_Y14_N24
\i_RISCV|i_Path|i_BancoReg|Mux33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22)) # ((\i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (!\i_RISCV|i_Path|ir_out_m\(22) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\);

-- Location: LCCOMB_X20_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~5_combout\);

-- Location: LCCOMB_X24_Y19_N14
\i_RISCV|i_Path|i_BancoReg|Mux33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux33~3_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux33~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\);

-- Location: LCCOMB_X24_Y19_N0
\i_RISCV|i_Path|i_BancoReg|reg[26][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][30]~feeder_combout\);

-- Location: LCFF_X24_Y19_N1
\i_RISCV|i_Path|i_BancoReg|reg[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\);

-- Location: LCFF_X24_Y20_N15
\i_RISCV|i_Path|i_BancoReg|reg[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\);

-- Location: LCCOMB_X24_Y19_N22
\i_RISCV|i_Path|i_BancoReg|reg[18][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[18][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[18][30]~feeder_combout\);

-- Location: LCFF_X24_Y19_N23
\i_RISCV|i_Path|i_BancoReg|reg[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[18][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\);

-- Location: LCCOMB_X19_Y14_N6
\i_RISCV|i_Path|i_BancoReg|reg[22][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][30]~feeder_combout\);

-- Location: LCFF_X19_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\);

-- Location: LCCOMB_X24_Y19_N6
\i_RISCV|i_Path|i_BancoReg|Mux33~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\);

-- Location: LCCOMB_X24_Y19_N24
\i_RISCV|i_Path|i_BancoReg|Mux33~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~1_combout\);

-- Location: LCFF_X24_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\);

-- Location: LCFF_X24_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\);

-- Location: LCCOMB_X31_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Mux33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\);

-- Location: LCCOMB_X24_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~8_combout\);

-- Location: LCCOMB_X24_Y19_N20
\i_RISCV|i_Path|i_BancoReg|Mux33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux33~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux33~6_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux33~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~9_combout\);

-- Location: LCCOMB_X13_Y18_N26
\i_RISCV|i_Path|i_BancoReg|reg[15][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][30]~feeder_combout\);

-- Location: LCFF_X13_Y18_N27
\i_RISCV|i_Path|i_BancoReg|reg[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\);

-- Location: LCFF_X24_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\);

-- Location: LCCOMB_X24_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Mux33~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\);

-- Location: LCCOMB_X12_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux33~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~18_combout\);

-- Location: LCCOMB_X24_Y19_N28
\i_RISCV|i_Path|i_BancoReg|Mux33~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux33~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux33~16_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux33~9_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~18_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\);

-- Location: LCCOMB_X13_Y13_N22
\i_RAM|ram3[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[6]~12_combout\ = (\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\)))) # 
-- (!\i_RAM|Equal6~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\,
	datac => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\,
	combout => \i_RAM|ram3[6]~12_combout\);

-- Location: LCFF_X25_Y18_N3
\i_RISCV|i_Path|i_BancoReg|reg[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\);

-- Location: LCFF_X12_Y15_N1
\i_RISCV|i_Path|i_BancoReg|reg[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\);

-- Location: LCCOMB_X18_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[13][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][6]~feeder_combout\ = \i_RISCV|i_Path|Mux25~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][6]~feeder_combout\);

-- Location: LCFF_X18_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\);

-- Location: LCCOMB_X25_Y18_N24
\i_RISCV|i_Path|i_BancoReg|Mux57~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\);

-- Location: LCCOMB_X25_Y18_N6
\i_RISCV|i_Path|i_BancoReg|Mux57~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~17_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~18_combout\);

-- Location: LCFF_X24_Y15_N27
\i_RISCV|i_Path|i_BancoReg|reg[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\);

-- Location: LCFF_X24_Y15_N1
\i_RISCV|i_Path|i_BancoReg|reg[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux57~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\);

-- Location: LCCOMB_X24_Y15_N26
\i_RISCV|i_Path|i_BancoReg|Mux57~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~13_combout\);

-- Location: LCCOMB_X20_Y8_N24
\i_RISCV|i_Path|i_BancoReg|Mux57~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\);

-- Location: LCCOMB_X19_Y8_N20
\i_RISCV|i_Path|i_BancoReg|Mux57~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~15_combout\);

-- Location: LCFF_X22_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\);

-- Location: LCFF_X23_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\);

-- Location: LCCOMB_X23_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux57~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~11_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\ & \i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux57~10_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~11_combout\);

-- Location: LCCOMB_X19_Y8_N14
\i_RISCV|i_Path|i_BancoReg|Mux57~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux57~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\);

-- Location: LCFF_X26_Y19_N19
\i_RISCV|i_Path|i_BancoReg|reg[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\);

-- Location: LCFF_X27_Y18_N5
\i_RISCV|i_Path|i_BancoReg|reg[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\);

-- Location: LCCOMB_X26_Y18_N2
\i_RISCV|i_Path|i_BancoReg|Mux57~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\);

-- Location: LCCOMB_X26_Y19_N28
\i_RISCV|i_Path|i_BancoReg|Mux57~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~8_combout\);

-- Location: LCCOMB_X22_Y8_N4
\i_RISCV|i_Path|i_BancoReg|reg[21][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][6]~feeder_combout\ = \i_RISCV|i_Path|Mux25~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][6]~feeder_combout\);

-- Location: LCFF_X22_Y8_N5
\i_RISCV|i_Path|i_BancoReg|reg[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\);

-- Location: LCCOMB_X23_Y8_N12
\i_RISCV|i_Path|i_BancoReg|reg[29][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][6]~feeder_combout\ = \i_RISCV|i_Path|Mux25~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][6]~feeder_combout\);

-- Location: LCFF_X23_Y8_N13
\i_RISCV|i_Path|i_BancoReg|reg[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\);

-- Location: LCFF_X24_Y16_N31
\i_RISCV|i_Path|i_BancoReg|reg[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\);

-- Location: LCCOMB_X20_Y16_N16
\i_RISCV|i_Path|i_BancoReg|Mux57~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][6]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\);

-- Location: LCCOMB_X22_Y8_N30
\i_RISCV|i_Path|i_BancoReg|Mux57~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][6]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~3_combout\);

-- Location: LCFF_X22_Y16_N9
\i_RISCV|i_Path|i_BancoReg|reg[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\);

-- Location: LCFF_X22_Y16_N23
\i_RISCV|i_Path|i_BancoReg|reg[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\);

-- Location: LCFF_X25_Y16_N19
\i_RISCV|i_Path|i_BancoReg|reg[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\);

-- Location: LCCOMB_X25_Y16_N20
\i_RISCV|i_Path|i_BancoReg|Mux57~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\);

-- Location: LCCOMB_X22_Y16_N22
\i_RISCV|i_Path|i_BancoReg|Mux57~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~5_combout\);

-- Location: LCCOMB_X19_Y8_N18
\i_RISCV|i_Path|i_BancoReg|Mux57~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|Mux57~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux57~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\);

-- Location: LCCOMB_X19_Y8_N28
\i_RISCV|i_Path|i_BancoReg|Mux57~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux57~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux57~1_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~9_combout\);

-- Location: LCCOMB_X19_Y8_N4
\i_RISCV|i_Path|i_BancoReg|Mux57~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux57~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux57~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux57~18_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux57~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\);

-- Location: LCCOMB_X18_Y12_N26
\i_RAM|ram3[6]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[6]~13_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RAM|ram3[6]~12_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal7~0_combout\,
	datac => \i_RAM|ram3[6]~12_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\,
	combout => \i_RAM|ram3[6]~13_combout\);

-- Location: LCFF_X22_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\);

-- Location: LCCOMB_X22_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux56~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux56~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~1_combout\);

-- Location: LCCOMB_X30_Y15_N26
\i_RISCV|i_Path|i_BancoReg|Mux56~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\);

-- Location: LCCOMB_X26_Y19_N2
\i_RISCV|i_Path|i_BancoReg|Mux56~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][7]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~13_combout\);

-- Location: LCCOMB_X25_Y19_N2
\i_RISCV|i_Path|i_BancoReg|Mux56~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux56~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\);

-- Location: LCCOMB_X25_Y19_N20
\i_RISCV|i_Path|i_BancoReg|Mux56~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~15_combout\);

-- Location: LCFF_X20_Y16_N3
\i_RISCV|i_Path|i_BancoReg|reg[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\);

-- Location: LCCOMB_X23_Y15_N0
\i_RISCV|i_Path|i_BancoReg|Mux56~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][7]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][7]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\);

-- Location: LCCOMB_X27_Y16_N12
\i_RISCV|i_Path|i_BancoReg|reg[29][7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][7]~feeder_combout\ = \i_RISCV|i_Path|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][7]~feeder_combout\);

-- Location: LCFF_X27_Y16_N13
\i_RISCV|i_Path|i_BancoReg|reg[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][7]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\);

-- Location: LCCOMB_X26_Y19_N22
\i_RISCV|i_Path|i_BancoReg|Mux56~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux56~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][7]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][7]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~3_combout\);

-- Location: LCCOMB_X29_Y19_N12
\i_RISCV|i_Path|i_BancoReg|Mux56~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\);

-- Location: LCCOMB_X26_Y19_N0
\i_RISCV|i_Path|i_BancoReg|Mux56~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~10_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\ & (\i_RISCV|i_Path|ir_out_m\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux56~9_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][7]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~10_combout\);

-- Location: LCFF_X24_Y16_N29
\i_RISCV|i_Path|i_BancoReg|reg[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\);

-- Location: LCCOMB_X25_Y16_N8
\i_RISCV|i_Path|i_BancoReg|Mux56~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][7]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\);

-- Location: LCCOMB_X22_Y16_N18
\i_RISCV|i_Path|i_BancoReg|Mux56~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][7]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][7]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~7_combout\);

-- Location: LCFF_X19_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux24~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\);

-- Location: LCCOMB_X19_Y9_N24
\i_RISCV|i_Path|i_BancoReg|Mux56~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][7]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][7]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\);

-- Location: LCCOMB_X18_Y9_N26
\i_RISCV|i_Path|i_BancoReg|Mux56~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][7]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][7]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~5_combout\);

-- Location: LCCOMB_X22_Y15_N8
\i_RISCV|i_Path|i_BancoReg|Mux56~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|Mux56~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux56~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\);

-- Location: LCCOMB_X25_Y19_N22
\i_RISCV|i_Path|i_BancoReg|Mux56~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux56~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux56~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~11_combout\);

-- Location: LCCOMB_X25_Y19_N10
\i_RISCV|i_Path|i_BancoReg|Mux56~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux56~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux56~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\);

-- Location: LCCOMB_X25_Y20_N20
\i_RISCV|i_Path|i_BancoReg|Mux56~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux56~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux56~1_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux56~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\);

-- Location: LCCOMB_X12_Y16_N2
\i_RAM|ram3[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[7]~15_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RAM|ram3[7]~14_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|ram3[7]~14_combout\,
	datac => \i_RAM|Equal7~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\,
	combout => \i_RAM|ram3[7]~15_combout\);

-- Location: M4K_X17_Y12
\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte3|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we3~0_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X18_Y12_N0
\i_RAM|ram1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[6]~6_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\,
	datad => \i_RAM|Equal7~0_combout\,
	combout => \i_RAM|ram1[6]~6_combout\);

-- Location: LCCOMB_X18_Y18_N8
\i_RISCV|i_Path|pc_in[15]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[15]~94_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(15))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(15),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~12_combout\,
	combout => \i_RISCV|i_Path|pc_in[15]~94_combout\);

-- Location: LCFF_X18_Y18_N9
\i_RISCV|i_Path|pc_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[15]~94_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(15));

-- Location: LCCOMB_X14_Y15_N10
\i_RISCV|i_Path|a[15]~846\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~846_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(15),
	combout => \i_RISCV|i_Path|a[15]~846_combout\);

-- Location: LCFF_X30_Y18_N25
\i_RISCV|i_Path|i_BancoReg|reg[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\);

-- Location: LCCOMB_X29_Y18_N26
\i_RISCV|i_Path|i_BancoReg|reg[14][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][15]~feeder_combout\);

-- Location: LCFF_X29_Y18_N27
\i_RISCV|i_Path|i_BancoReg|reg[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\);

-- Location: LCCOMB_X29_Y18_N8
\i_RISCV|i_Path|a[15]~867\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~867_combout\ = (\i_RISCV|i_Path|a[15]~866_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[15]~866_combout\ & (((\i_RISCV|i_Path|ir_out_m\(16) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~866_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\,
	combout => \i_RISCV|i_Path|a[15]~867_combout\);

-- Location: LCFF_X16_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\);

-- Location: LCFF_X16_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\);

-- Location: LCCOMB_X16_Y11_N4
\i_RISCV|i_Path|a[15]~862\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~862_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[15]~862_combout\);

-- Location: LCCOMB_X15_Y11_N26
\i_RISCV|i_Path|a[15]~863\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~863_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[15]~862_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\))) # (!\i_RISCV|i_Path|a[15]~862_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[15]~862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][15]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[15]~862_combout\,
	combout => \i_RISCV|i_Path|a[15]~863_combout\);

-- Location: LCCOMB_X18_Y11_N6
\i_RISCV|i_Path|a[15]~885\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~885_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[15]~863_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[15]~863_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(19),
	combout => \i_RISCV|i_Path|a[15]~885_combout\);

-- Location: LCCOMB_X23_Y9_N20
\i_RISCV|i_Path|i_BancoReg|reg[1][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][15]~feeder_combout\);

-- Location: LCFF_X23_Y9_N21
\i_RISCV|i_Path|i_BancoReg|reg[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\);

-- Location: LCCOMB_X23_Y9_N22
\i_RISCV|i_Path|a[15]~857\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~857_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[15]~857_combout\);

-- Location: LCCOMB_X27_Y15_N28
\i_RISCV|i_Path|a[15]~864\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~864_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[15]~857_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[15]~857_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[15]~864_combout\);

-- Location: LCFF_X14_Y15_N15
\i_RISCV|i_Path|i_BancoReg|reg[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\);

-- Location: LCCOMB_X15_Y12_N18
\i_RISCV|i_Path|i_BancoReg|reg[5][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][15]~feeder_combout\);

-- Location: LCFF_X15_Y12_N19
\i_RISCV|i_Path|i_BancoReg|reg[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\);

-- Location: LCCOMB_X23_Y14_N28
\i_RISCV|i_Path|i_BancoReg|reg[6][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][15]~feeder_combout\);

-- Location: LCFF_X23_Y14_N29
\i_RISCV|i_Path|i_BancoReg|reg[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\);

-- Location: LCCOMB_X23_Y9_N16
\i_RISCV|i_Path|i_BancoReg|reg[7][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][15]~feeder_combout\);

-- Location: LCFF_X23_Y9_N17
\i_RISCV|i_Path|i_BancoReg|reg[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\);

-- Location: LCCOMB_X23_Y14_N2
\i_RISCV|i_Path|a[15]~858\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~858_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\,
	combout => \i_RISCV|i_Path|a[15]~858_combout\);

-- Location: LCCOMB_X23_Y14_N4
\i_RISCV|i_Path|i_BancoReg|reg[4][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][15]~feeder_combout\);

-- Location: LCFF_X23_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\);

-- Location: LCCOMB_X23_Y14_N22
\i_RISCV|i_Path|a[15]~859\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~859_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\) # (\i_RISCV|i_Path|a[15]~858_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[15]~858_combout\,
	combout => \i_RISCV|i_Path|a[15]~859_combout\);

-- Location: LCCOMB_X15_Y12_N4
\i_RISCV|i_Path|a[15]~860\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~860_combout\ = (\i_RISCV|i_Path|a[15]~859_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[15]~858_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\) # 
-- (!\i_RISCV|i_Path|a[15]~858_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\,
	datac => \i_RISCV|i_Path|a[15]~858_combout\,
	datad => \i_RISCV|i_Path|a[15]~859_combout\,
	combout => \i_RISCV|i_Path|a[15]~860_combout\);

-- Location: LCCOMB_X14_Y15_N20
\i_RISCV|i_Path|a[15]~861\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~861_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[15]~860_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\)) # (!\i_RISCV|i_Path|a[15]~860_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[15]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[15]~860_combout\,
	combout => \i_RISCV|i_Path|a[15]~861_combout\);

-- Location: LCCOMB_X21_Y15_N20
\i_RISCV|i_Path|a[15]~865\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~865_combout\ = (\i_RISCV|i_Path|a[15]~885_combout\ & ((\i_RISCV|i_Path|a[15]~864_combout\) # ((!\i_RISCV|i_Path|a[15]~857_combout\ & \i_RISCV|i_Path|a[15]~861_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~857_combout\,
	datab => \i_RISCV|i_Path|a[15]~885_combout\,
	datac => \i_RISCV|i_Path|a[15]~864_combout\,
	datad => \i_RISCV|i_Path|a[15]~861_combout\,
	combout => \i_RISCV|i_Path|a[15]~865_combout\);

-- Location: LCCOMB_X29_Y15_N20
\i_RISCV|i_Path|i_BancoReg|reg[26][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][15]~feeder_combout\);

-- Location: LCFF_X29_Y15_N21
\i_RISCV|i_Path|i_BancoReg|reg[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\);

-- Location: LCFF_X21_Y15_N1
\i_RISCV|i_Path|i_BancoReg|reg[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\);

-- Location: LCCOMB_X18_Y12_N30
\i_RISCV|i_Path|i_BancoReg|reg[18][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[18][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[18][15]~feeder_combout\);

-- Location: LCFF_X18_Y12_N31
\i_RISCV|i_Path|i_BancoReg|reg[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[18][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\);

-- Location: LCCOMB_X18_Y12_N8
\i_RISCV|i_Path|a[15]~847\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~847_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[15]~847_combout\);

-- Location: LCCOMB_X21_Y15_N0
\i_RISCV|i_Path|a[15]~848\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~848_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[15]~847_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\))) # (!\i_RISCV|i_Path|a[15]~847_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[15]~847_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\,
	datad => \i_RISCV|i_Path|a[15]~847_combout\,
	combout => \i_RISCV|i_Path|a[15]~848_combout\);

-- Location: LCFF_X27_Y17_N1
\i_RISCV|i_Path|i_BancoReg|reg[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\);

-- Location: LCFF_X27_Y17_N27
\i_RISCV|i_Path|i_BancoReg|reg[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\);

-- Location: LCCOMB_X27_Y17_N8
\i_RISCV|i_Path|a[15]~855\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~855_combout\ = (\i_RISCV|i_Path|a[15]~854_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[15]~854_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~854_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\,
	combout => \i_RISCV|i_Path|a[15]~855_combout\);

-- Location: LCCOMB_X29_Y15_N26
\i_RISCV|i_Path|i_BancoReg|reg[28][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][15]~feeder_combout\);

-- Location: LCFF_X29_Y15_N27
\i_RISCV|i_Path|i_BancoReg|reg[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\);

-- Location: LCCOMB_X25_Y9_N14
\i_RISCV|i_Path|i_BancoReg|reg[16][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[16][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[16][15]~feeder_combout\);

-- Location: LCFF_X25_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[16][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\);

-- Location: LCCOMB_X25_Y9_N8
\i_RISCV|i_Path|a[15]~851\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~851_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[15]~851_combout\);

-- Location: LCCOMB_X30_Y9_N14
\i_RISCV|i_Path|a[15]~852\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~852_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[15]~851_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\))) # (!\i_RISCV|i_Path|a[15]~851_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[15]~851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\,
	datad => \i_RISCV|i_Path|a[15]~851_combout\,
	combout => \i_RISCV|i_Path|a[15]~852_combout\);

-- Location: LCFF_X31_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\);

-- Location: LCFF_X31_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\);

-- Location: LCCOMB_X32_Y13_N30
\i_RISCV|i_Path|i_BancoReg|reg[25][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][15]~feeder_combout\);

-- Location: LCFF_X32_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\);

-- Location: LCFF_X14_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\);

-- Location: LCCOMB_X31_Y13_N12
\i_RISCV|i_Path|a[15]~849\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~849_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((!\i_RISCV|i_Path|ir_out_m\(17) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\,
	combout => \i_RISCV|i_Path|a[15]~849_combout\);

-- Location: LCCOMB_X31_Y13_N20
\i_RISCV|i_Path|a[15]~850\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~850_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[15]~849_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\))) # (!\i_RISCV|i_Path|a[15]~849_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[15]~849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\,
	datad => \i_RISCV|i_Path|a[15]~849_combout\,
	combout => \i_RISCV|i_Path|a[15]~850_combout\);

-- Location: LCCOMB_X30_Y9_N0
\i_RISCV|i_Path|a[15]~853\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~853_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[15]~850_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[15]~852_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[15]~852_combout\,
	datad => \i_RISCV|i_Path|a[15]~850_combout\,
	combout => \i_RISCV|i_Path|a[15]~853_combout\);

-- Location: LCCOMB_X21_Y15_N2
\i_RISCV|i_Path|a[15]~856\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~856_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[15]~853_combout\ & ((\i_RISCV|i_Path|a[15]~855_combout\))) # (!\i_RISCV|i_Path|a[15]~853_combout\ & (\i_RISCV|i_Path|a[15]~848_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[15]~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[15]~848_combout\,
	datac => \i_RISCV|i_Path|a[15]~855_combout\,
	datad => \i_RISCV|i_Path|a[15]~853_combout\,
	combout => \i_RISCV|i_Path|a[15]~856_combout\);

-- Location: LCCOMB_X21_Y15_N6
\i_RISCV|i_Path|a[15]~868\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~868_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[15]~865_combout\ & (\i_RISCV|i_Path|a[15]~867_combout\)) # (!\i_RISCV|i_Path|a[15]~865_combout\ & ((\i_RISCV|i_Path|a[15]~856_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[15]~865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[15]~867_combout\,
	datac => \i_RISCV|i_Path|a[15]~865_combout\,
	datad => \i_RISCV|i_Path|a[15]~856_combout\,
	combout => \i_RISCV|i_Path|a[15]~868_combout\);

-- Location: LCCOMB_X21_Y15_N12
\i_RISCV|i_Path|a[15]~869\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[15]~869_combout\ = (\i_RISCV|i_Path|a[15]~845_combout\) # ((\i_RISCV|i_Path|a[15]~846_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[15]~868_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~845_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[15]~846_combout\,
	datad => \i_RISCV|i_Path|a[15]~868_combout\,
	combout => \i_RISCV|i_Path|a[15]~869_combout\);

-- Location: LCCOMB_X19_Y11_N14
\i_RISCV|i_Path|b[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[12]~25_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(12)))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[12]~25_combout\);

-- Location: LCCOMB_X19_Y11_N16
\i_RISCV|i_Path|b[12]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[12]~26_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[12]~25_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|b[12]~25_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\,
	combout => \i_RISCV|i_Path|b[12]~26_combout\);

-- Location: LCCOMB_X15_Y19_N8
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~24_combout\ = ((\i_RISCV|i_Path|a[12]~796_combout\ $ (\i_RISCV|i_Path|b[12]~26_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\ = CARRY((\i_RISCV|i_Path|a[12]~796_combout\ & ((\i_RISCV|i_Path|b[12]~26_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\))) # (!\i_RISCV|i_Path|a[12]~796_combout\ & (\i_RISCV|i_Path|b[12]~26_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~796_combout\,
	datab => \i_RISCV|i_Path|b[12]~26_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~23\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~24_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~25\);

-- Location: LCCOMB_X15_Y19_N12
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~28_combout\ = ((\i_RISCV|i_Path|a[14]~819_combout\ $ (\i_RISCV|i_Path|b[14]~22_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\ = CARRY((\i_RISCV|i_Path|a[14]~819_combout\ & ((\i_RISCV|i_Path|b[14]~22_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\))) # (!\i_RISCV|i_Path|a[14]~819_combout\ & (\i_RISCV|i_Path|b[14]~22_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[14]~819_combout\,
	datab => \i_RISCV|i_Path|b[14]~22_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~27\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~28_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\);

-- Location: LCCOMB_X15_Y19_N14
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~30_combout\ = (\i_RISCV|i_Path|b[15]~20_combout\ & ((\i_RISCV|i_Path|a[15]~869_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\ & VCC)) # (!\i_RISCV|i_Path|a[15]~869_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\)))) # 
-- (!\i_RISCV|i_Path|b[15]~20_combout\ & ((\i_RISCV|i_Path|a[15]~869_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\)) # (!\i_RISCV|i_Path|a[15]~869_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\ = CARRY((\i_RISCV|i_Path|b[15]~20_combout\ & (!\i_RISCV|i_Path|a[15]~869_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\)) # (!\i_RISCV|i_Path|b[15]~20_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\) # 
-- (!\i_RISCV|i_Path|a[15]~869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[15]~20_combout\,
	datab => \i_RISCV|i_Path|a[15]~869_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~29\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~30_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\);

-- Location: LCCOMB_X29_Y15_N12
\i_RISCV|i_Path|b[15]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[15]~20_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[15]~19_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[15]~19_combout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\,
	combout => \i_RISCV|i_Path|b[15]~20_combout\);

-- Location: LCFF_X19_Y20_N13
\i_RISCV|i_Path|ir_out_m[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a25\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(25));

-- Location: LCCOMB_X16_Y12_N24
\i_RISCV|i_Path|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux6~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(25)))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Path|ir_out_m\(25),
	datad => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	combout => \i_RISCV|i_Path|Mux6~0_combout\);

-- Location: LCCOMB_X16_Y18_N16
\i_RISCV|i_Path|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux6~1_combout\ = (\i_RISCV|i_Path|alur_out\(25) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (!\i_RISCV|i_Control|estado_act.lw5~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datac => \i_RISCV|i_Path|alur_out\(25),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux6~1_combout\);

-- Location: LCCOMB_X16_Y18_N2
\i_RISCV|i_Path|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux6~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|Mux6~1_combout\) # (\i_RISCV|i_Path|Mux0~2_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (\i_RISCV|i_Path|pc_out\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(25),
	datac => \i_RISCV|i_Path|Mux6~1_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux6~2_combout\);

-- Location: LCCOMB_X16_Y18_N28
\i_RISCV|i_Path|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux6~3_combout\ = (\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux6~0_combout\) # ((\i_RISCV|i_Path|Mux0~0_combout\ & \i_RISCV|i_Path|Mux6~2_combout\)))) # (!\i_RISCV|i_Control|estado_act.lui3~regout\ & 
-- (((\i_RISCV|i_Path|Mux0~0_combout\ & \i_RISCV|i_Path|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|Mux6~0_combout\,
	datac => \i_RISCV|i_Path|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|Mux6~2_combout\,
	combout => \i_RISCV|i_Path|Mux6~3_combout\);

-- Location: LCFF_X27_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\);

-- Location: LCCOMB_X27_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux38~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\);

-- Location: LCFF_X27_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\);

-- Location: LCCOMB_X27_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux38~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\ & \i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux38~17_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~18_combout\);

-- Location: LCCOMB_X25_Y11_N0
\i_RISCV|i_Path|i_BancoReg|reg[3][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][25]~feeder_combout\);

-- Location: LCFF_X25_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\);

-- Location: LCFF_X25_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\);

-- Location: LCFF_X25_Y15_N23
\i_RISCV|i_Path|i_BancoReg|reg[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\);

-- Location: LCFF_X26_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\);

-- Location: LCFF_X26_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\);

-- Location: LCCOMB_X26_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux38~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\);

-- Location: LCCOMB_X26_Y15_N10
\i_RISCV|i_Path|i_BancoReg|reg[7][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][25]~feeder_combout\);

-- Location: LCFF_X26_Y15_N11
\i_RISCV|i_Path|i_BancoReg|reg[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\);

-- Location: LCCOMB_X26_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux38~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~12_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~13_combout\);

-- Location: LCCOMB_X25_Y12_N8
\i_RISCV|i_Path|i_BancoReg|Mux38~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux38~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\);

-- Location: LCCOMB_X25_Y12_N18
\i_RISCV|i_Path|i_BancoReg|Mux38~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~14_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~15_combout\);

-- Location: LCFF_X29_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\);

-- Location: LCFF_X29_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\);

-- Location: LCFF_X29_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\);

-- Location: LCFF_X30_Y13_N23
\i_RISCV|i_Path|i_BancoReg|reg[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\);

-- Location: LCCOMB_X30_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux38~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\);

-- Location: LCCOMB_X29_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux38~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][25]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~3_combout\);

-- Location: LCCOMB_X16_Y9_N14
\i_RISCV|i_Path|i_BancoReg|reg[31][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][25]~feeder_combout\);

-- Location: LCFF_X16_Y9_N15
\i_RISCV|i_Path|i_BancoReg|reg[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\);

-- Location: LCCOMB_X27_Y14_N18
\i_RISCV|i_Path|i_BancoReg|reg[19][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][25]~feeder_combout\);

-- Location: LCFF_X27_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\);

-- Location: LCCOMB_X29_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux38~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\);

-- Location: LCCOMB_X16_Y9_N10
\i_RISCV|i_Path|i_BancoReg|Mux38~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~10_combout\);

-- Location: LCCOMB_X16_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux38~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~11_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux38~10_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(20)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux38~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux38~8_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~11_combout\);

-- Location: LCCOMB_X16_Y12_N12
\i_RISCV|i_Path|i_BancoReg|Mux38~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux38~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux38~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\);

-- Location: LCCOMB_X16_Y12_N18
\i_RISCV|i_Path|i_BancoReg|Mux38~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux38~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux38~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux38~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux38~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\);

-- Location: LCCOMB_X16_Y12_N8
\i_RISCV|i_Path|b[25]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[25]~5_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux6~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|Mux6~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\,
	combout => \i_RISCV|i_Path|b[25]~5_combout\);

-- Location: LCCOMB_X20_Y16_N6
\i_RISCV|i_Path|i_ALU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~0_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|b[25]~5_combout\ & \i_RISCV|i_Path|a[25]~629_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|b[25]~5_combout\) # 
-- (\i_RISCV|i_Path|a[25]~629_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|b[25]~5_combout\,
	datad => \i_RISCV|i_Path|a[25]~629_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y11_N6
\i_RISCV|i_Path|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux7~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(24),
	datab => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	combout => \i_RISCV|i_Path|Mux7~0_combout\);

-- Location: LCFF_X13_Y15_N15
\i_RISCV|i_Path|pc_ir[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(24),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(24));

-- Location: LCCOMB_X13_Y15_N14
\i_RISCV|i_Path|a[24]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~582_combout\ = (\i_RISCV|i_Path|pc_ir\(24) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(24),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[24]~582_combout\);

-- Location: LCFF_X26_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\);

-- Location: LCCOMB_X26_Y17_N26
\i_RISCV|i_Path|i_BancoReg|reg[31][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][24]~feeder_combout\);

-- Location: LCFF_X26_Y17_N27
\i_RISCV|i_Path|i_BancoReg|reg[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\);

-- Location: LCFF_X27_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\);

-- Location: LCFF_X27_Y12_N27
\i_RISCV|i_Path|i_BancoReg|reg[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\);

-- Location: LCCOMB_X27_Y12_N26
\i_RISCV|i_Path|a[24]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~591_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[24]~591_combout\);

-- Location: LCCOMB_X26_Y12_N6
\i_RISCV|i_Path|a[24]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~592_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[24]~591_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\))) # (!\i_RISCV|i_Path|a[24]~591_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[24]~591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~591_combout\,
	combout => \i_RISCV|i_Path|a[24]~592_combout\);

-- Location: LCFF_X29_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\);

-- Location: LCFF_X29_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\);

-- Location: LCCOMB_X29_Y13_N12
\i_RISCV|i_Path|a[24]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~587_combout\ = (\i_RISCV|i_Path|a[24]~586_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[24]~586_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[24]~586_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\,
	combout => \i_RISCV|i_Path|a[24]~587_combout\);

-- Location: LCFF_X20_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\);

-- Location: LCFF_X22_Y12_N23
\i_RISCV|i_Path|i_BancoReg|reg[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\);

-- Location: LCCOMB_X22_Y12_N22
\i_RISCV|i_Path|a[24]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~588_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[24]~588_combout\);

-- Location: LCCOMB_X20_Y13_N4
\i_RISCV|i_Path|a[24]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~589_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[24]~588_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\)) # (!\i_RISCV|i_Path|a[24]~588_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[24]~588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~588_combout\,
	combout => \i_RISCV|i_Path|a[24]~589_combout\);

-- Location: LCCOMB_X25_Y13_N4
\i_RISCV|i_Path|a[24]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~590_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[24]~587_combout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((!\i_RISCV|i_Path|ir_out_m\(16) & 
-- \i_RISCV|i_Path|a[24]~589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[24]~587_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|a[24]~589_combout\,
	combout => \i_RISCV|i_Path|a[24]~590_combout\);

-- Location: LCFF_X18_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\);

-- Location: LCFF_X16_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\);

-- Location: LCFF_X15_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\);

-- Location: LCCOMB_X16_Y10_N22
\i_RISCV|i_Path|a[24]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~584_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\) # (\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][24]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[24]~584_combout\);

-- Location: LCCOMB_X16_Y10_N4
\i_RISCV|i_Path|a[24]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~585_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[24]~584_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\))) # (!\i_RISCV|i_Path|a[24]~584_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[24]~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~584_combout\,
	combout => \i_RISCV|i_Path|a[24]~585_combout\);

-- Location: LCCOMB_X25_Y13_N14
\i_RISCV|i_Path|a[24]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~593_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[24]~590_combout\ & (\i_RISCV|i_Path|a[24]~592_combout\)) # (!\i_RISCV|i_Path|a[24]~590_combout\ & ((\i_RISCV|i_Path|a[24]~585_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[24]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[24]~592_combout\,
	datac => \i_RISCV|i_Path|a[24]~590_combout\,
	datad => \i_RISCV|i_Path|a[24]~585_combout\,
	combout => \i_RISCV|i_Path|a[24]~593_combout\);

-- Location: LCCOMB_X25_Y12_N22
\i_RISCV|i_Path|a[24]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~594_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][24]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[24]~594_combout\);

-- Location: LCFF_X24_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\);

-- Location: LCCOMB_X16_Y13_N22
\i_RISCV|i_Path|i_BancoReg|reg[7][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][24]~feeder_combout\);

-- Location: LCFF_X16_Y13_N23
\i_RISCV|i_Path|i_BancoReg|reg[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\);

-- Location: LCFF_X19_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\);

-- Location: LCCOMB_X16_Y13_N8
\i_RISCV|i_Path|a[24]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~595_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][24]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[6][24]~regout\,
	combout => \i_RISCV|i_Path|a[24]~595_combout\);

-- Location: LCCOMB_X24_Y13_N24
\i_RISCV|i_Path|i_BancoReg|reg[5][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][24]~feeder_combout\);

-- Location: LCFF_X24_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\);

-- Location: LCCOMB_X16_Y13_N24
\i_RISCV|i_Path|a[24]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~596_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\) # (\i_RISCV|i_Path|a[24]~595_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][24]~regout\,
	datac => \i_RISCV|i_Path|a[24]~595_combout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[24]~596_combout\);

-- Location: LCCOMB_X24_Y13_N2
\i_RISCV|i_Path|a[24]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~597_combout\ = (\i_RISCV|i_Path|a[24]~596_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[24]~595_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\) # 
-- (!\i_RISCV|i_Path|a[24]~595_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[24]~595_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~596_combout\,
	combout => \i_RISCV|i_Path|a[24]~597_combout\);

-- Location: LCCOMB_X24_Y13_N30
\i_RISCV|i_Path|a[24]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~598_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[24]~597_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\)) # (!\i_RISCV|i_Path|a[24]~597_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[24]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~597_combout\,
	combout => \i_RISCV|i_Path|a[24]~598_combout\);

-- Location: LCFF_X21_Y10_N7
\i_RISCV|i_Path|i_BancoReg|reg[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\);

-- Location: LCCOMB_X21_Y10_N6
\i_RISCV|i_Path|a[24]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~599_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[24]~599_combout\);

-- Location: LCCOMB_X18_Y10_N22
\i_RISCV|i_Path|a[24]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~600_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[24]~599_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\))) # (!\i_RISCV|i_Path|a[24]~599_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[24]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\,
	datad => \i_RISCV|i_Path|a[24]~599_combout\,
	combout => \i_RISCV|i_Path|a[24]~600_combout\);

-- Location: LCCOMB_X25_Y13_N28
\i_RISCV|i_Path|a[24]~880\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~880_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[24]~600_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(19),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[24]~600_combout\,
	combout => \i_RISCV|i_Path|a[24]~880_combout\);

-- Location: LCCOMB_X25_Y13_N0
\i_RISCV|i_Path|a[24]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~602_combout\ = (\i_RISCV|i_Path|a[24]~880_combout\ & ((\i_RISCV|i_Path|a[24]~601_combout\) # ((!\i_RISCV|i_Path|a[24]~594_combout\ & \i_RISCV|i_Path|a[24]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[24]~601_combout\,
	datab => \i_RISCV|i_Path|a[24]~594_combout\,
	datac => \i_RISCV|i_Path|a[24]~598_combout\,
	datad => \i_RISCV|i_Path|a[24]~880_combout\,
	combout => \i_RISCV|i_Path|a[24]~602_combout\);

-- Location: LCCOMB_X25_Y13_N30
\i_RISCV|i_Path|a[24]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~605_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[24]~602_combout\ & (\i_RISCV|i_Path|a[24]~604_combout\)) # (!\i_RISCV|i_Path|a[24]~602_combout\ & ((\i_RISCV|i_Path|a[24]~593_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[24]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[24]~604_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[24]~593_combout\,
	datad => \i_RISCV|i_Path|a[24]~602_combout\,
	combout => \i_RISCV|i_Path|a[24]~605_combout\);

-- Location: LCCOMB_X21_Y13_N24
\i_RISCV|i_Path|a[24]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[24]~606_combout\ = (\i_RISCV|i_Path|a[24]~583_combout\) # ((\i_RISCV|i_Path|a[24]~582_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[24]~605_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[24]~583_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[24]~582_combout\,
	datad => \i_RISCV|i_Path|a[24]~605_combout\,
	combout => \i_RISCV|i_Path|a[24]~606_combout\);

-- Location: LCCOMB_X20_Y22_N4
\i_RISCV|i_Path|i_ALU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~0_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|a[24]~606_combout\ & \i_RISCV|i_Path|b[24]~6_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\) # 
-- (\i_RISCV|i_Path|b[24]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|a[24]~606_combout\,
	datad => \i_RISCV|i_Path|b[24]~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X22_Y22_N26
\i_RISCV|i_Path|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux9~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(22)))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|Mux9~0_combout\);

-- Location: LCCOMB_X14_Y14_N4
\i_RISCV|i_Path|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux9~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(22) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|alur_out\(22),
	datac => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux9~1_combout\);

-- Location: LCCOMB_X14_Y14_N22
\i_RISCV|i_Path|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux9~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux9~1_combout\) # ((\i_RISCV|i_Path|pc_out\(22) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(22),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux9~1_combout\,
	combout => \i_RISCV|i_Path|Mux9~2_combout\);

-- Location: LCCOMB_X15_Y14_N4
\i_RISCV|i_Path|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux9~3_combout\ = (\i_RISCV|i_Path|Mux9~2_combout\) # ((\i_RISCV|i_Path|Mux9~0_combout\ & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|Mux9~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux9~2_combout\,
	combout => \i_RISCV|i_Path|Mux9~3_combout\);

-- Location: LCFF_X15_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\);

-- Location: LCFF_X18_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\);

-- Location: LCFF_X20_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\);

-- Location: LCCOMB_X18_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux41~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][22]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\);

-- Location: LCCOMB_X16_Y10_N24
\i_RISCV|i_Path|i_BancoReg|Mux41~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][22]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~1_combout\);

-- Location: LCCOMB_X27_Y13_N30
\i_RISCV|i_Path|i_BancoReg|reg[21][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][22]~feeder_combout\ = \i_RISCV|i_Path|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux9~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][22]~feeder_combout\);

-- Location: LCFF_X27_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\);

-- Location: LCCOMB_X25_Y14_N4
\i_RISCV|i_Path|i_BancoReg|reg[25][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][22]~feeder_combout\ = \i_RISCV|i_Path|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux9~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][22]~feeder_combout\);

-- Location: LCFF_X25_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\);

-- Location: LCCOMB_X25_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux41~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\);

-- Location: LCCOMB_X27_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux41~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~3_combout\);

-- Location: LCFF_X21_Y12_N31
\i_RISCV|i_Path|i_BancoReg|reg[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\);

-- Location: LCFF_X21_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\);

-- Location: LCFF_X22_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\);

-- Location: LCFF_X22_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\);

-- Location: LCCOMB_X22_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux41~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][22]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\);

-- Location: LCCOMB_X21_Y12_N8
\i_RISCV|i_Path|i_BancoReg|Mux41~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~5_combout\);

-- Location: LCCOMB_X16_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux41~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|Mux41~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux41~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\);

-- Location: LCCOMB_X16_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux41~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux41~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux41~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux41~8_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~9_combout\);

-- Location: LCFF_X12_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\);

-- Location: LCFF_X14_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\);

-- Location: LCCOMB_X14_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux41~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux41~17_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~18_combout\);

-- Location: LCFF_X22_Y9_N19
\i_RISCV|i_Path|i_BancoReg|reg[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\);

-- Location: LCFF_X18_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\);

-- Location: LCCOMB_X18_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux41~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\);

-- Location: LCCOMB_X22_Y9_N18
\i_RISCV|i_Path|i_BancoReg|Mux41~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~11_combout\);

-- Location: LCFF_X19_Y18_N23
\i_RISCV|i_Path|i_BancoReg|reg[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\);

-- Location: LCFF_X22_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\);

-- Location: LCFF_X26_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\);

-- Location: LCCOMB_X25_Y10_N14
\i_RISCV|i_Path|i_BancoReg|reg[6][22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][22]~feeder_combout\ = \i_RISCV|i_Path|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux9~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][22]~feeder_combout\);

-- Location: LCFF_X25_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][22]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\);

-- Location: LCFF_X26_Y10_N27
\i_RISCV|i_Path|i_BancoReg|reg[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\);

-- Location: LCCOMB_X26_Y10_N22
\i_RISCV|i_Path|i_BancoReg|Mux41~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\);

-- Location: LCCOMB_X25_Y10_N18
\i_RISCV|i_Path|i_BancoReg|Mux41~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~13_combout\);

-- Location: LCCOMB_X22_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux41~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\);

-- Location: LCCOMB_X22_Y14_N30
\i_RISCV|i_Path|i_BancoReg|Mux41~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~14_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~15_combout\);

-- Location: LCCOMB_X15_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux41~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux41~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\);

-- Location: LCCOMB_X15_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Mux41~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux41~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux41~9_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux41~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\);

-- Location: LCCOMB_X15_Y14_N30
\i_RISCV|i_Path|b[22]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[22]~8_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux9~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|Mux9~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\,
	combout => \i_RISCV|i_Path|b[22]~8_combout\);

-- Location: LCCOMB_X24_Y19_N10
\i_RISCV|i_Path|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux10~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	datad => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	combout => \i_RISCV|i_Path|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y11_N24
\i_RISCV|i_Path|b[18]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[18]~13_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[18]~13_combout\);

-- Location: LCCOMB_X26_Y17_N18
\i_RISCV|i_Path|a[18]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~318_combout\ = (\i_RISCV|i_Path|pc_out\(18) & (\i_RISCV|i_Control|WideOr8~0_combout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(18),
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[18]~318_combout\);

-- Location: LCFF_X24_Y10_N27
\i_RISCV|i_Path|i_BancoReg|reg[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\);

-- Location: LCCOMB_X27_Y17_N16
\i_RISCV|i_Path|i_BancoReg|reg[31][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][18]~feeder_combout\);

-- Location: LCFF_X27_Y17_N17
\i_RISCV|i_Path|i_BancoReg|reg[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\);

-- Location: LCCOMB_X24_Y10_N26
\i_RISCV|i_Path|a[18]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~327_combout\ = (\i_RISCV|i_Path|a[18]~326_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(18)))) # (!\i_RISCV|i_Path|a[18]~326_combout\ & (\i_RISCV|i_Path|ir_out_m\(18) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~326_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][18]~regout\,
	combout => \i_RISCV|i_Path|a[18]~327_combout\);

-- Location: LCFF_X20_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\);

-- Location: LCFF_X25_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\);

-- Location: LCFF_X20_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\);

-- Location: LCCOMB_X20_Y10_N16
\i_RISCV|i_Path|a[18]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~319_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[18]~319_combout\);

-- Location: LCCOMB_X25_Y10_N28
\i_RISCV|i_Path|a[18]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~320_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[18]~319_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\)) # (!\i_RISCV|i_Path|a[18]~319_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[18]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][18]~regout\,
	datad => \i_RISCV|i_Path|a[18]~319_combout\,
	combout => \i_RISCV|i_Path|a[18]~320_combout\);

-- Location: LCCOMB_X26_Y11_N0
\i_RISCV|i_Path|i_BancoReg|reg[21][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][18]~feeder_combout\);

-- Location: LCFF_X26_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\);

-- Location: LCFF_X24_Y16_N19
\i_RISCV|i_Path|i_BancoReg|reg[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\);

-- Location: LCCOMB_X24_Y16_N18
\i_RISCV|i_Path|a[18]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~321_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[18]~321_combout\);

-- Location: LCCOMB_X23_Y12_N4
\i_RISCV|i_Path|a[18]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~322_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[18]~321_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\)) # (!\i_RISCV|i_Path|a[18]~321_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[18]~321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][18]~regout\,
	datad => \i_RISCV|i_Path|a[18]~321_combout\,
	combout => \i_RISCV|i_Path|a[18]~322_combout\);

-- Location: LCFF_X21_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\);

-- Location: LCFF_X21_Y12_N19
\i_RISCV|i_Path|i_BancoReg|reg[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\);

-- Location: LCFF_X24_Y16_N5
\i_RISCV|i_Path|i_BancoReg|reg[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\);

-- Location: LCCOMB_X24_Y16_N4
\i_RISCV|i_Path|a[18]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~323_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[18]~323_combout\);

-- Location: LCCOMB_X21_Y12_N18
\i_RISCV|i_Path|a[18]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~324_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[18]~323_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\))) # (!\i_RISCV|i_Path|a[18]~323_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[18]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][18]~regout\,
	datad => \i_RISCV|i_Path|a[18]~323_combout\,
	combout => \i_RISCV|i_Path|a[18]~324_combout\);

-- Location: LCCOMB_X23_Y12_N18
\i_RISCV|i_Path|a[18]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~325_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[18]~322_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[18]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[18]~322_combout\,
	datad => \i_RISCV|i_Path|a[18]~324_combout\,
	combout => \i_RISCV|i_Path|a[18]~325_combout\);

-- Location: LCCOMB_X25_Y16_N0
\i_RISCV|i_Path|a[18]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~328_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[18]~325_combout\ & (\i_RISCV|i_Path|a[18]~327_combout\)) # (!\i_RISCV|i_Path|a[18]~325_combout\ & ((\i_RISCV|i_Path|a[18]~320_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[18]~325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[18]~327_combout\,
	datac => \i_RISCV|i_Path|a[18]~320_combout\,
	datad => \i_RISCV|i_Path|a[18]~325_combout\,
	combout => \i_RISCV|i_Path|a[18]~328_combout\);

-- Location: LCCOMB_X22_Y11_N28
\i_RISCV|i_Path|i_BancoReg|reg[11][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][18]~feeder_combout\);

-- Location: LCFF_X22_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\);

-- Location: LCFF_X22_Y9_N21
\i_RISCV|i_Path|i_BancoReg|reg[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\);

-- Location: LCFF_X22_Y9_N23
\i_RISCV|i_Path|i_BancoReg|reg[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\);

-- Location: LCCOMB_X22_Y9_N22
\i_RISCV|i_Path|a[18]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~334_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\,
	combout => \i_RISCV|i_Path|a[18]~334_combout\);

-- Location: LCCOMB_X22_Y9_N20
\i_RISCV|i_Path|a[18]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~335_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[18]~334_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\)) # (!\i_RISCV|i_Path|a[18]~334_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[18]~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\,
	datad => \i_RISCV|i_Path|a[18]~334_combout\,
	combout => \i_RISCV|i_Path|a[18]~335_combout\);

-- Location: LCCOMB_X23_Y9_N26
\i_RISCV|i_Path|a[18]~874\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~874_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & (((\i_RISCV|i_Path|ir_out_m\(17)) # (\i_RISCV|i_Path|a[18]~335_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[18]~335_combout\,
	combout => \i_RISCV|i_Path|a[18]~874_combout\);

-- Location: LCCOMB_X25_Y8_N4
\i_RISCV|i_Path|i_BancoReg|reg[2][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][18]~feeder_combout\);

-- Location: LCFF_X25_Y8_N5
\i_RISCV|i_Path|i_BancoReg|reg[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\);

-- Location: LCCOMB_X25_Y8_N26
\i_RISCV|i_Path|i_BancoReg|reg[5][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][18]~feeder_combout\);

-- Location: LCFF_X25_Y8_N27
\i_RISCV|i_Path|i_BancoReg|reg[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\);

-- Location: LCFF_X25_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\);

-- Location: LCCOMB_X26_Y10_N18
\i_RISCV|i_Path|a[18]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~330_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[18]~330_combout\);

-- Location: LCFF_X26_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\);

-- Location: LCCOMB_X26_Y10_N16
\i_RISCV|i_Path|a[18]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~331_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[18]~330_combout\) # (\i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[18]~330_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[18]~331_combout\);

-- Location: LCCOMB_X25_Y8_N28
\i_RISCV|i_Path|a[18]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~332_combout\ = (\i_RISCV|i_Path|a[18]~331_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[18]~330_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\) # 
-- (!\i_RISCV|i_Path|a[18]~330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\,
	datac => \i_RISCV|i_Path|a[18]~330_combout\,
	datad => \i_RISCV|i_Path|a[18]~331_combout\,
	combout => \i_RISCV|i_Path|a[18]~332_combout\);

-- Location: LCCOMB_X25_Y8_N18
\i_RISCV|i_Path|a[18]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~333_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[18]~332_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\)) # (!\i_RISCV|i_Path|a[18]~332_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[18]~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[18]~332_combout\,
	combout => \i_RISCV|i_Path|a[18]~333_combout\);

-- Location: LCCOMB_X24_Y18_N4
\i_RISCV|i_Path|i_BancoReg|reg[3][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~feeder_combout\);

-- Location: LCFF_X24_Y18_N5
\i_RISCV|i_Path|i_BancoReg|reg[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\);

-- Location: LCCOMB_X24_Y11_N14
\i_RISCV|i_Path|a[18]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~329_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[18]~329_combout\);

-- Location: LCCOMB_X24_Y18_N26
\i_RISCV|i_Path|a[18]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~336_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[18]~329_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\,
	datac => \i_RISCV|i_Path|a[18]~329_combout\,
	datad => \i_RISCV|i_Path|a[9]~118_combout\,
	combout => \i_RISCV|i_Path|a[18]~336_combout\);

-- Location: LCCOMB_X24_Y9_N24
\i_RISCV|i_Path|a[18]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~337_combout\ = (\i_RISCV|i_Path|a[18]~874_combout\ & ((\i_RISCV|i_Path|a[18]~336_combout\) # ((!\i_RISCV|i_Path|a[18]~329_combout\ & \i_RISCV|i_Path|a[18]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~329_combout\,
	datab => \i_RISCV|i_Path|a[18]~874_combout\,
	datac => \i_RISCV|i_Path|a[18]~333_combout\,
	datad => \i_RISCV|i_Path|a[18]~336_combout\,
	combout => \i_RISCV|i_Path|a[18]~337_combout\);

-- Location: LCCOMB_X23_Y16_N12
\i_RISCV|i_Path|a[18]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~340_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[18]~337_combout\ & (\i_RISCV|i_Path|a[18]~339_combout\)) # (!\i_RISCV|i_Path|a[18]~337_combout\ & ((\i_RISCV|i_Path|a[18]~328_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[18]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~339_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[18]~328_combout\,
	datad => \i_RISCV|i_Path|a[18]~337_combout\,
	combout => \i_RISCV|i_Path|a[18]~340_combout\);

-- Location: LCCOMB_X23_Y16_N22
\i_RISCV|i_Path|a[18]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[18]~341_combout\ = (\i_RISCV|i_Path|a[18]~317_combout\) # ((\i_RISCV|i_Path|a[18]~318_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[18]~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~317_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[18]~318_combout\,
	datad => \i_RISCV|i_Path|a[18]~340_combout\,
	combout => \i_RISCV|i_Path|a[18]~341_combout\);

-- Location: LCCOMB_X22_Y10_N20
\i_RISCV|i_Path|b[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[17]~15_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[17]~15_combout\);

-- Location: LCCOMB_X16_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~3_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\) # ((!\i_RISCV|i_Control|Selector15~1_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datad => \i_RISCV|i_Control|Selector16~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\);

-- Location: LCCOMB_X20_Y21_N8
\i_RISCV|i_Path|i_ALU|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~4_combout\ = (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\);

-- Location: LCCOMB_X21_Y22_N20
\i_RISCV|i_Path|i_ALU|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~3_combout\ = (!\i_RISCV|i_Control|Selector15~1_combout\ & (((!\i_RISCV|i_Path|shamt[4]~4_combout\) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\);

-- Location: LCCOMB_X18_Y16_N26
\i_RISCV|i_Path|i_ALU|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~4_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|shamt[4]~4_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(12) & (\i_RISCV|i_Control|alu_op[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\);

-- Location: LCCOMB_X20_Y18_N4
\i_RISCV|i_Path|i_ALU|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~1_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\) # ((!\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|shamt[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\);

-- Location: LCFF_X12_Y17_N21
\i_RISCV|i_Path|pc_ir[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(17),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(17));

-- Location: LCCOMB_X12_Y17_N20
\i_RISCV|i_Path|a[17]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~342_combout\ = (\i_RISCV|i_Path|pc_ir\(17) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(17),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[17]~342_combout\);

-- Location: LCCOMB_X12_Y17_N26
\i_RISCV|i_Path|a[17]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~343_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Path|pc_out\(17) & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(17),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[17]~343_combout\);

-- Location: LCFF_X14_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\);

-- Location: LCFF_X12_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\);

-- Location: LCFF_X13_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\);

-- Location: LCFF_X12_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\);

-- Location: LCCOMB_X12_Y11_N24
\i_RISCV|i_Path|a[17]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~363_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[17]~363_combout\);

-- Location: LCCOMB_X12_Y11_N2
\i_RISCV|i_Path|a[17]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~364_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[17]~363_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\)) # (!\i_RISCV|i_Path|a[17]~363_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[17]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][17]~regout\,
	datad => \i_RISCV|i_Path|a[17]~363_combout\,
	combout => \i_RISCV|i_Path|a[17]~364_combout\);

-- Location: LCFF_X24_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\);

-- Location: LCFF_X27_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\);

-- Location: LCCOMB_X24_Y10_N8
\i_RISCV|i_Path|a[17]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~351_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][17]~regout\,
	combout => \i_RISCV|i_Path|a[17]~351_combout\);

-- Location: LCFF_X24_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\);

-- Location: LCCOMB_X24_Y10_N18
\i_RISCV|i_Path|a[17]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~352_combout\ = (\i_RISCV|i_Path|a[17]~351_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[17]~351_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\,
	datab => \i_RISCV|i_Path|a[17]~351_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[17]~352_combout\);

-- Location: LCCOMB_X27_Y16_N6
\i_RISCV|i_Path|i_BancoReg|reg[29][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][17]~feeder_combout\);

-- Location: LCFF_X27_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\);

-- Location: LCCOMB_X27_Y13_N20
\i_RISCV|i_Path|i_BancoReg|reg[21][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][17]~feeder_combout\);

-- Location: LCFF_X27_Y13_N21
\i_RISCV|i_Path|i_BancoReg|reg[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\);

-- Location: LCFF_X24_Y16_N23
\i_RISCV|i_Path|i_BancoReg|reg[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\);

-- Location: LCCOMB_X24_Y16_N22
\i_RISCV|i_Path|a[17]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~346_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[17]~346_combout\);

-- Location: LCCOMB_X27_Y16_N16
\i_RISCV|i_Path|a[17]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~347_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[17]~346_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\)) # (!\i_RISCV|i_Path|a[17]~346_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[17]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\,
	datad => \i_RISCV|i_Path|a[17]~346_combout\,
	combout => \i_RISCV|i_Path|a[17]~347_combout\);

-- Location: LCFF_X21_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\);

-- Location: LCFF_X21_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\);

-- Location: LCFF_X22_Y12_N31
\i_RISCV|i_Path|i_BancoReg|reg[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\);

-- Location: LCCOMB_X22_Y12_N30
\i_RISCV|i_Path|a[17]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~348_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[17]~348_combout\);

-- Location: LCCOMB_X21_Y12_N12
\i_RISCV|i_Path|a[17]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~349_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[17]~348_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\)) # (!\i_RISCV|i_Path|a[17]~348_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[17]~348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][17]~regout\,
	datad => \i_RISCV|i_Path|a[17]~348_combout\,
	combout => \i_RISCV|i_Path|a[17]~349_combout\);

-- Location: LCCOMB_X24_Y15_N4
\i_RISCV|i_Path|a[17]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~350_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[17]~347_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[17]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[17]~347_combout\,
	datad => \i_RISCV|i_Path|a[17]~349_combout\,
	combout => \i_RISCV|i_Path|a[17]~350_combout\);

-- Location: LCFF_X20_Y10_N3
\i_RISCV|i_Path|i_BancoReg|reg[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\);

-- Location: LCCOMB_X25_Y10_N20
\i_RISCV|i_Path|i_BancoReg|reg[26][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][17]~feeder_combout\);

-- Location: LCFF_X25_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\);

-- Location: LCCOMB_X20_Y10_N2
\i_RISCV|i_Path|a[17]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~345_combout\ = (\i_RISCV|i_Path|a[17]~344_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(18)))) # (!\i_RISCV|i_Path|a[17]~344_combout\ & (\i_RISCV|i_Path|ir_out_m\(18) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[17]~344_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\,
	combout => \i_RISCV|i_Path|a[17]~345_combout\);

-- Location: LCCOMB_X24_Y15_N6
\i_RISCV|i_Path|a[17]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~353_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[17]~350_combout\ & (\i_RISCV|i_Path|a[17]~352_combout\)) # (!\i_RISCV|i_Path|a[17]~350_combout\ & ((\i_RISCV|i_Path|a[17]~345_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[17]~350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[17]~352_combout\,
	datac => \i_RISCV|i_Path|a[17]~350_combout\,
	datad => \i_RISCV|i_Path|a[17]~345_combout\,
	combout => \i_RISCV|i_Path|a[17]~353_combout\);

-- Location: LCFF_X24_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\);

-- Location: LCCOMB_X24_Y12_N8
\i_RISCV|i_Path|a[17]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~354_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[17]~354_combout\);

-- Location: LCCOMB_X21_Y17_N22
\i_RISCV|i_Path|i_BancoReg|reg[3][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~feeder_combout\);

-- Location: LCFF_X21_Y17_N23
\i_RISCV|i_Path|i_BancoReg|reg[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\);

-- Location: LCCOMB_X21_Y17_N8
\i_RISCV|i_Path|a[17]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~361_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[17]~354_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\,
	datac => \i_RISCV|i_Path|a[17]~354_combout\,
	datad => \i_RISCV|i_Path|a[9]~118_combout\,
	combout => \i_RISCV|i_Path|a[17]~361_combout\);

-- Location: LCCOMB_X24_Y9_N22
\i_RISCV|i_Path|i_BancoReg|reg[2][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][17]~feeder_combout\);

-- Location: LCFF_X24_Y9_N23
\i_RISCV|i_Path|i_BancoReg|reg[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\);

-- Location: LCCOMB_X24_Y9_N8
\i_RISCV|i_Path|i_BancoReg|reg[5][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][17]~feeder_combout\);

-- Location: LCFF_X24_Y9_N9
\i_RISCV|i_Path|i_BancoReg|reg[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\);

-- Location: LCFF_X23_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\);

-- Location: LCFF_X24_Y15_N21
\i_RISCV|i_Path|i_BancoReg|reg[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\);

-- Location: LCCOMB_X24_Y15_N20
\i_RISCV|i_Path|a[17]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~355_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[17]~355_combout\);

-- Location: LCFF_X23_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\);

-- Location: LCCOMB_X23_Y11_N12
\i_RISCV|i_Path|a[17]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~356_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\) # (\i_RISCV|i_Path|a[17]~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][17]~regout\,
	datad => \i_RISCV|i_Path|a[17]~355_combout\,
	combout => \i_RISCV|i_Path|a[17]~356_combout\);

-- Location: LCCOMB_X24_Y9_N18
\i_RISCV|i_Path|a[17]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~357_combout\ = (\i_RISCV|i_Path|a[17]~356_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[17]~355_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\) # 
-- (!\i_RISCV|i_Path|a[17]~355_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][17]~regout\,
	datac => \i_RISCV|i_Path|a[17]~355_combout\,
	datad => \i_RISCV|i_Path|a[17]~356_combout\,
	combout => \i_RISCV|i_Path|a[17]~357_combout\);

-- Location: LCCOMB_X24_Y9_N20
\i_RISCV|i_Path|a[17]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~358_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[17]~357_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\)) # (!\i_RISCV|i_Path|a[17]~357_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[17]~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[17]~357_combout\,
	combout => \i_RISCV|i_Path|a[17]~358_combout\);

-- Location: LCCOMB_X21_Y17_N2
\i_RISCV|i_Path|a[17]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~362_combout\ = (\i_RISCV|i_Path|a[17]~875_combout\ & ((\i_RISCV|i_Path|a[17]~361_combout\) # ((!\i_RISCV|i_Path|a[17]~354_combout\ & \i_RISCV|i_Path|a[17]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[17]~875_combout\,
	datab => \i_RISCV|i_Path|a[17]~354_combout\,
	datac => \i_RISCV|i_Path|a[17]~361_combout\,
	datad => \i_RISCV|i_Path|a[17]~358_combout\,
	combout => \i_RISCV|i_Path|a[17]~362_combout\);

-- Location: LCCOMB_X21_Y17_N0
\i_RISCV|i_Path|a[17]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~365_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[17]~362_combout\ & (\i_RISCV|i_Path|a[17]~364_combout\)) # (!\i_RISCV|i_Path|a[17]~362_combout\ & ((\i_RISCV|i_Path|a[17]~353_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[17]~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[17]~364_combout\,
	datac => \i_RISCV|i_Path|a[17]~353_combout\,
	datad => \i_RISCV|i_Path|a[17]~362_combout\,
	combout => \i_RISCV|i_Path|a[17]~365_combout\);

-- Location: LCCOMB_X21_Y17_N6
\i_RISCV|i_Path|a[17]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[17]~366_combout\ = (\i_RISCV|i_Path|a[17]~342_combout\) # ((\i_RISCV|i_Path|a[17]~343_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[17]~365_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[17]~342_combout\,
	datac => \i_RISCV|i_Path|a[17]~343_combout\,
	datad => \i_RISCV|i_Path|a[17]~365_combout\,
	combout => \i_RISCV|i_Path|a[17]~366_combout\);

-- Location: LCCOMB_X20_Y22_N24
\i_RISCV|i_Path|i_ALU|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~2_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\) # ((\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(24),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\i_RISCV|i_Path|i_ALU|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~0_combout\ = (\i_RISCV|i_Path|a[17]~366_combout\ $ (\i_RISCV|i_Path|b[17]~16_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[17]~366_combout\,
	datac => \i_RISCV|i_Path|b[17]~16_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\i_RISCV|i_Path|a[1]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~176_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Path|pc_out\(1) & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(1),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[1]~176_combout\);

-- Location: LCCOMB_X21_Y8_N30
\i_RISCV|i_Path|i_BancoReg|reg[10][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][1]~feeder_combout\);

-- Location: LCFF_X21_Y8_N31
\i_RISCV|i_Path|i_BancoReg|reg[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\);

-- Location: LCCOMB_X21_Y14_N20
\i_RISCV|i_Path|i_BancoReg|reg[11][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\);

-- Location: LCCOMB_X21_Y14_N8
\i_RISCV|i_Path|i_BancoReg|reg[8][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[8][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[8][1]~feeder_combout\);

-- Location: LCFF_X21_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[8][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\);

-- Location: LCCOMB_X21_Y8_N12
\i_RISCV|i_Path|a[1]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~177_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[1]~177_combout\);

-- Location: LCCOMB_X21_Y8_N26
\i_RISCV|i_Path|a[1]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~178_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[1]~177_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\))) # (!\i_RISCV|i_Path|a[1]~177_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[1]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\,
	datad => \i_RISCV|i_Path|a[1]~177_combout\,
	combout => \i_RISCV|i_Path|a[1]~178_combout\);

-- Location: LCFF_X22_Y16_N27
\i_RISCV|i_Path|i_BancoReg|reg[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\);

-- Location: LCCOMB_X25_Y16_N24
\i_RISCV|i_Path|i_BancoReg|reg[24][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][1]~feeder_combout\);

-- Location: LCFF_X25_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\);

-- Location: LCCOMB_X25_Y16_N14
\i_RISCV|i_Path|a[1]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~183_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[1]~183_combout\);

-- Location: LCCOMB_X22_Y16_N26
\i_RISCV|i_Path|a[1]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~184_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[1]~183_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\))) # (!\i_RISCV|i_Path|a[1]~183_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[1]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\,
	datad => \i_RISCV|i_Path|a[1]~183_combout\,
	combout => \i_RISCV|i_Path|a[1]~184_combout\);

-- Location: LCFF_X20_Y17_N13
\i_RISCV|i_Path|i_BancoReg|reg[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\);

-- Location: LCFF_X21_Y15_N9
\i_RISCV|i_Path|i_BancoReg|reg[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\);

-- Location: LCFF_X19_Y9_N23
\i_RISCV|i_Path|i_BancoReg|reg[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\);

-- Location: LCCOMB_X19_Y9_N22
\i_RISCV|i_Path|a[1]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~181_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[1]~181_combout\);

-- Location: LCCOMB_X21_Y15_N8
\i_RISCV|i_Path|a[1]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~182_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[1]~181_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\))) # (!\i_RISCV|i_Path|a[1]~181_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[1]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\,
	datad => \i_RISCV|i_Path|a[1]~181_combout\,
	combout => \i_RISCV|i_Path|a[1]~182_combout\);

-- Location: LCCOMB_X21_Y16_N14
\i_RISCV|i_Path|a[1]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~185_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[1]~182_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- (\i_RISCV|i_Path|a[1]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[1]~184_combout\,
	datad => \i_RISCV|i_Path|a[1]~182_combout\,
	combout => \i_RISCV|i_Path|a[1]~185_combout\);

-- Location: LCCOMB_X21_Y11_N0
\i_RISCV|i_Path|i_BancoReg|reg[29][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][1]~feeder_combout\);

-- Location: LCFF_X21_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\);

-- Location: LCFF_X21_Y15_N27
\i_RISCV|i_Path|i_BancoReg|reg[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\);

-- Location: LCCOMB_X21_Y15_N16
\i_RISCV|i_Path|a[1]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~179_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\) # (\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[1]~179_combout\);

-- Location: LCCOMB_X13_Y14_N22
\i_RISCV|i_Path|a[1]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~180_combout\ = (\i_RISCV|i_Path|a[1]~179_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[1]~179_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\,
	datac => \i_RISCV|i_Path|a[1]~179_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[1]~180_combout\);

-- Location: LCCOMB_X21_Y16_N8
\i_RISCV|i_Path|a[1]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~188_combout\ = (\i_RISCV|i_Path|a[1]~185_combout\ & ((\i_RISCV|i_Path|a[1]~187_combout\) # ((!\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|a[1]~185_combout\ & (((\i_RISCV|i_Path|ir_out_m\(15) & 
-- \i_RISCV|i_Path|a[1]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~187_combout\,
	datab => \i_RISCV|i_Path|a[1]~185_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[1]~180_combout\,
	combout => \i_RISCV|i_Path|a[1]~188_combout\);

-- Location: LCCOMB_X24_Y17_N22
\i_RISCV|i_Path|i_BancoReg|reg[2][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][1]~feeder_combout\);

-- Location: LCFF_X24_Y17_N23
\i_RISCV|i_Path|i_BancoReg|reg[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\);

-- Location: LCCOMB_X26_Y15_N4
\i_RISCV|i_Path|i_BancoReg|reg[7][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][1]~feeder_combout\);

-- Location: LCFF_X26_Y15_N5
\i_RISCV|i_Path|i_BancoReg|reg[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\);

-- Location: LCFF_X24_Y15_N9
\i_RISCV|i_Path|i_BancoReg|reg[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\);

-- Location: LCCOMB_X24_Y15_N8
\i_RISCV|i_Path|a[1]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~189_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[1]~189_combout\);

-- Location: LCCOMB_X20_Y15_N16
\i_RISCV|i_Path|a[1]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~190_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[1]~189_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\))) # (!\i_RISCV|i_Path|a[1]~189_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[1]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[1]~189_combout\,
	combout => \i_RISCV|i_Path|a[1]~190_combout\);

-- Location: LCCOMB_X21_Y16_N22
\i_RISCV|i_Path|a[1]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~191_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[1]~190_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[1]~190_combout\,
	combout => \i_RISCV|i_Path|a[1]~191_combout\);

-- Location: LCCOMB_X21_Y16_N28
\i_RISCV|i_Path|a[1]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~192_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[1]~191_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\)) # (!\i_RISCV|i_Path|a[1]~191_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[1]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\,
	datad => \i_RISCV|i_Path|a[1]~191_combout\,
	combout => \i_RISCV|i_Path|a[1]~192_combout\);

-- Location: LCCOMB_X21_Y16_N30
\i_RISCV|i_Path|a[1]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~193_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[1]~188_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- ((\i_RISCV|i_Path|a[1]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[1]~188_combout\,
	datad => \i_RISCV|i_Path|a[1]~192_combout\,
	combout => \i_RISCV|i_Path|a[1]~193_combout\);

-- Location: LCCOMB_X21_Y16_N20
\i_RISCV|i_Path|a[1]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~196_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[1]~193_combout\ & (\i_RISCV|i_Path|a[1]~195_combout\)) # (!\i_RISCV|i_Path|a[1]~193_combout\ & ((\i_RISCV|i_Path|a[1]~178_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[1]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~195_combout\,
	datab => \i_RISCV|i_Path|a[1]~178_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[1]~193_combout\,
	combout => \i_RISCV|i_Path|a[1]~196_combout\);

-- Location: LCFF_X13_Y15_N31
\i_RISCV|i_Path|pc_ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(1),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(1));

-- Location: LCCOMB_X13_Y15_N30
\i_RISCV|i_Path|a[1]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~175_combout\ = (\i_RISCV|i_Path|pc_ir\(1) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(1),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[1]~175_combout\);

-- Location: LCCOMB_X21_Y16_N26
\i_RISCV|i_Path|a[1]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[1]~197_combout\ = (\i_RISCV|i_Path|a[1]~176_combout\) # ((\i_RISCV|i_Path|a[1]~175_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[1]~196_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[1]~176_combout\,
	datac => \i_RISCV|i_Path|a[1]~196_combout\,
	datad => \i_RISCV|i_Path|a[1]~175_combout\,
	combout => \i_RISCV|i_Path|a[1]~197_combout\);

-- Location: LCCOMB_X22_Y20_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[0]~174_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[1]~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[0]~174_combout\,
	datad => \i_RISCV|i_Path|a[1]~197_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X22_Y20_N2
\i_RISCV|i_Path|i_ALU|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~1_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~1_combout\);

-- Location: LCCOMB_X22_Y20_N12
\i_RISCV|i_Path|i_ALU|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux14~0_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux14~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~2_combout\);

-- Location: LCFF_X12_Y17_N17
\i_RISCV|i_Path|pc_ir[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(3),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(3));

-- Location: LCCOMB_X12_Y17_N16
\i_RISCV|i_Path|a[3]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~127_combout\ = (\i_RISCV|i_Path|pc_ir\(3) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(3),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[3]~127_combout\);

-- Location: LCCOMB_X13_Y18_N22
\i_RISCV|i_Path|a[3]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~128_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(3),
	combout => \i_RISCV|i_Path|a[3]~128_combout\);

-- Location: LCCOMB_X21_Y8_N22
\i_RISCV|i_Path|i_BancoReg|reg[10][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][3]~feeder_combout\);

-- Location: LCFF_X21_Y8_N23
\i_RISCV|i_Path|i_BancoReg|reg[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\);

-- Location: LCCOMB_X21_Y8_N28
\i_RISCV|i_Path|i_BancoReg|reg[9][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][3]~feeder_combout\);

-- Location: LCFF_X21_Y8_N29
\i_RISCV|i_Path|i_BancoReg|reg[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\);

-- Location: LCFF_X21_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\);

-- Location: LCCOMB_X21_Y8_N20
\i_RISCV|i_Path|a[3]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~129_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[3]~129_combout\);

-- Location: LCCOMB_X21_Y8_N2
\i_RISCV|i_Path|a[3]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~130_combout\ = (\i_RISCV|i_Path|a[3]~129_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[3]~129_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\,
	datac => \i_RISCV|i_Path|a[3]~129_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[3]~130_combout\);

-- Location: LCCOMB_X24_Y20_N26
\i_RISCV|i_Path|i_BancoReg|reg[21][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][3]~feeder_combout\);

-- Location: LCFF_X24_Y20_N27
\i_RISCV|i_Path|i_BancoReg|reg[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\);

-- Location: LCFF_X24_Y16_N11
\i_RISCV|i_Path|i_BancoReg|reg[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\);

-- Location: LCCOMB_X24_Y16_N10
\i_RISCV|i_Path|a[3]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~131_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[3]~131_combout\);

-- Location: LCFF_X20_Y16_N21
\i_RISCV|i_Path|i_BancoReg|reg[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\);

-- Location: LCCOMB_X24_Y20_N22
\i_RISCV|i_Path|a[3]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~132_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[3]~131_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\))) # (!\i_RISCV|i_Path|a[3]~131_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[3]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\,
	datac => \i_RISCV|i_Path|a[3]~131_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\,
	combout => \i_RISCV|i_Path|a[3]~132_combout\);

-- Location: LCFF_X25_Y21_N9
\i_RISCV|i_Path|i_BancoReg|reg[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\);

-- Location: LCCOMB_X26_Y18_N8
\i_RISCV|i_Path|i_BancoReg|reg[23][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][3]~feeder_combout\);

-- Location: LCFF_X26_Y18_N9
\i_RISCV|i_Path|i_BancoReg|reg[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\);

-- Location: LCFF_X25_Y21_N11
\i_RISCV|i_Path|i_BancoReg|reg[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\);

-- Location: LCCOMB_X25_Y21_N24
\i_RISCV|i_Path|a[3]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~138_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((!\i_RISCV|i_Path|ir_out_m\(18) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\,
	combout => \i_RISCV|i_Path|a[3]~138_combout\);

-- Location: LCCOMB_X27_Y17_N12
\i_RISCV|i_Path|i_BancoReg|reg[31][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][3]~feeder_combout\);

-- Location: LCFF_X27_Y17_N13
\i_RISCV|i_Path|i_BancoReg|reg[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\);

-- Location: LCCOMB_X25_Y21_N2
\i_RISCV|i_Path|a[3]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~139_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[3]~138_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\))) # (!\i_RISCV|i_Path|a[3]~138_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[3]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\,
	datac => \i_RISCV|i_Path|a[3]~138_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\,
	combout => \i_RISCV|i_Path|a[3]~139_combout\);

-- Location: LCCOMB_X24_Y20_N28
\i_RISCV|i_Path|i_BancoReg|reg[30][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][3]~feeder_combout\);

-- Location: LCFF_X24_Y20_N29
\i_RISCV|i_Path|i_BancoReg|reg[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\);

-- Location: LCFF_X19_Y9_N5
\i_RISCV|i_Path|i_BancoReg|reg[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\);

-- Location: LCFF_X19_Y9_N31
\i_RISCV|i_Path|i_BancoReg|reg[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\);

-- Location: LCCOMB_X19_Y9_N30
\i_RISCV|i_Path|a[3]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~133_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[3]~133_combout\);

-- Location: LCCOMB_X24_Y20_N24
\i_RISCV|i_Path|a[3]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~134_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[3]~133_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\))) # (!\i_RISCV|i_Path|a[3]~133_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[3]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[3]~133_combout\,
	combout => \i_RISCV|i_Path|a[3]~134_combout\);

-- Location: LCFF_X22_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\);

-- Location: LCFF_X22_Y16_N3
\i_RISCV|i_Path|i_BancoReg|reg[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\);

-- Location: LCCOMB_X22_Y16_N24
\i_RISCV|i_Path|a[3]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~136_combout\ = (\i_RISCV|i_Path|a[3]~135_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[3]~135_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[3]~135_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\,
	combout => \i_RISCV|i_Path|a[3]~136_combout\);

-- Location: LCCOMB_X24_Y20_N6
\i_RISCV|i_Path|a[3]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~137_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[3]~134_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[3]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[3]~134_combout\,
	datad => \i_RISCV|i_Path|a[3]~136_combout\,
	combout => \i_RISCV|i_Path|a[3]~137_combout\);

-- Location: LCCOMB_X24_Y20_N4
\i_RISCV|i_Path|a[3]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~140_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[3]~137_combout\ & ((\i_RISCV|i_Path|a[3]~139_combout\))) # (!\i_RISCV|i_Path|a[3]~137_combout\ & (\i_RISCV|i_Path|a[3]~132_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[3]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[3]~132_combout\,
	datac => \i_RISCV|i_Path|a[3]~139_combout\,
	datad => \i_RISCV|i_Path|a[3]~137_combout\,
	combout => \i_RISCV|i_Path|a[3]~140_combout\);

-- Location: LCFF_X23_Y16_N25
\i_RISCV|i_Path|i_BancoReg|reg[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\);

-- Location: LCFF_X26_Y15_N21
\i_RISCV|i_Path|i_BancoReg|reg[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\);

-- Location: LCFF_X26_Y15_N15
\i_RISCV|i_Path|i_BancoReg|reg[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\);

-- Location: LCFF_X25_Y15_N9
\i_RISCV|i_Path|i_BancoReg|reg[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\);

-- Location: LCCOMB_X25_Y15_N8
\i_RISCV|i_Path|a[3]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~141_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[3]~141_combout\);

-- Location: LCCOMB_X26_Y15_N6
\i_RISCV|i_Path|a[3]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~142_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[3]~141_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\))) # (!\i_RISCV|i_Path|a[3]~141_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[3]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\,
	datad => \i_RISCV|i_Path|a[3]~141_combout\,
	combout => \i_RISCV|i_Path|a[3]~142_combout\);

-- Location: LCCOMB_X23_Y16_N28
\i_RISCV|i_Path|a[3]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~143_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[3]~142_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[3]~142_combout\,
	combout => \i_RISCV|i_Path|a[3]~143_combout\);

-- Location: LCCOMB_X23_Y16_N2
\i_RISCV|i_Path|a[3]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~144_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[3]~143_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\)) # (!\i_RISCV|i_Path|a[3]~143_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[3]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\,
	datad => \i_RISCV|i_Path|a[3]~143_combout\,
	combout => \i_RISCV|i_Path|a[3]~144_combout\);

-- Location: LCCOMB_X24_Y20_N30
\i_RISCV|i_Path|a[3]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~145_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[3]~140_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- ((\i_RISCV|i_Path|a[3]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[3]~140_combout\,
	datad => \i_RISCV|i_Path|a[3]~144_combout\,
	combout => \i_RISCV|i_Path|a[3]~145_combout\);

-- Location: LCCOMB_X24_Y20_N0
\i_RISCV|i_Path|a[3]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~148_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[3]~145_combout\ & (\i_RISCV|i_Path|a[3]~147_combout\)) # (!\i_RISCV|i_Path|a[3]~145_combout\ & ((\i_RISCV|i_Path|a[3]~130_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[3]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[3]~147_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[3]~130_combout\,
	datad => \i_RISCV|i_Path|a[3]~145_combout\,
	combout => \i_RISCV|i_Path|a[3]~148_combout\);

-- Location: LCCOMB_X24_Y20_N10
\i_RISCV|i_Path|a[3]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[3]~149_combout\ = (\i_RISCV|i_Path|a[3]~127_combout\) # ((\i_RISCV|i_Path|a[3]~128_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[3]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[3]~127_combout\,
	datac => \i_RISCV|i_Path|a[3]~128_combout\,
	datad => \i_RISCV|i_Path|a[3]~148_combout\,
	combout => \i_RISCV|i_Path|a[3]~149_combout\);

-- Location: LCCOMB_X23_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[3]~149_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[3]~149_combout\,
	datad => \i_RISCV|i_Path|a[5]~268_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X22_Y21_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~46_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[2]~126_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => \i_RISCV|i_Path|a[2]~126_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X22_Y21_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~46_combout\) # ((!\i_RISCV|i_Path|shamt[0]~1_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~46_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X20_Y19_N8
\i_RISCV|i_Path|i_ALU|ShiftLeft0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[6]~245_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[6]~245_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[8]~700_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X18_Y16_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[9]~748_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[9]~748_combout\,
	datad => \i_RISCV|i_Path|a[7]~293_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X18_Y19_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X19_Y23_N6
\i_RISCV|i_Path|i_ALU|ShiftLeft0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X20_Y12_N20
\i_RISCV|i_Path|b[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[16]~17_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16)))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|b[16]~17_combout\);

-- Location: LCCOMB_X20_Y12_N10
\i_RISCV|i_Path|b[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[16]~18_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[16]~17_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|b[16]~17_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\,
	combout => \i_RISCV|i_Path|b[16]~18_combout\);

-- Location: LCCOMB_X21_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~3_combout\ = (\i_RISCV|i_Path|b[16]~18_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\))) # (!\i_RISCV|i_Path|a[16]~316_combout\ & (!\i_RISCV|i_Control|Selector17~0_combout\)))) # 
-- (!\i_RISCV|i_Path|b[16]~18_combout\ & (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|b[16]~18_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|a[16]~316_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~3_combout\);

-- Location: LCCOMB_X16_Y22_N2
\i_RISCV|i_Path|i_ALU|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Control|estado_act.Inm3~regout\) # (\i_RISCV|i_Control|estado_act.Arit3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(12),
	datad => \i_RISCV|i_Control|Selector16~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~11_combout\);

-- Location: LCCOMB_X20_Y16_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[27]~677_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[25]~629_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => \i_RISCV|i_Path|a[25]~629_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\);

-- Location: LCCOMB_X18_Y15_N8
\i_RISCV|i_Path|a[26]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~631_combout\ = (\i_RISCV|i_Path|pc_out\(26) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(26),
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[26]~631_combout\);

-- Location: LCFF_X21_Y9_N17
\i_RISCV|i_Path|i_BancoReg|reg[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\);

-- Location: LCFF_X18_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\);

-- Location: LCFF_X22_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\);

-- Location: LCCOMB_X18_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux37~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\);

-- Location: LCFF_X21_Y9_N11
\i_RISCV|i_Path|i_BancoReg|reg[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\);

-- Location: LCCOMB_X21_Y10_N16
\i_RISCV|i_Path|i_BancoReg|Mux37~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~11_combout\);

-- Location: LCFF_X25_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\);

-- Location: LCFF_X22_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\);

-- Location: LCFF_X23_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\);

-- Location: LCFF_X24_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\);

-- Location: LCFF_X22_Y13_N23
\i_RISCV|i_Path|i_BancoReg|reg[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\);

-- Location: LCCOMB_X24_Y13_N20
\i_RISCV|i_Path|i_BancoReg|Mux37~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\);

-- Location: LCCOMB_X23_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux37~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~13_combout\);

-- Location: LCCOMB_X23_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux37~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux37~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\);

-- Location: LCCOMB_X25_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux37~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~15_combout\);

-- Location: LCCOMB_X25_Y11_N8
\i_RISCV|i_Path|i_BancoReg|Mux37~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux37~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux37~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\);

-- Location: LCCOMB_X30_Y11_N10
\i_RISCV|i_Path|i_BancoReg|reg[29][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][26]~feeder_combout\ = \i_RISCV|i_Path|Mux5~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux5~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][26]~feeder_combout\);

-- Location: LCFF_X30_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\);

-- Location: LCFF_X29_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\);

-- Location: LCFF_X29_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\);

-- Location: LCCOMB_X30_Y13_N24
\i_RISCV|i_Path|i_BancoReg|reg[25][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[25][26]~feeder_combout\ = \i_RISCV|i_Path|Mux5~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux5~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[25][26]~feeder_combout\);

-- Location: LCFF_X30_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[25][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux37~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22)) # (\i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\);

-- Location: LCCOMB_X29_Y13_N4
\i_RISCV|i_Path|i_BancoReg|Mux37~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~3_combout\);

-- Location: LCCOMB_X25_Y11_N18
\i_RISCV|i_Path|i_BancoReg|Mux37~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux37~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux37~5_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\);

-- Location: LCFF_X27_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\);

-- Location: LCFF_X20_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Mux37~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\);

-- Location: LCFF_X27_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\);

-- Location: LCCOMB_X26_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux37~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~8_combout\);

-- Location: LCCOMB_X25_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux37~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~9_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux37~8_combout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux37~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux37~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux37~6_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~9_combout\);

-- Location: LCCOMB_X25_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux37~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux37~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux37~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux37~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux37~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux37~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\);

-- Location: LCFF_X19_Y20_N7
\i_RISCV|i_Path|ir_out_m[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a26\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(26));

-- Location: LCCOMB_X25_Y11_N16
\i_RISCV|i_Path|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux5~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(26)))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	datad => \i_RISCV|i_Path|ir_out_m\(26),
	combout => \i_RISCV|i_Path|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y11_N12
\i_RISCV|i_Path|b[26]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[26]~4_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|Mux5~0_combout\))) # (!\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\,
	datac => \i_RISCV|i_Path|Mux5~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[26]~4_combout\);

-- Location: LCCOMB_X23_Y19_N30
\i_RISCV|i_Path|i_ALU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~0_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|b[26]~4_combout\ & \i_RISCV|i_Path|a[26]~654_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|b[26]~4_combout\) # 
-- (\i_RISCV|i_Path|a[26]~654_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|b[26]~4_combout\,
	datad => \i_RISCV|i_Path|a[26]~654_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X19_Y18_N2
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~50_combout\ = (\i_RISCV|i_Path|b[25]~5_combout\ & ((\i_RISCV|i_Path|a[25]~629_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\)) # (!\i_RISCV|i_Path|a[25]~629_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\) # (GND))))) 
-- # (!\i_RISCV|i_Path|b[25]~5_combout\ & ((\i_RISCV|i_Path|a[25]~629_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\ & VCC)) # (!\i_RISCV|i_Path|a[25]~629_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\ = CARRY((\i_RISCV|i_Path|b[25]~5_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\) # (!\i_RISCV|i_Path|a[25]~629_combout\))) # (!\i_RISCV|i_Path|b[25]~5_combout\ & (!\i_RISCV|i_Path|a[25]~629_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[25]~5_combout\,
	datab => \i_RISCV|i_Path|a[25]~629_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~50_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\);

-- Location: LCCOMB_X19_Y18_N4
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~52_combout\ = ((\i_RISCV|i_Path|b[26]~4_combout\ $ (\i_RISCV|i_Path|a[26]~654_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\ = CARRY((\i_RISCV|i_Path|b[26]~4_combout\ & (\i_RISCV|i_Path|a[26]~654_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\)) # (!\i_RISCV|i_Path|b[26]~4_combout\ & ((\i_RISCV|i_Path|a[26]~654_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[26]~4_combout\,
	datab => \i_RISCV|i_Path|a[26]~654_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~51\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~52_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\);

-- Location: LCCOMB_X23_Y19_N0
\i_RISCV|i_Path|i_ALU|xor_out[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(26) = \i_RISCV|i_Path|b[26]~4_combout\ $ (\i_RISCV|i_Path|a[26]~654_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[26]~4_combout\,
	datad => \i_RISCV|i_Path|a[26]~654_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(26));

-- Location: LCCOMB_X18_Y18_N22
\i_RISCV|i_Path|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Equal5~0_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\) # (!\i_RISCV|i_Control|estado_act.Reset~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	combout => \i_RISCV|i_Path|Equal5~0_combout\);

-- Location: LCCOMB_X16_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~3_combout\ = ((\i_RISCV|i_Control|Selector15~1_combout\ & \i_RISCV|i_Path|shamt[4]~4_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~3_combout\);

-- Location: LCCOMB_X22_Y17_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & ((!\i_RISCV|i_Path|ir_out_m\(22)))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X18_Y23_N20
\i_RISCV|i_Path|i_ALU|ShiftRight1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\))))) # (!\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\);

-- Location: LCCOMB_X19_Y23_N26
\i_RISCV|i_Path|i_ALU|xor_out[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(29) = \i_RISCV|i_Path|a[29]~581_combout\ $ (\i_RISCV|i_Path|b[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~581_combout\,
	datad => \i_RISCV|i_Path|b[29]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(29));

-- Location: LCCOMB_X15_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\);

-- Location: LCCOMB_X19_Y18_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[26]~654_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[27]~677_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => \i_RISCV|i_Path|a[26]~654_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X21_Y21_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[22]~439_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[24]~606_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X19_Y16_N8
\i_RISCV|i_Path|i_ALU|ShiftLeft0~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~106_combout\ = (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[25]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[25]~629_combout\,
	datad => \i_RISCV|i_Path|a[23]~485_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X19_Y23_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~106_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\ & \i_RISCV|i_Path|shamt[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~106_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X14_Y18_N10
\i_RISCV|i_Path|i_ALU|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~6_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & !\i_RISCV|i_Path|shamt[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\);

-- Location: LCCOMB_X14_Y21_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datad => \i_RISCV|i_Path|shamt[2]~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\);

-- Location: LCCOMB_X19_Y23_N14
\i_RISCV|i_Path|i_ALU|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (((!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\)) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~24_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~2_combout\);

-- Location: LCCOMB_X22_Y19_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[18]~341_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|a[18]~341_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X13_Y15_N28
\i_RISCV|i_Path|a[21]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~441_combout\ = (\i_RISCV|i_Path|pc_out\(21) & (\i_RISCV|i_Control|WideOr8~0_combout\ & (!\i_RISCV|i_Control|estado_act.Jal~regout\ & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(21),
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[21]~441_combout\);

-- Location: LCFF_X14_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\);

-- Location: LCFF_X13_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\);

-- Location: LCFF_X13_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\);

-- Location: LCFF_X14_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\);

-- Location: LCCOMB_X13_Y11_N26
\i_RISCV|i_Path|a[21]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~459_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~459_combout\);

-- Location: LCCOMB_X13_Y11_N20
\i_RISCV|i_Path|a[21]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~460_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[21]~459_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\)) # (!\i_RISCV|i_Path|a[21]~459_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[21]~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~459_combout\,
	combout => \i_RISCV|i_Path|a[21]~460_combout\);

-- Location: LCFF_X16_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\);

-- Location: LCFF_X22_Y9_N29
\i_RISCV|i_Path|i_BancoReg|reg[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\);

-- Location: LCFF_X22_Y9_N11
\i_RISCV|i_Path|i_BancoReg|reg[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\);

-- Location: LCCOMB_X22_Y9_N28
\i_RISCV|i_Path|a[21]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~442_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~442_combout\);

-- Location: LCCOMB_X16_Y11_N6
\i_RISCV|i_Path|a[21]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~443_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[21]~442_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\))) # (!\i_RISCV|i_Path|a[21]~442_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[21]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~442_combout\,
	combout => \i_RISCV|i_Path|a[21]~443_combout\);

-- Location: LCFF_X22_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\);

-- Location: LCFF_X22_Y14_N3
\i_RISCV|i_Path|i_BancoReg|reg[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\);

-- Location: LCFF_X26_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\);

-- Location: LCFF_X26_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\);

-- Location: LCCOMB_X26_Y10_N6
\i_RISCV|i_Path|a[21]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~454_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[21]~454_combout\);

-- Location: LCCOMB_X26_Y10_N12
\i_RISCV|i_Path|a[21]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~455_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[21]~454_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\))) # (!\i_RISCV|i_Path|a[21]~454_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[21]~454_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~454_combout\,
	combout => \i_RISCV|i_Path|a[21]~455_combout\);

-- Location: LCCOMB_X22_Y14_N2
\i_RISCV|i_Path|a[21]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~456_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[21]~455_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|a[9]~110_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~455_combout\,
	combout => \i_RISCV|i_Path|a[21]~456_combout\);

-- Location: LCCOMB_X22_Y14_N0
\i_RISCV|i_Path|a[21]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~457_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[21]~456_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\)) # (!\i_RISCV|i_Path|a[21]~456_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[21]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~456_combout\,
	combout => \i_RISCV|i_Path|a[21]~457_combout\);

-- Location: LCFF_X26_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\);

-- Location: LCCOMB_X27_Y13_N0
\i_RISCV|i_Path|i_BancoReg|reg[21][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][21]~feeder_combout\ = \i_RISCV|i_Path|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][21]~feeder_combout\);

-- Location: LCFF_X27_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\);

-- Location: LCCOMB_X26_Y14_N14
\i_RISCV|i_Path|a[21]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~445_combout\ = (\i_RISCV|i_Path|a[21]~444_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(17)))) # (!\i_RISCV|i_Path|a[21]~444_combout\ & (\i_RISCV|i_Path|ir_out_m\(17) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~444_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~445_combout\);

-- Location: LCFF_X19_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\);

-- Location: LCCOMB_X18_Y11_N16
\i_RISCV|i_Path|i_BancoReg|reg[26][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][21]~feeder_combout\ = \i_RISCV|i_Path|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][21]~feeder_combout\);

-- Location: LCFF_X18_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\);

-- Location: LCFF_X19_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\);

-- Location: LCCOMB_X19_Y10_N0
\i_RISCV|i_Path|a[21]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~446_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[21]~446_combout\);

-- Location: LCCOMB_X18_Y11_N30
\i_RISCV|i_Path|a[21]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~447_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[21]~446_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\)) # (!\i_RISCV|i_Path|a[21]~446_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[21]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\,
	datad => \i_RISCV|i_Path|a[21]~446_combout\,
	combout => \i_RISCV|i_Path|a[21]~447_combout\);

-- Location: LCFF_X16_Y19_N3
\i_RISCV|i_Path|i_BancoReg|reg[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\);

-- Location: LCFF_X23_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\);

-- Location: LCFF_X22_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\);

-- Location: LCCOMB_X23_Y13_N2
\i_RISCV|i_Path|a[21]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~448_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\,
	combout => \i_RISCV|i_Path|a[21]~448_combout\);

-- Location: LCCOMB_X16_Y19_N24
\i_RISCV|i_Path|a[21]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~449_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[21]~448_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\))) # (!\i_RISCV|i_Path|a[21]~448_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[21]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[21]~448_combout\,
	combout => \i_RISCV|i_Path|a[21]~449_combout\);

-- Location: LCCOMB_X20_Y15_N12
\i_RISCV|i_Path|a[21]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~450_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[21]~447_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[21]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[21]~447_combout\,
	datad => \i_RISCV|i_Path|a[21]~449_combout\,
	combout => \i_RISCV|i_Path|a[21]~450_combout\);

-- Location: LCCOMB_X20_Y15_N10
\i_RISCV|i_Path|a[21]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~453_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[21]~450_combout\ & (\i_RISCV|i_Path|a[21]~452_combout\)) # (!\i_RISCV|i_Path|a[21]~450_combout\ & ((\i_RISCV|i_Path|a[21]~445_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[21]~450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~452_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[21]~445_combout\,
	datad => \i_RISCV|i_Path|a[21]~450_combout\,
	combout => \i_RISCV|i_Path|a[21]~453_combout\);

-- Location: LCCOMB_X20_Y15_N28
\i_RISCV|i_Path|a[21]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~458_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[21]~453_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- (\i_RISCV|i_Path|a[21]~457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[21]~457_combout\,
	datad => \i_RISCV|i_Path|a[21]~453_combout\,
	combout => \i_RISCV|i_Path|a[21]~458_combout\);

-- Location: LCCOMB_X20_Y15_N22
\i_RISCV|i_Path|a[21]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~461_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[21]~458_combout\ & (\i_RISCV|i_Path|a[21]~460_combout\)) # (!\i_RISCV|i_Path|a[21]~458_combout\ & ((\i_RISCV|i_Path|a[21]~443_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[21]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[21]~460_combout\,
	datac => \i_RISCV|i_Path|a[21]~443_combout\,
	datad => \i_RISCV|i_Path|a[21]~458_combout\,
	combout => \i_RISCV|i_Path|a[21]~461_combout\);

-- Location: LCCOMB_X20_Y15_N8
\i_RISCV|i_Path|a[21]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[21]~462_combout\ = (\i_RISCV|i_Path|a[21]~440_combout\) # ((\i_RISCV|i_Path|a[21]~441_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[21]~461_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~440_combout\,
	datab => \i_RISCV|i_Path|a[21]~441_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[21]~461_combout\,
	combout => \i_RISCV|i_Path|a[21]~462_combout\);

-- Location: LCCOMB_X22_Y19_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[21]~462_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|a[21]~462_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X22_Y19_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X19_Y15_N2
\i_RISCV|i_Path|i_ALU|ShiftLeft0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X19_Y23_N12
\i_RISCV|i_Path|i_ALU|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux2~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux2~2_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux2~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~3_combout\);

-- Location: LCCOMB_X18_Y23_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X18_Y23_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~70_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X18_Y23_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~105_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X18_Y23_N12
\i_RISCV|i_Path|i_ALU|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~7_combout\ & (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~105_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux3~7_combout\ & 
-- ((\i_RISCV|i_Control|alu_op[2]~0_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~7_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux2~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~105_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~4_combout\);

-- Location: LCCOMB_X19_Y23_N18
\i_RISCV|i_Path|i_ALU|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux2~4_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(29))) # (!\i_RISCV|i_Path|i_ALU|Mux2~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~4_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(29),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~5_combout\);

-- Location: LCCOMB_X19_Y23_N24
\i_RISCV|i_Path|i_ALU|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~3_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux3~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux3~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~6_combout\);

-- Location: LCCOMB_X19_Y18_N6
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~54_combout\ = (\i_RISCV|i_Path|b[27]~3_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\)) # (!\i_RISCV|i_Path|a[27]~677_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\) # (GND))))) 
-- # (!\i_RISCV|i_Path|b[27]~3_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\ & VCC)) # (!\i_RISCV|i_Path|a[27]~677_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\ = CARRY((\i_RISCV|i_Path|b[27]~3_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\) # (!\i_RISCV|i_Path|a[27]~677_combout\))) # (!\i_RISCV|i_Path|b[27]~3_combout\ & (!\i_RISCV|i_Path|a[27]~677_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[27]~3_combout\,
	datab => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~53\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~54_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\);

-- Location: LCCOMB_X19_Y18_N8
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~56_combout\ = ((\i_RISCV|i_Path|b[28]~2_combout\ $ (\i_RISCV|i_Path|a[28]~556_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\ = CARRY((\i_RISCV|i_Path|b[28]~2_combout\ & (\i_RISCV|i_Path|a[28]~556_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\)) # (!\i_RISCV|i_Path|b[28]~2_combout\ & ((\i_RISCV|i_Path|a[28]~556_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[28]~2_combout\,
	datab => \i_RISCV|i_Path|a[28]~556_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~55\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~56_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\);

-- Location: LCCOMB_X19_Y18_N10
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~58_combout\ = (\i_RISCV|i_Path|b[29]~1_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\)) # (!\i_RISCV|i_Path|a[29]~581_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\) # (GND))))) 
-- # (!\i_RISCV|i_Path|b[29]~1_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\ & VCC)) # (!\i_RISCV|i_Path|a[29]~581_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\ = CARRY((\i_RISCV|i_Path|b[29]~1_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\) # (!\i_RISCV|i_Path|a[29]~581_combout\))) # (!\i_RISCV|i_Path|b[29]~1_combout\ & (!\i_RISCV|i_Path|a[29]~581_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[29]~1_combout\,
	datab => \i_RISCV|i_Path|a[29]~581_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~57\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~58_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~59\);

-- Location: LCCOMB_X19_Y23_N22
\i_RISCV|i_Path|i_ALU|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux2~6_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux2~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~58_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux3~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux2~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~58_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~7_combout\);

-- Location: LCCOMB_X19_Y23_N28
\i_RISCV|i_Path|i_ALU|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~58_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux2~7_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~12_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~12_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~58_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~8_combout\);

-- Location: LCCOMB_X19_Y23_N30
\i_RISCV|i_Path|i_ALU|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux2~9_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|b[29]~1_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux2~8_combout\))) # (!\i_RISCV|i_Path|b[29]~1_combout\ & 
-- (\i_RISCV|i_Path|a[29]~581_combout\ & !\i_RISCV|i_Path|i_ALU|Mux2~8_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[29]~1_combout\,
	datab => \i_RISCV|i_Path|a[29]~581_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux2~9_combout\);

-- Location: LCCOMB_X18_Y23_N8
\i_RISCV|i_Path|pc_in[29]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[29]~60_combout\ = (\i_RISCV|i_Path|pc_in[29]~59_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & (!\i_RISCV|i_Path|Equal5~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_in[29]~59_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datac => \i_RISCV|i_Path|Equal5~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux2~9_combout\,
	combout => \i_RISCV|i_Path|pc_in[29]~60_combout\);

-- Location: LCFF_X18_Y23_N9
\i_RISCV|i_Path|pc_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[29]~60_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(29));

-- Location: LCCOMB_X18_Y15_N4
\i_RISCV|i_Path|a[29]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~558_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Path|pc_out\(29) & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Path|pc_out\(29),
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Control|WideOr8~0_combout\,
	combout => \i_RISCV|i_Path|a[29]~558_combout\);

-- Location: LCCOMB_X12_Y11_N6
\i_RISCV|i_Path|a[29]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~579_combout\ = (\i_RISCV|i_Path|a[29]~578_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[29]~578_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~578_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[29]~579_combout\);

-- Location: LCFF_X19_Y9_N11
\i_RISCV|i_Path|i_BancoReg|reg[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\);

-- Location: LCCOMB_X19_Y9_N10
\i_RISCV|i_Path|a[29]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~559_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[29]~559_combout\);

-- Location: LCCOMB_X16_Y14_N26
\i_RISCV|i_Path|a[29]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~560_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[29]~559_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\))) # (!\i_RISCV|i_Path|a[29]~559_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[29]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][29]~regout\,
	datad => \i_RISCV|i_Path|a[29]~559_combout\,
	combout => \i_RISCV|i_Path|a[29]~560_combout\);

-- Location: LCCOMB_X27_Y13_N12
\i_RISCV|i_Path|i_BancoReg|reg[21][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][29]~feeder_combout\);

-- Location: LCFF_X27_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\);

-- Location: LCFF_X26_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\);

-- Location: LCFF_X25_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\);

-- Location: LCFF_X26_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\);

-- Location: LCCOMB_X26_Y14_N0
\i_RISCV|i_Path|a[29]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~561_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[29]~561_combout\);

-- Location: LCCOMB_X26_Y14_N18
\i_RISCV|i_Path|a[29]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~562_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[29]~561_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\))) # (!\i_RISCV|i_Path|a[29]~561_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[29]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][29]~regout\,
	datad => \i_RISCV|i_Path|a[29]~561_combout\,
	combout => \i_RISCV|i_Path|a[29]~562_combout\);

-- Location: LCFF_X20_Y13_N17
\i_RISCV|i_Path|i_BancoReg|reg[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\);

-- Location: LCCOMB_X20_Y13_N16
\i_RISCV|i_Path|a[29]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~564_combout\ = (\i_RISCV|i_Path|a[29]~563_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[29]~563_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~563_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][29]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[29]~564_combout\);

-- Location: LCCOMB_X18_Y15_N18
\i_RISCV|i_Path|a[29]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~565_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[29]~562_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[29]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[29]~562_combout\,
	datad => \i_RISCV|i_Path|a[29]~564_combout\,
	combout => \i_RISCV|i_Path|a[29]~565_combout\);

-- Location: LCCOMB_X18_Y15_N16
\i_RISCV|i_Path|a[29]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~568_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[29]~565_combout\ & (\i_RISCV|i_Path|a[29]~567_combout\)) # (!\i_RISCV|i_Path|a[29]~565_combout\ & ((\i_RISCV|i_Path|a[29]~560_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[29]~565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~567_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[29]~560_combout\,
	datad => \i_RISCV|i_Path|a[29]~565_combout\,
	combout => \i_RISCV|i_Path|a[29]~568_combout\);

-- Location: LCCOMB_X24_Y12_N26
\i_RISCV|i_Path|a[29]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~569_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][29]~regout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[29]~569_combout\);

-- Location: LCCOMB_X27_Y15_N26
\i_RISCV|i_Path|a[29]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~576_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[29]~569_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\,
	datab => \i_RISCV|i_Path|a[29]~569_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[29]~576_combout\);

-- Location: LCFF_X18_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux2~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\);

-- Location: LCCOMB_X22_Y9_N30
\i_RISCV|i_Path|a[29]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~574_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)) # (\i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][29]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][29]~regout\,
	combout => \i_RISCV|i_Path|a[29]~574_combout\);

-- Location: LCCOMB_X22_Y9_N14
\i_RISCV|i_Path|a[29]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~575_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[29]~574_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\)) # (!\i_RISCV|i_Path|a[29]~574_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[29]~574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][29]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][29]~regout\,
	datad => \i_RISCV|i_Path|a[29]~574_combout\,
	combout => \i_RISCV|i_Path|a[29]~575_combout\);

-- Location: LCCOMB_X21_Y11_N30
\i_RISCV|i_Path|a[29]~879\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~879_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[29]~575_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[29]~575_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[29]~879_combout\);

-- Location: LCCOMB_X25_Y8_N30
\i_RISCV|i_Path|i_BancoReg|reg[5][29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][29]~feeder_combout\ = \i_RISCV|i_Path|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux2~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][29]~feeder_combout\);

-- Location: LCFF_X25_Y8_N31
\i_RISCV|i_Path|i_BancoReg|reg[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][29]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\);

-- Location: LCCOMB_X26_Y10_N10
\i_RISCV|i_Path|a[29]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~570_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][29]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[29]~570_combout\);

-- Location: LCCOMB_X26_Y10_N24
\i_RISCV|i_Path|a[29]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~571_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[29]~570_combout\) # (\i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~570_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][29]~regout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[29]~571_combout\);

-- Location: LCCOMB_X25_Y8_N12
\i_RISCV|i_Path|a[29]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~572_combout\ = (\i_RISCV|i_Path|a[29]~571_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[29]~570_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\) # 
-- (!\i_RISCV|i_Path|a[29]~570_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][29]~regout\,
	datac => \i_RISCV|i_Path|a[29]~570_combout\,
	datad => \i_RISCV|i_Path|a[29]~571_combout\,
	combout => \i_RISCV|i_Path|a[29]~572_combout\);

-- Location: LCCOMB_X25_Y8_N22
\i_RISCV|i_Path|a[29]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~573_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[29]~572_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\))) # (!\i_RISCV|i_Path|a[29]~572_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[29]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][29]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][29]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[29]~572_combout\,
	combout => \i_RISCV|i_Path|a[29]~573_combout\);

-- Location: LCCOMB_X18_Y15_N26
\i_RISCV|i_Path|a[29]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~577_combout\ = (\i_RISCV|i_Path|a[29]~879_combout\ & ((\i_RISCV|i_Path|a[29]~576_combout\) # ((!\i_RISCV|i_Path|a[29]~569_combout\ & \i_RISCV|i_Path|a[29]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~569_combout\,
	datab => \i_RISCV|i_Path|a[29]~576_combout\,
	datac => \i_RISCV|i_Path|a[29]~879_combout\,
	datad => \i_RISCV|i_Path|a[29]~573_combout\,
	combout => \i_RISCV|i_Path|a[29]~577_combout\);

-- Location: LCCOMB_X18_Y15_N12
\i_RISCV|i_Path|a[29]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~580_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[29]~577_combout\ & (\i_RISCV|i_Path|a[29]~579_combout\)) # (!\i_RISCV|i_Path|a[29]~577_combout\ & ((\i_RISCV|i_Path|a[29]~568_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[29]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[29]~579_combout\,
	datac => \i_RISCV|i_Path|a[29]~568_combout\,
	datad => \i_RISCV|i_Path|a[29]~577_combout\,
	combout => \i_RISCV|i_Path|a[29]~580_combout\);

-- Location: LCCOMB_X18_Y15_N6
\i_RISCV|i_Path|a[29]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[29]~581_combout\ = (\i_RISCV|i_Path|a[29]~557_combout\) # ((\i_RISCV|i_Path|a[29]~558_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[29]~580_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~557_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[29]~558_combout\,
	datad => \i_RISCV|i_Path|a[29]~580_combout\,
	combout => \i_RISCV|i_Path|a[29]~581_combout\);

-- Location: LCCOMB_X19_Y13_N8
\i_RISCV|i_Path|i_ALU|ShiftRight1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[27]~677_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[27]~677_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[29]~581_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\);

-- Location: LCCOMB_X21_Y13_N6
\i_RISCV|i_Path|i_ALU|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[28]~556_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[26]~654_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[26]~654_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[28]~556_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\);

-- Location: LCCOMB_X19_Y13_N2
\i_RISCV|i_Path|i_ALU|ShiftRight1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\);

-- Location: LCCOMB_X18_Y21_N28
\i_RISCV|i_Path|i_ALU|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\);

-- Location: LCCOMB_X22_Y23_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\);

-- Location: LCCOMB_X18_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftRight1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~13_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (((\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # 
-- (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[30]~508_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|a[30]~508_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~13_combout\);

-- Location: LCCOMB_X18_Y21_N18
\i_RISCV|i_Path|i_ALU|ShiftRight1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~13_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\);

-- Location: LCCOMB_X18_Y21_N26
\i_RISCV|i_Path|i_ALU|ShiftRight1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\);

-- Location: LCCOMB_X23_Y22_N14
\i_RISCV|i_Path|i_ALU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & (\i_RISCV|i_Control|alu_op[2]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~1_combout\);

-- Location: LCCOMB_X21_Y21_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[22]~439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|a[22]~439_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X23_Y18_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~84_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X20_Y18_N26
\i_RISCV|i_Path|i_ALU|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~13_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\);

-- Location: LCCOMB_X20_Y23_N4
\i_RISCV|i_Path|i_ALU|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~3_combout\ = (\i_RISCV|i_Path|shamt[4]~4_combout\) # ((\i_RISCV|i_Path|shamt[2]~3_combout\ & !\i_RISCV|i_Path|shamt[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\);

-- Location: LCCOMB_X20_Y17_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[15]~869_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[15]~869_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[17]~366_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X19_Y15_N28
\i_RISCV|i_Path|i_ALU|ShiftLeft0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[18]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[18]~341_combout\,
	datad => \i_RISCV|i_Path|a[16]~316_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X23_Y18_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X21_Y15_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[11]~773_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[13]~844_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => \i_RISCV|i_Path|a[11]~773_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X21_Y11_N6
\i_RISCV|i_Path|a[12]~775\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~775_combout\ = (\i_RISCV|i_Path|pc_out\(12) & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(12),
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[12]~775_combout\);

-- Location: LCCOMB_X26_Y11_N18
\i_RISCV|i_Path|i_BancoReg|reg[21][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][12]~feeder_combout\);

-- Location: LCFF_X26_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\);

-- Location: LCFF_X30_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\);

-- Location: LCFF_X30_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\);

-- Location: LCCOMB_X30_Y13_N14
\i_RISCV|i_Path|a[12]~778\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~778_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[12]~778_combout\);

-- Location: LCCOMB_X31_Y13_N16
\i_RISCV|i_Path|a[12]~779\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~779_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[12]~778_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\)) # (!\i_RISCV|i_Path|a[12]~778_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[12]~778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[12]~778_combout\,
	combout => \i_RISCV|i_Path|a[12]~779_combout\);

-- Location: LCFF_X27_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\);

-- Location: LCFF_X27_Y12_N25
\i_RISCV|i_Path|i_BancoReg|reg[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\);

-- Location: LCCOMB_X27_Y12_N24
\i_RISCV|i_Path|a[12]~785\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~785_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[12]~785_combout\);

-- Location: LCCOMB_X26_Y11_N10
\i_RISCV|i_Path|a[12]~786\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~786_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[12]~785_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\))) # (!\i_RISCV|i_Path|a[12]~785_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[12]~785_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[12]~785_combout\,
	combout => \i_RISCV|i_Path|a[12]~786_combout\);

-- Location: LCCOMB_X22_Y8_N14
\i_RISCV|i_Path|a[12]~787\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~787_combout\ = (\i_RISCV|i_Path|a[12]~784_combout\ & (((\i_RISCV|i_Path|a[12]~786_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(15)))) # (!\i_RISCV|i_Path|a[12]~784_combout\ & (\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|a[12]~779_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~784_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[12]~779_combout\,
	datad => \i_RISCV|i_Path|a[12]~786_combout\,
	combout => \i_RISCV|i_Path|a[12]~787_combout\);

-- Location: LCFF_X27_Y15_N1
\i_RISCV|i_Path|i_BancoReg|reg[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\);

-- Location: LCCOMB_X22_Y8_N0
\i_RISCV|i_Path|i_BancoReg|reg[5][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][12]~feeder_combout\);

-- Location: LCFF_X22_Y8_N1
\i_RISCV|i_Path|i_BancoReg|reg[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\);

-- Location: LCCOMB_X25_Y10_N30
\i_RISCV|i_Path|i_BancoReg|reg[6][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][12]~feeder_combout\);

-- Location: LCFF_X25_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\);

-- Location: LCCOMB_X23_Y8_N30
\i_RISCV|i_Path|a[12]~788\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~788_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[12]~788_combout\);

-- Location: LCCOMB_X22_Y8_N22
\i_RISCV|i_Path|a[12]~789\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~789_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[12]~788_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\)) # (!\i_RISCV|i_Path|a[12]~788_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[12]~788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[12]~788_combout\,
	combout => \i_RISCV|i_Path|a[12]~789_combout\);

-- Location: LCCOMB_X24_Y8_N24
\i_RISCV|i_Path|a[12]~790\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~790_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[12]~789_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[12]~789_combout\,
	combout => \i_RISCV|i_Path|a[12]~790_combout\);

-- Location: LCCOMB_X25_Y8_N6
\i_RISCV|i_Path|a[12]~791\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~791_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[12]~790_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\))) # (!\i_RISCV|i_Path|a[12]~790_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[12]~790_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[12]~790_combout\,
	combout => \i_RISCV|i_Path|a[12]~791_combout\);

-- Location: LCCOMB_X22_Y8_N8
\i_RISCV|i_Path|a[12]~792\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~792_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[12]~787_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- ((\i_RISCV|i_Path|a[12]~791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[12]~787_combout\,
	datad => \i_RISCV|i_Path|a[12]~791_combout\,
	combout => \i_RISCV|i_Path|a[12]~792_combout\);

-- Location: LCFF_X14_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\);

-- Location: LCCOMB_X13_Y10_N18
\i_RISCV|i_Path|i_BancoReg|reg[12][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][12]~feeder_combout\);

-- Location: LCFF_X13_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\);

-- Location: LCCOMB_X13_Y10_N4
\i_RISCV|i_Path|a[12]~793\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~793_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[12]~793_combout\);

-- Location: LCCOMB_X14_Y11_N16
\i_RISCV|i_Path|a[12]~794\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~794_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[12]~793_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\))) # (!\i_RISCV|i_Path|a[12]~793_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[12]~793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\,
	datad => \i_RISCV|i_Path|a[12]~793_combout\,
	combout => \i_RISCV|i_Path|a[12]~794_combout\);

-- Location: LCCOMB_X22_Y8_N26
\i_RISCV|i_Path|a[12]~795\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~795_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[12]~792_combout\ & ((\i_RISCV|i_Path|a[12]~794_combout\))) # (!\i_RISCV|i_Path|a[12]~792_combout\ & (\i_RISCV|i_Path|a[12]~777_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[12]~792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~777_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[12]~792_combout\,
	datad => \i_RISCV|i_Path|a[12]~794_combout\,
	combout => \i_RISCV|i_Path|a[12]~795_combout\);

-- Location: LCCOMB_X22_Y8_N16
\i_RISCV|i_Path|a[12]~796\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[12]~796_combout\ = (\i_RISCV|i_Path|a[12]~774_combout\) # ((\i_RISCV|i_Path|a[12]~775_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[12]~795_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~774_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[12]~775_combout\,
	datad => \i_RISCV|i_Path|a[12]~795_combout\,
	combout => \i_RISCV|i_Path|a[12]~796_combout\);

-- Location: LCCOMB_X21_Y15_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[12]~796_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[14]~819_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[12]~796_combout\,
	datad => \i_RISCV|i_Path|a[14]~819_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X21_Y15_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X22_Y20_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X23_Y22_N4
\i_RISCV|i_Path|i_ALU|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux4~3_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~2_combout\);

-- Location: LCCOMB_X15_Y13_N22
\i_RISCV|i_Path|a[10]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~702_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(10),
	combout => \i_RISCV|i_Path|a[10]~702_combout\);

-- Location: LCFF_X12_Y15_N23
\i_RISCV|i_Path|pc_ir[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(10),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(10));

-- Location: LCCOMB_X12_Y15_N22
\i_RISCV|i_Path|a[10]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~701_combout\ = (\i_RISCV|i_Path|pc_ir\(10) & ((\i_RISCV|i_Control|estado_act.Decod~regout\) # ((\i_RISCV|i_Control|estado_act.Jal~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(10),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[10]~701_combout\);

-- Location: LCFF_X13_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\);

-- Location: LCFF_X14_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\);

-- Location: LCCOMB_X13_Y11_N6
\i_RISCV|i_Path|a[10]~721\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~721_combout\ = (\i_RISCV|i_Path|a[10]~720_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15)))) # (!\i_RISCV|i_Path|a[10]~720_combout\ & (\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~720_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\,
	combout => \i_RISCV|i_Path|a[10]~721_combout\);

-- Location: LCFF_X30_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\);

-- Location: LCCOMB_X26_Y12_N14
\i_RISCV|i_Path|i_BancoReg|reg[27][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][10]~feeder_combout\);

-- Location: LCFF_X26_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\);

-- Location: LCFF_X27_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\);

-- Location: LCCOMB_X30_Y12_N22
\i_RISCV|i_Path|a[10]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~712_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[10]~712_combout\);

-- Location: LCCOMB_X30_Y12_N14
\i_RISCV|i_Path|a[10]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~713_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[10]~712_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\)) # (!\i_RISCV|i_Path|a[10]~712_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[10]~712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\,
	datad => \i_RISCV|i_Path|a[10]~712_combout\,
	combout => \i_RISCV|i_Path|a[10]~713_combout\);

-- Location: LCFF_X19_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\);

-- Location: LCFF_X19_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\);

-- Location: LCCOMB_X19_Y10_N8
\i_RISCV|i_Path|a[10]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~707_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[10]~707_combout\);

-- Location: LCCOMB_X19_Y10_N14
\i_RISCV|i_Path|a[10]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~708_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[10]~707_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\))) # (!\i_RISCV|i_Path|a[10]~707_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[10]~707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\,
	datad => \i_RISCV|i_Path|a[10]~707_combout\,
	combout => \i_RISCV|i_Path|a[10]~708_combout\);

-- Location: LCFF_X22_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\);

-- Location: LCCOMB_X22_Y12_N10
\i_RISCV|i_Path|a[10]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~709_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[10]~709_combout\);

-- Location: LCFF_X22_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\);

-- Location: LCCOMB_X22_Y15_N26
\i_RISCV|i_Path|a[10]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~710_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[10]~709_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\))) # (!\i_RISCV|i_Path|a[10]~709_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[10]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[10]~709_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\,
	combout => \i_RISCV|i_Path|a[10]~710_combout\);

-- Location: LCCOMB_X22_Y13_N18
\i_RISCV|i_Path|a[10]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~711_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[10]~708_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[10]~710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[10]~708_combout\,
	datad => \i_RISCV|i_Path|a[10]~710_combout\,
	combout => \i_RISCV|i_Path|a[10]~711_combout\);

-- Location: LCCOMB_X22_Y13_N20
\i_RISCV|i_Path|a[10]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~714_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[10]~711_combout\ & ((\i_RISCV|i_Path|a[10]~713_combout\))) # (!\i_RISCV|i_Path|a[10]~711_combout\ & (\i_RISCV|i_Path|a[10]~706_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[10]~711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~706_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[10]~713_combout\,
	datad => \i_RISCV|i_Path|a[10]~711_combout\,
	combout => \i_RISCV|i_Path|a[10]~714_combout\);

-- Location: LCCOMB_X19_Y12_N0
\i_RISCV|i_Path|i_BancoReg|reg[3][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][10]~feeder_combout\);

-- Location: LCFF_X19_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\);

-- Location: LCFF_X23_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\);

-- Location: LCFF_X23_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\);

-- Location: LCCOMB_X26_Y13_N14
\i_RISCV|i_Path|i_BancoReg|reg[4][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][10]~feeder_combout\);

-- Location: LCFF_X26_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\);

-- Location: LCCOMB_X26_Y13_N16
\i_RISCV|i_Path|a[10]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~715_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[10]~715_combout\);

-- Location: LCCOMB_X23_Y10_N4
\i_RISCV|i_Path|a[10]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~716_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[10]~715_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\)) # (!\i_RISCV|i_Path|a[10]~715_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[10]~715_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\,
	datad => \i_RISCV|i_Path|a[10]~715_combout\,
	combout => \i_RISCV|i_Path|a[10]~716_combout\);

-- Location: LCCOMB_X22_Y14_N6
\i_RISCV|i_Path|a[10]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~717_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[10]~716_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[10]~716_combout\,
	combout => \i_RISCV|i_Path|a[10]~717_combout\);

-- Location: LCCOMB_X15_Y13_N10
\i_RISCV|i_Path|a[10]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~718_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[10]~717_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\))) # (!\i_RISCV|i_Path|a[10]~717_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[10]~717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[10]~717_combout\,
	combout => \i_RISCV|i_Path|a[10]~718_combout\);

-- Location: LCCOMB_X15_Y13_N12
\i_RISCV|i_Path|a[10]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~719_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (\i_RISCV|i_Path|a[9]~109_combout\)) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[10]~714_combout\)) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[10]~718_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[10]~714_combout\,
	datad => \i_RISCV|i_Path|a[10]~718_combout\,
	combout => \i_RISCV|i_Path|a[10]~719_combout\);

-- Location: LCCOMB_X15_Y13_N6
\i_RISCV|i_Path|a[10]~722\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~722_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[10]~719_combout\ & ((\i_RISCV|i_Path|a[10]~721_combout\))) # (!\i_RISCV|i_Path|a[10]~719_combout\ & (\i_RISCV|i_Path|a[10]~704_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[10]~719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~704_combout\,
	datab => \i_RISCV|i_Path|a[10]~721_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[10]~719_combout\,
	combout => \i_RISCV|i_Path|a[10]~722_combout\);

-- Location: LCCOMB_X15_Y13_N28
\i_RISCV|i_Path|a[10]~723\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[10]~723_combout\ = (\i_RISCV|i_Path|a[10]~702_combout\) # ((\i_RISCV|i_Path|a[10]~701_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[10]~722_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[10]~702_combout\,
	datac => \i_RISCV|i_Path|a[10]~701_combout\,
	datad => \i_RISCV|i_Path|a[10]~722_combout\,
	combout => \i_RISCV|i_Path|a[10]~723_combout\);

-- Location: LCCOMB_X18_Y16_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[8]~700_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[10]~723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[8]~700_combout\,
	datad => \i_RISCV|i_Path|a[10]~723_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X18_Y16_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~60_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X22_Y20_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X23_Y22_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~114_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X23_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux5~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~114_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux5~2_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux5~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~114_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~3_combout\);

-- Location: LCCOMB_X23_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux5~1_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # 
-- ((\i_RISCV|i_Path|i_ALU|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux5~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux5~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~4_combout\);

-- Location: LCCOMB_X23_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux5~4_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(26))) # (!\i_RISCV|i_Path|i_ALU|Mux5~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(26),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux5~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~5_combout\);

-- Location: LCCOMB_X23_Y22_N16
\i_RISCV|i_Path|i_ALU|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux5~5_combout\))) # 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~52_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux5~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~6_combout\);

-- Location: LCCOMB_X15_Y18_N0
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~48_combout\ = ((\i_RISCV|i_Path|b[24]~6_combout\ $ (\i_RISCV|i_Path|a[24]~606_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\ = CARRY((\i_RISCV|i_Path|b[24]~6_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\))) # (!\i_RISCV|i_Path|b[24]~6_combout\ & (\i_RISCV|i_Path|a[24]~606_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[24]~6_combout\,
	datab => \i_RISCV|i_Path|a[24]~606_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~47\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~48_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~49\);

-- Location: LCCOMB_X15_Y18_N4
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~52_combout\ = ((\i_RISCV|i_Path|b[26]~4_combout\ $ (\i_RISCV|i_Path|a[26]~654_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\ = CARRY((\i_RISCV|i_Path|b[26]~4_combout\ & ((\i_RISCV|i_Path|a[26]~654_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\))) # (!\i_RISCV|i_Path|b[26]~4_combout\ & (\i_RISCV|i_Path|a[26]~654_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[26]~4_combout\,
	datab => \i_RISCV|i_Path|a[26]~654_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~51\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~52_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~53\);

-- Location: LCCOMB_X23_Y22_N18
\i_RISCV|i_Path|i_ALU|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux5~6_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux5~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~52_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux5~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~52_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~7_combout\);

-- Location: LCCOMB_X23_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux5~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux5~0_combout\))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux5~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux5~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux5~8_combout\);

-- Location: LCCOMB_X23_Y22_N8
\i_RISCV|i_Path|pc_in[26]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[26]~91_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(26))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(26),
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux5~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[26]~91_combout\);

-- Location: LCFF_X23_Y22_N9
\i_RISCV|i_Path|pc_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[26]~91_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(26));

-- Location: LCFF_X23_Y22_N29
\i_RISCV|i_Path|alur_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux5~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(26));

-- Location: LCCOMB_X14_Y14_N12
\i_RISCV|i_Path|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux5~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~4_combout\,
	datab => \i_RISCV|i_Path|alur_out\(26),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux5~1_combout\);

-- Location: LCCOMB_X14_Y14_N10
\i_RISCV|i_Path|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux5~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux5~1_combout\) # ((\i_RISCV|i_Path|pc_out\(26) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(26),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux5~1_combout\,
	combout => \i_RISCV|i_Path|Mux5~2_combout\);

-- Location: LCCOMB_X18_Y11_N4
\i_RISCV|i_Path|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux5~3_combout\ = (\i_RISCV|i_Path|Mux5~2_combout\) # ((\i_RISCV|i_Path|Mux5~0_combout\ & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux5~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux5~2_combout\,
	combout => \i_RISCV|i_Path|Mux5~3_combout\);

-- Location: LCFF_X18_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\);

-- Location: LCFF_X19_Y10_N27
\i_RISCV|i_Path|i_BancoReg|reg[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\);

-- Location: LCCOMB_X19_Y10_N26
\i_RISCV|i_Path|a[26]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~633_combout\ = (\i_RISCV|i_Path|a[26]~632_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[26]~632_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~632_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[26]~633_combout\);

-- Location: LCCOMB_X27_Y14_N28
\i_RISCV|i_Path|a[26]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~639_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][26]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][26]~regout\,
	combout => \i_RISCV|i_Path|a[26]~639_combout\);

-- Location: LCCOMB_X26_Y11_N28
\i_RISCV|i_Path|i_BancoReg|reg[27][26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][26]~feeder_combout\ = \i_RISCV|i_Path|Mux5~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux5~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][26]~feeder_combout\);

-- Location: LCFF_X26_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][26]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\);

-- Location: LCCOMB_X27_Y14_N2
\i_RISCV|i_Path|a[26]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~640_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[26]~639_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\)) # (!\i_RISCV|i_Path|a[26]~639_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|a[26]~639_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|a[26]~639_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][26]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[27][26]~regout\,
	combout => \i_RISCV|i_Path|a[26]~640_combout\);

-- Location: LCFF_X20_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\);

-- Location: LCFF_X22_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\);

-- Location: LCFF_X22_Y12_N19
\i_RISCV|i_Path|i_BancoReg|reg[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\);

-- Location: LCCOMB_X22_Y12_N18
\i_RISCV|i_Path|a[26]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~636_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[26]~636_combout\);

-- Location: LCCOMB_X20_Y13_N26
\i_RISCV|i_Path|a[26]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~637_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[26]~636_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\))) # (!\i_RISCV|i_Path|a[26]~636_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[26]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][26]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~636_combout\,
	combout => \i_RISCV|i_Path|a[26]~637_combout\);

-- Location: LCCOMB_X29_Y13_N28
\i_RISCV|i_Path|a[26]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~634_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\) # (\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][26]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][26]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[26]~634_combout\);

-- Location: LCCOMB_X29_Y13_N6
\i_RISCV|i_Path|a[26]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~635_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[26]~634_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\)) # (!\i_RISCV|i_Path|a[26]~634_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[26]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][26]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~634_combout\,
	combout => \i_RISCV|i_Path|a[26]~635_combout\);

-- Location: LCCOMB_X19_Y13_N6
\i_RISCV|i_Path|a[26]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~638_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[26]~635_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|a[26]~637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[26]~637_combout\,
	datad => \i_RISCV|i_Path|a[26]~635_combout\,
	combout => \i_RISCV|i_Path|a[26]~638_combout\);

-- Location: LCCOMB_X19_Y13_N12
\i_RISCV|i_Path|a[26]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~641_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[26]~638_combout\ & ((\i_RISCV|i_Path|a[26]~640_combout\))) # (!\i_RISCV|i_Path|a[26]~638_combout\ & (\i_RISCV|i_Path|a[26]~633_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[26]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[26]~633_combout\,
	datac => \i_RISCV|i_Path|a[26]~640_combout\,
	datad => \i_RISCV|i_Path|a[26]~638_combout\,
	combout => \i_RISCV|i_Path|a[26]~641_combout\);

-- Location: LCCOMB_X21_Y9_N26
\i_RISCV|i_Path|a[26]~881\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~881_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|a[26]~648_combout\) # ((\i_RISCV|i_Path|ir_out_m\(17)) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~648_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(19),
	combout => \i_RISCV|i_Path|a[26]~881_combout\);

-- Location: LCFF_X24_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\);

-- Location: LCCOMB_X22_Y13_N4
\i_RISCV|i_Path|a[26]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~643_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][26]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][26]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[26]~643_combout\);

-- Location: LCCOMB_X22_Y13_N22
\i_RISCV|i_Path|a[26]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~644_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[26]~643_combout\) # (\i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[26]~643_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][26]~regout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[26]~644_combout\);

-- Location: LCCOMB_X24_Y13_N12
\i_RISCV|i_Path|a[26]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~645_combout\ = (\i_RISCV|i_Path|a[26]~644_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[26]~643_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\) # 
-- (!\i_RISCV|i_Path|a[26]~643_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[26]~643_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~644_combout\,
	combout => \i_RISCV|i_Path|a[26]~645_combout\);

-- Location: LCCOMB_X24_Y13_N8
\i_RISCV|i_Path|a[26]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~646_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[26]~645_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\)) # (!\i_RISCV|i_Path|a[26]~645_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[26]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][26]~regout\,
	datad => \i_RISCV|i_Path|a[26]~645_combout\,
	combout => \i_RISCV|i_Path|a[26]~646_combout\);

-- Location: LCFF_X20_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux5~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\);

-- Location: LCCOMB_X20_Y11_N30
\i_RISCV|i_Path|a[26]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~642_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\ & !\i_RISCV|i_Path|a[9]~111_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][26]~regout\,
	datac => \i_RISCV|i_Path|a[9]~110_combout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[26]~642_combout\);

-- Location: LCCOMB_X25_Y11_N20
\i_RISCV|i_Path|a[26]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~649_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[26]~642_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][26]~regout\,
	datac => \i_RISCV|i_Path|a[26]~642_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[26]~649_combout\);

-- Location: LCCOMB_X21_Y13_N18
\i_RISCV|i_Path|a[26]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~650_combout\ = (\i_RISCV|i_Path|a[26]~881_combout\ & ((\i_RISCV|i_Path|a[26]~649_combout\) # ((!\i_RISCV|i_Path|a[26]~642_combout\ & \i_RISCV|i_Path|a[26]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~642_combout\,
	datab => \i_RISCV|i_Path|a[26]~881_combout\,
	datac => \i_RISCV|i_Path|a[26]~646_combout\,
	datad => \i_RISCV|i_Path|a[26]~649_combout\,
	combout => \i_RISCV|i_Path|a[26]~650_combout\);

-- Location: LCCOMB_X21_Y13_N12
\i_RISCV|i_Path|a[26]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~653_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[26]~650_combout\ & (\i_RISCV|i_Path|a[26]~652_combout\)) # (!\i_RISCV|i_Path|a[26]~650_combout\ & ((\i_RISCV|i_Path|a[26]~641_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[26]~650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~652_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[26]~641_combout\,
	datad => \i_RISCV|i_Path|a[26]~650_combout\,
	combout => \i_RISCV|i_Path|a[26]~653_combout\);

-- Location: LCCOMB_X21_Y13_N14
\i_RISCV|i_Path|a[26]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[26]~654_combout\ = (\i_RISCV|i_Path|a[26]~630_combout\) # ((\i_RISCV|i_Path|a[26]~631_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[26]~653_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~630_combout\,
	datab => \i_RISCV|i_Path|a[26]~631_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[26]~653_combout\,
	combout => \i_RISCV|i_Path|a[26]~654_combout\);

-- Location: LCCOMB_X21_Y13_N4
\i_RISCV|i_Path|i_ALU|ShiftRight1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[26]~654_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[26]~654_combout\,
	datac => \i_RISCV|i_Path|a[24]~606_combout\,
	datad => \i_RISCV|i_Path|shamt[1]~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\);

-- Location: LCCOMB_X20_Y19_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\);

-- Location: LCCOMB_X21_Y19_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[29]~581_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[28]~556_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[29]~581_combout\,
	datad => \i_RISCV|i_Path|a[28]~556_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\);

-- Location: LCCOMB_X21_Y19_N24
\i_RISCV|i_Path|i_ALU|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\);

-- Location: LCCOMB_X20_Y19_N4
\i_RISCV|i_Path|i_ALU|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~22_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~22_combout\);

-- Location: LCCOMB_X21_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftRight1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[22]~439_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[20]~414_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[22]~439_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\);

-- Location: LCCOMB_X20_Y19_N12
\i_RISCV|i_Path|i_ALU|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\);

-- Location: LCCOMB_X22_Y19_N26
\i_RISCV|i_Path|i_ALU|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[19]~389_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[17]~366_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\);

-- Location: LCCOMB_X22_Y19_N28
\i_RISCV|i_Path|i_ALU|ShiftRight1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[18]~341_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[18]~341_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[16]~316_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\);

-- Location: LCCOMB_X22_Y19_N6
\i_RISCV|i_Path|i_ALU|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\);

-- Location: LCCOMB_X21_Y18_N6
\i_RISCV|i_Path|i_ALU|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\);

-- Location: LCCOMB_X21_Y18_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~22_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~22_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\);

-- Location: LCCOMB_X21_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\ & !\i_RISCV|i_Path|shamt[4]~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~0_combout\ 
-- & (((\i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\ & !\i_RISCV|i_Path|shamt[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~0_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~2_combout\);

-- Location: LCCOMB_X21_Y22_N8
\i_RISCV|i_Path|i_ALU|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~4_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux15~11_combout\ & \i_RISCV|i_Path|i_ALU|Mux15~2_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux15~3_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux15~11_combout\ & \i_RISCV|i_Path|i_ALU|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux15~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux15~11_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~4_combout\);

-- Location: LCCOMB_X21_Y20_N0
\i_RISCV|i_Path|i_ALU|ShiftLeft0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[1]~197_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[3]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[3]~149_combout\,
	datad => \i_RISCV|i_Path|a[1]~197_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X22_Y21_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\ = (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[4]~222_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|a[2]~126_combout\,
	datac => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => \i_RISCV|i_Path|shamt[1]~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X21_Y22_N14
\i_RISCV|i_Path|i_ALU|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~7_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\)))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~7_combout\);

-- Location: LCCOMB_X21_Y15_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[13]~844_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[15]~869_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => \i_RISCV|i_Path|a[15]~869_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X19_Y15_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X18_Y23_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[10]~723_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[12]~796_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[12]~796_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[10]~723_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X18_Y16_N6
\i_RISCV|i_Path|i_ALU|ShiftLeft0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[9]~748_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[11]~773_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[9]~748_combout\,
	datad => \i_RISCV|i_Path|a[11]~773_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X18_Y23_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X19_Y23_N8
\i_RISCV|i_Path|i_ALU|ShiftLeft0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X21_Y22_N6
\i_RISCV|i_Path|i_ALU|ShiftRight1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\) # ((\i_RISCV|i_Path|shamt[2]~3_combout\) # (\i_RISCV|i_Path|shamt[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\);

-- Location: LCCOMB_X21_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~6_combout\ = (\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|a[0]~174_combout\ & ((!\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\)))) # (!\i_RISCV|i_Path|shamt[4]~4_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~174_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~6_combout\);

-- Location: LCCOMB_X21_Y22_N24
\i_RISCV|i_Path|i_ALU|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~8_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|i_ALU|Mux15~7_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux15~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux15~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~8_combout\);

-- Location: LCCOMB_X15_Y19_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~32_combout\ = ((\i_RISCV|i_Path|a[16]~316_combout\ $ (\i_RISCV|i_Path|b[16]~18_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\ = CARRY((\i_RISCV|i_Path|a[16]~316_combout\ & ((\i_RISCV|i_Path|b[16]~18_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\))) # (!\i_RISCV|i_Path|a[16]~316_combout\ & (\i_RISCV|i_Path|b[16]~18_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[16]~316_combout\,
	datab => \i_RISCV|i_Path|b[16]~18_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~31\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~32_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~33\);

-- Location: LCCOMB_X19_Y19_N6
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~22_combout\ = (\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Path|b[11]~29_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\)) # (!\i_RISCV|i_Path|b[11]~29_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Path|b[11]~29_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\) # (GND))) # (!\i_RISCV|i_Path|b[11]~29_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\ = CARRY((\i_RISCV|i_Path|a[11]~773_combout\ & (\i_RISCV|i_Path|b[11]~29_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\)) # (!\i_RISCV|i_Path|a[11]~773_combout\ & ((\i_RISCV|i_Path|b[11]~29_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~773_combout\,
	datab => \i_RISCV|i_Path|b[11]~29_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~22_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\);

-- Location: LCCOMB_X19_Y19_N8
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~24_combout\ = ((\i_RISCV|i_Path|a[12]~796_combout\ $ (\i_RISCV|i_Path|b[12]~26_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\ = CARRY((\i_RISCV|i_Path|a[12]~796_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\) # (!\i_RISCV|i_Path|b[12]~26_combout\))) # (!\i_RISCV|i_Path|a[12]~796_combout\ & (!\i_RISCV|i_Path|b[12]~26_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[12]~796_combout\,
	datab => \i_RISCV|i_Path|b[12]~26_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~23\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~24_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~25\);

-- Location: LCCOMB_X19_Y19_N12
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~28_combout\ = ((\i_RISCV|i_Path|a[14]~819_combout\ $ (\i_RISCV|i_Path|b[14]~22_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\ = CARRY((\i_RISCV|i_Path|a[14]~819_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\) # (!\i_RISCV|i_Path|b[14]~22_combout\))) # (!\i_RISCV|i_Path|a[14]~819_combout\ & (!\i_RISCV|i_Path|b[14]~22_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[14]~819_combout\,
	datab => \i_RISCV|i_Path|b[14]~22_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~27\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~28_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~29\);

-- Location: LCCOMB_X19_Y19_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~32_combout\ = ((\i_RISCV|i_Path|a[16]~316_combout\ $ (\i_RISCV|i_Path|b[16]~18_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\ = CARRY((\i_RISCV|i_Path|a[16]~316_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\) # (!\i_RISCV|i_Path|b[16]~18_combout\))) # (!\i_RISCV|i_Path|a[16]~316_combout\ & (!\i_RISCV|i_Path|b[16]~18_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[16]~316_combout\,
	datab => \i_RISCV|i_Path|b[16]~18_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~31\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~32_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\);

-- Location: LCCOMB_X21_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~5_combout\ = (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~32_combout\)) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~32_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~32_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y22_N22
\i_RISCV|i_Path|i_ALU|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux15~5_combout\) # ((!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux15~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux15~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~9_combout\);

-- Location: LCCOMB_X21_Y22_N2
\i_RISCV|i_Path|i_ALU|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux15~10_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux15~4_combout\)))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux15~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux15~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux15~10_combout\);

-- Location: LCCOMB_X21_Y22_N16
\i_RISCV|i_Path|pc_in[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[16]~79_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(16))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(16),
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux15~10_combout\,
	combout => \i_RISCV|i_Path|pc_in[16]~79_combout\);

-- Location: LCFF_X21_Y22_N17
\i_RISCV|i_Path|pc_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[16]~79_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(16));

-- Location: LCCOMB_X14_Y15_N18
\i_RISCV|i_Path|a[16]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~295_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(16),
	combout => \i_RISCV|i_Path|a[16]~295_combout\);

-- Location: LCFF_X19_Y15_N5
\i_RISCV|i_Path|pc_ir[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(16),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(16));

-- Location: LCCOMB_X19_Y15_N4
\i_RISCV|i_Path|a[16]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~294_combout\ = (\i_RISCV|i_Path|pc_ir\(16) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(16),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[16]~294_combout\);

-- Location: LCCOMB_X12_Y12_N22
\i_RISCV|i_Path|i_BancoReg|reg[15][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][16]~feeder_combout\);

-- Location: LCFF_X12_Y12_N23
\i_RISCV|i_Path|i_BancoReg|reg[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\);

-- Location: LCFF_X12_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\);

-- Location: LCFF_X12_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\);

-- Location: LCCOMB_X12_Y11_N0
\i_RISCV|i_Path|a[16]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~313_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[16]~313_combout\);

-- Location: LCCOMB_X12_Y12_N20
\i_RISCV|i_Path|a[16]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~314_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[16]~313_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\))) # (!\i_RISCV|i_Path|a[16]~313_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[16]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][16]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[16]~313_combout\,
	combout => \i_RISCV|i_Path|a[16]~314_combout\);

-- Location: LCFF_X22_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\);

-- Location: LCFF_X22_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\);

-- Location: LCCOMB_X22_Y11_N8
\i_RISCV|i_Path|a[16]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~297_combout\ = (\i_RISCV|i_Path|a[16]~296_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[16]~296_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[16]~296_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[16]~297_combout\);

-- Location: LCCOMB_X19_Y12_N20
\i_RISCV|i_Path|i_BancoReg|reg[2][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][16]~feeder_combout\);

-- Location: LCFF_X19_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\);

-- Location: LCCOMB_X24_Y11_N12
\i_RISCV|i_Path|i_BancoReg|reg[1][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][16]~feeder_combout\);

-- Location: LCFF_X24_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\);

-- Location: LCCOMB_X24_Y8_N12
\i_RISCV|i_Path|i_BancoReg|reg[5][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][16]~feeder_combout\);

-- Location: LCFF_X24_Y8_N13
\i_RISCV|i_Path|i_BancoReg|reg[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\);

-- Location: LCFF_X23_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\);

-- Location: LCFF_X24_Y15_N15
\i_RISCV|i_Path|i_BancoReg|reg[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\);

-- Location: LCFF_X23_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\);

-- Location: LCCOMB_X23_Y11_N18
\i_RISCV|i_Path|a[16]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~308_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[16]~308_combout\);

-- Location: LCCOMB_X23_Y11_N24
\i_RISCV|i_Path|a[16]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~309_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[16]~308_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\))) # (!\i_RISCV|i_Path|a[16]~308_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[16]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\,
	datad => \i_RISCV|i_Path|a[16]~308_combout\,
	combout => \i_RISCV|i_Path|a[16]~309_combout\);

-- Location: LCCOMB_X24_Y11_N2
\i_RISCV|i_Path|a[16]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~310_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[16]~309_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~110_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[16]~309_combout\,
	combout => \i_RISCV|i_Path|a[16]~310_combout\);

-- Location: LCCOMB_X20_Y8_N14
\i_RISCV|i_Path|a[16]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~311_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[16]~310_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\)) # (!\i_RISCV|i_Path|a[16]~310_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[16]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[16]~310_combout\,
	combout => \i_RISCV|i_Path|a[16]~311_combout\);

-- Location: LCFF_X24_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\);

-- Location: LCFF_X27_Y12_N23
\i_RISCV|i_Path|i_BancoReg|reg[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\);

-- Location: LCCOMB_X27_Y12_N22
\i_RISCV|i_Path|a[16]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~305_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[16]~305_combout\);

-- Location: LCCOMB_X24_Y10_N0
\i_RISCV|i_Path|a[16]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~306_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[16]~305_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\)) # (!\i_RISCV|i_Path|a[16]~305_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[16]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\,
	datad => \i_RISCV|i_Path|a[16]~305_combout\,
	combout => \i_RISCV|i_Path|a[16]~306_combout\);

-- Location: LCCOMB_X16_Y8_N0
\i_RISCV|i_Path|i_BancoReg|reg[21][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][16]~feeder_combout\);

-- Location: LCFF_X16_Y8_N1
\i_RISCV|i_Path|i_BancoReg|reg[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\);

-- Location: LCFF_X24_Y16_N3
\i_RISCV|i_Path|i_BancoReg|reg[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\);

-- Location: LCCOMB_X24_Y16_N2
\i_RISCV|i_Path|a[16]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~298_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[16]~298_combout\);

-- Location: LCCOMB_X16_Y8_N18
\i_RISCV|i_Path|a[16]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~299_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[16]~298_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\)) # (!\i_RISCV|i_Path|a[16]~298_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[16]~298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[16]~298_combout\,
	combout => \i_RISCV|i_Path|a[16]~299_combout\);

-- Location: LCCOMB_X18_Y8_N28
\i_RISCV|i_Path|i_BancoReg|reg[26][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][16]~feeder_combout\);

-- Location: LCFF_X18_Y8_N29
\i_RISCV|i_Path|i_BancoReg|reg[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\);

-- Location: LCCOMB_X20_Y10_N24
\i_RISCV|i_Path|i_BancoReg|reg[18][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[18][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[18][16]~feeder_combout\);

-- Location: LCFF_X20_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[18][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\);

-- Location: LCCOMB_X20_Y10_N18
\i_RISCV|i_Path|a[16]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~300_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[16]~300_combout\);

-- Location: LCCOMB_X20_Y8_N20
\i_RISCV|i_Path|a[16]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~301_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[16]~300_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\)) # (!\i_RISCV|i_Path|a[16]~300_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[16]~300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][16]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[16]~300_combout\,
	combout => \i_RISCV|i_Path|a[16]~301_combout\);

-- Location: LCFF_X20_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\);

-- Location: LCFF_X20_Y13_N23
\i_RISCV|i_Path|i_BancoReg|reg[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\);

-- Location: LCFF_X24_Y16_N1
\i_RISCV|i_Path|i_BancoReg|reg[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\);

-- Location: LCCOMB_X24_Y16_N0
\i_RISCV|i_Path|a[16]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~302_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[16]~302_combout\);

-- Location: LCCOMB_X20_Y13_N22
\i_RISCV|i_Path|a[16]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~303_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[16]~302_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\))) # (!\i_RISCV|i_Path|a[16]~302_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[16]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\,
	datad => \i_RISCV|i_Path|a[16]~302_combout\,
	combout => \i_RISCV|i_Path|a[16]~303_combout\);

-- Location: LCCOMB_X20_Y8_N2
\i_RISCV|i_Path|a[16]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~304_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[16]~301_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[16]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[16]~301_combout\,
	datad => \i_RISCV|i_Path|a[16]~303_combout\,
	combout => \i_RISCV|i_Path|a[16]~304_combout\);

-- Location: LCCOMB_X20_Y8_N12
\i_RISCV|i_Path|a[16]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~307_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[16]~304_combout\ & (\i_RISCV|i_Path|a[16]~306_combout\)) # (!\i_RISCV|i_Path|a[16]~304_combout\ & ((\i_RISCV|i_Path|a[16]~299_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[16]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[16]~306_combout\,
	datac => \i_RISCV|i_Path|a[16]~299_combout\,
	datad => \i_RISCV|i_Path|a[16]~304_combout\,
	combout => \i_RISCV|i_Path|a[16]~307_combout\);

-- Location: LCCOMB_X20_Y8_N0
\i_RISCV|i_Path|a[16]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~312_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (\i_RISCV|i_Path|a[9]~109_combout\)) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[16]~307_combout\))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[16]~311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[16]~311_combout\,
	datad => \i_RISCV|i_Path|a[16]~307_combout\,
	combout => \i_RISCV|i_Path|a[16]~312_combout\);

-- Location: LCCOMB_X20_Y8_N18
\i_RISCV|i_Path|a[16]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~315_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[16]~312_combout\ & (\i_RISCV|i_Path|a[16]~314_combout\)) # (!\i_RISCV|i_Path|a[16]~312_combout\ & ((\i_RISCV|i_Path|a[16]~297_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[16]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[16]~314_combout\,
	datac => \i_RISCV|i_Path|a[16]~297_combout\,
	datad => \i_RISCV|i_Path|a[16]~312_combout\,
	combout => \i_RISCV|i_Path|a[16]~315_combout\);

-- Location: LCCOMB_X19_Y15_N6
\i_RISCV|i_Path|a[16]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[16]~316_combout\ = (\i_RISCV|i_Path|a[16]~295_combout\) # ((\i_RISCV|i_Path|a[16]~294_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[16]~315_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[16]~295_combout\,
	datac => \i_RISCV|i_Path|a[16]~294_combout\,
	datad => \i_RISCV|i_Path|a[16]~315_combout\,
	combout => \i_RISCV|i_Path|a[16]~316_combout\);

-- Location: LCCOMB_X19_Y15_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[14]~819_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[14]~819_combout\,
	datad => \i_RISCV|i_Path|a[16]~316_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X19_Y15_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~57_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~67_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X18_Y23_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~55_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~65_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X19_Y15_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~73_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~72_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X20_Y21_N0
\i_RISCV|i_Path|i_ALU|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (\i_RISCV|i_Path|i_ALU|Mux14~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux14~2_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux14~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux14~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~3_combout\);

-- Location: LCCOMB_X20_Y21_N2
\i_RISCV|i_Path|i_ALU|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux14~3_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (((!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~4_combout\);

-- Location: LCCOMB_X20_Y21_N28
\i_RISCV|i_Path|i_ALU|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~5_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux14~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux14~4_combout\ & 
-- ((\i_RISCV|i_Path|a[31]~533_combout\))))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~5_combout\);

-- Location: LCCOMB_X20_Y21_N4
\i_RISCV|i_Path|i_ALU|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux14~6_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ $ ((!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux14~6_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux14~5_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux14~6_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~7_combout\);

-- Location: LCCOMB_X19_Y19_N18
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~34_combout\ = (\i_RISCV|i_Path|a[17]~366_combout\ & ((\i_RISCV|i_Path|b[17]~16_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\)) # (!\i_RISCV|i_Path|b[17]~16_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[17]~366_combout\ & ((\i_RISCV|i_Path|b[17]~16_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\) # (GND))) # (!\i_RISCV|i_Path|b[17]~16_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\ = CARRY((\i_RISCV|i_Path|a[17]~366_combout\ & (\i_RISCV|i_Path|b[17]~16_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\)) # (!\i_RISCV|i_Path|a[17]~366_combout\ & ((\i_RISCV|i_Path|b[17]~16_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[17]~366_combout\,
	datab => \i_RISCV|i_Path|b[17]~16_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~33\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~34_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\);

-- Location: LCCOMB_X20_Y21_N10
\i_RISCV|i_Path|i_ALU|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~8_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux14~7_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~34_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux14~7_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~34_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~34_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux14~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~34_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~8_combout\);

-- Location: LCCOMB_X20_Y21_N26
\i_RISCV|i_Path|i_ALU|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux14~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[17]~366_combout\ & (\i_RISCV|i_Path|b[17]~16_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[17]~366_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[17]~16_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux14~9_combout\);

-- Location: LCFF_X20_Y21_N27
\i_RISCV|i_Path|alur_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux14~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(17));

-- Location: LCCOMB_X20_Y21_N24
\i_RISCV|i_Path|pc_in[17]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[17]~81_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(17))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(17),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux14~9_combout\,
	combout => \i_RISCV|i_Path|pc_in[17]~81_combout\);

-- Location: LCFF_X20_Y21_N25
\i_RISCV|i_Path|pc_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[17]~81_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(17));

-- Location: LCCOMB_X16_Y17_N28
\i_RISCV|i_Path|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux14~0_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux0~2_combout\,
	datad => \i_RISCV|i_Path|alur_out\(17),
	combout => \i_RISCV|i_Path|Mux14~0_combout\);

-- Location: LCCOMB_X16_Y17_N22
\i_RISCV|i_Path|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux14~1_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux14~0_combout\) # ((!\i_RISCV|i_Control|WideOr9~0_combout\ & \i_RISCV|i_Path|pc_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(17),
	datac => \i_RISCV|i_Path|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|Mux14~0_combout\,
	combout => \i_RISCV|i_Path|Mux14~1_combout\);

-- Location: LCCOMB_X16_Y11_N24
\i_RISCV|i_Path|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux14~2_combout\ = (\i_RISCV|i_Path|Mux14~1_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|ir_out_m\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|Mux14~1_combout\,
	combout => \i_RISCV|i_Path|Mux14~2_combout\);

-- Location: LCFF_X20_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\);

-- Location: LCFF_X16_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\);

-- Location: LCCOMB_X22_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux46~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][17]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\);

-- Location: LCFF_X22_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\);

-- Location: LCFF_X22_Y11_N27
\i_RISCV|i_Path|i_BancoReg|reg[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\);

-- Location: LCCOMB_X22_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux46~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux46~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][17]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~1_combout\);

-- Location: LCCOMB_X24_Y12_N12
\i_RISCV|i_Path|i_BancoReg|Mux46~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux46~13_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~13_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\);

-- Location: LCCOMB_X24_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux46~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][17]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~15_combout\);

-- Location: LCCOMB_X16_Y9_N24
\i_RISCV|i_Path|i_BancoReg|reg[31][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][17]~feeder_combout\);

-- Location: LCFF_X16_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\);

-- Location: LCCOMB_X27_Y12_N30
\i_RISCV|i_Path|i_BancoReg|Mux46~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~10_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~9_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][17]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~10_combout\);

-- Location: LCCOMB_X18_Y10_N16
\i_RISCV|i_Path|i_BancoReg|reg[22][17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][17]~feeder_combout\ = \i_RISCV|i_Path|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux14~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][17]~feeder_combout\);

-- Location: LCFF_X18_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][17]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\);

-- Location: LCCOMB_X24_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux46~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\);

-- Location: LCCOMB_X23_Y9_N4
\i_RISCV|i_Path|i_BancoReg|Mux46~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][17]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~5_combout\);

-- Location: LCCOMB_X24_Y12_N16
\i_RISCV|i_Path|i_BancoReg|Mux46~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20)) # (\i_RISCV|i_Path|i_BancoReg|Mux46~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux46~7_combout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~7_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\);

-- Location: LCFF_X25_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux14~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\);

-- Location: LCCOMB_X25_Y14_N20
\i_RISCV|i_Path|i_BancoReg|Mux46~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][17]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\);

-- Location: LCCOMB_X25_Y14_N8
\i_RISCV|i_Path|i_BancoReg|Mux46~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][17]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux46~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][17]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~3_combout\);

-- Location: LCCOMB_X24_Y12_N18
\i_RISCV|i_Path|i_BancoReg|Mux46~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux46~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux46~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux46~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux46~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~11_combout\);

-- Location: LCCOMB_X24_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux46~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux46~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux46~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux46~15_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\);

-- Location: LCCOMB_X24_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux46~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux46~18_combout\) # ((!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|Mux46~1_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux46~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux46~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux46~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\);

-- Location: LCCOMB_X23_Y12_N8
\i_RISCV|i_Path|b[17]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[17]~16_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[17]~15_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|b[17]~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\,
	combout => \i_RISCV|i_Path|b[17]~16_combout\);

-- Location: LCCOMB_X19_Y19_N20
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~36_combout\ = ((\i_RISCV|i_Path|b[18]~14_combout\ $ (\i_RISCV|i_Path|a[18]~341_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\ = CARRY((\i_RISCV|i_Path|b[18]~14_combout\ & (\i_RISCV|i_Path|a[18]~341_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\)) # (!\i_RISCV|i_Path|b[18]~14_combout\ & ((\i_RISCV|i_Path|a[18]~341_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[18]~14_combout\,
	datab => \i_RISCV|i_Path|a[18]~341_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~35\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~36_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\);

-- Location: LCCOMB_X15_Y19_N20
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~36_combout\ = ((\i_RISCV|i_Path|a[18]~341_combout\ $ (\i_RISCV|i_Path|b[18]~14_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\ = CARRY((\i_RISCV|i_Path|a[18]~341_combout\ & ((\i_RISCV|i_Path|b[18]~14_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\))) # (!\i_RISCV|i_Path|a[18]~341_combout\ & (\i_RISCV|i_Path|b[18]~14_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~341_combout\,
	datab => \i_RISCV|i_Path|b[18]~14_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~35\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~36_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\);

-- Location: LCCOMB_X22_Y19_N4
\i_RISCV|i_Path|i_ALU|ShiftRight0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[18]~341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|a[18]~341_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\);

-- Location: LCCOMB_X21_Y17_N24
\i_RISCV|i_Path|i_ALU|ShiftRight1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[21]~462_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|a[21]~462_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\);

-- Location: LCCOMB_X22_Y21_N10
\i_RISCV|i_Path|i_ALU|ShiftRight1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\);

-- Location: LCCOMB_X18_Y21_N8
\i_RISCV|i_Path|i_ALU|ShiftRight0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~33_combout\) # ((!\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~33_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\);

-- Location: LCCOMB_X18_Y21_N0
\i_RISCV|i_Path|i_ALU|ShiftRight1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~14_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\);

-- Location: LCCOMB_X18_Y21_N22
\i_RISCV|i_Path|i_ALU|ShiftRight0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\);

-- Location: LCCOMB_X22_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (((\i_RISCV|i_Path|shamt[0]~1_combout\)))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[1]~197_combout\)) # 
-- (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[2]~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~197_combout\,
	datab => \i_RISCV|i_Path|a[2]~126_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X22_Y20_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~64_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[0]~174_combout\ & !\i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\)) # 
-- (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~174_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~63_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X22_Y20_N0
\i_RISCV|i_Path|i_ALU|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~0_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~1_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~64_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~64_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~69_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~0_combout\);

-- Location: LCCOMB_X22_Y20_N18
\i_RISCV|i_Path|i_ALU|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux13~0_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(18))) # (!\i_RISCV|i_Path|i_ALU|Mux13~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|xor_out\(18),
	datab => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~1_combout\);

-- Location: LCCOMB_X21_Y23_N26
\i_RISCV|i_Path|i_ALU|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux13~1_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~2_combout\);

-- Location: LCCOMB_X21_Y23_N4
\i_RISCV|i_Path|i_ALU|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~3_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux13~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux13~2_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~3_combout\);

-- Location: LCCOMB_X14_Y22_N6
\i_RISCV|i_Path|i_ALU|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~5_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((!\i_RISCV|i_Control|alu_op[2]~0_combout\) # (!\i_RISCV|i_Path|ir_out_m\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\);

-- Location: LCCOMB_X22_Y19_N8
\i_RISCV|i_Path|i_ALU|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|b[18]~14_combout\) # ((\i_RISCV|i_Path|a[18]~341_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[18]~14_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datad => \i_RISCV|i_Path|a[18]~341_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~4_combout\);

-- Location: LCCOMB_X21_Y23_N6
\i_RISCV|i_Path|i_ALU|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux13~4_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux13~3_combout\ 
-- & !\i_RISCV|i_Path|i_ALU|Mux13~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux13~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~5_combout\);

-- Location: LCCOMB_X21_Y23_N12
\i_RISCV|i_Path|i_ALU|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~6_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux13~5_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~36_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux13~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~36_combout\))))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~36_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~36_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~6_combout\);

-- Location: LCCOMB_X21_Y23_N16
\i_RISCV|i_Path|i_ALU|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux13~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[18]~341_combout\ & (\i_RISCV|i_Path|b[18]~14_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[18]~341_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[18]~14_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux13~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux13~7_combout\);

-- Location: LCFF_X21_Y23_N17
\i_RISCV|i_Path|alur_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux13~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(18));

-- Location: LCCOMB_X16_Y17_N16
\i_RISCV|i_Path|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux13~0_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux0~2_combout\,
	datad => \i_RISCV|i_Path|alur_out\(18),
	combout => \i_RISCV|i_Path|Mux13~0_combout\);

-- Location: LCCOMB_X16_Y17_N2
\i_RISCV|i_Path|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux13~1_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux13~0_combout\) # ((\i_RISCV|i_Path|pc_out\(18) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(18),
	datab => \i_RISCV|i_Path|Mux0~0_combout\,
	datac => \i_RISCV|i_Path|Mux13~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Path|Mux13~1_combout\);

-- Location: LCCOMB_X21_Y17_N14
\i_RISCV|i_Path|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux13~2_combout\ = (\i_RISCV|i_Path|Mux13~1_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|ir_out_m\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|Mux13~1_combout\,
	combout => \i_RISCV|i_Path|Mux13~2_combout\);

-- Location: LCFF_X18_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\);

-- Location: LCCOMB_X18_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux45~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][18]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\);

-- Location: LCCOMB_X23_Y11_N16
\i_RISCV|i_Path|i_BancoReg|Mux45~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux45~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][18]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~11_combout\);

-- Location: LCCOMB_X26_Y10_N8
\i_RISCV|i_Path|i_BancoReg|reg[7][18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][18]~feeder_combout\ = \i_RISCV|i_Path|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux13~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][18]~feeder_combout\);

-- Location: LCFF_X26_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][18]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\);

-- Location: LCCOMB_X25_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux45~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\);

-- Location: LCCOMB_X25_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux45~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~13_combout\);

-- Location: LCCOMB_X24_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux45~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux45~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux45~13_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\);

-- Location: LCCOMB_X24_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux45~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][18]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~15_combout\);

-- Location: LCCOMB_X24_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux45~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux45~11_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (((!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux45~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux45~11_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\);

-- Location: LCFF_X12_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\);

-- Location: LCFF_X21_Y17_N29
\i_RISCV|i_Path|i_BancoReg|reg[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\);

-- Location: LCFF_X13_Y11_N29
\i_RISCV|i_Path|i_BancoReg|reg[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux13~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\);

-- Location: LCCOMB_X13_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux45~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][18]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][18]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\);

-- Location: LCCOMB_X12_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux45~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][18]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][18]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~18_combout\);

-- Location: LCCOMB_X24_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux45~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux45~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux45~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux45~9_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux45~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~18_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\);

-- Location: LCCOMB_X24_Y11_N4
\i_RISCV|i_Path|b[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[18]~14_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[18]~13_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|b[18]~13_combout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\,
	combout => \i_RISCV|i_Path|b[18]~14_combout\);

-- Location: LCCOMB_X15_Y19_N22
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~38_combout\ = (\i_RISCV|i_Path|b[19]~12_combout\ & ((\i_RISCV|i_Path|a[19]~389_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\ & VCC)) # (!\i_RISCV|i_Path|a[19]~389_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\)))) # 
-- (!\i_RISCV|i_Path|b[19]~12_combout\ & ((\i_RISCV|i_Path|a[19]~389_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\)) # (!\i_RISCV|i_Path|a[19]~389_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\ = CARRY((\i_RISCV|i_Path|b[19]~12_combout\ & (!\i_RISCV|i_Path|a[19]~389_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\)) # (!\i_RISCV|i_Path|b[19]~12_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\) # 
-- (!\i_RISCV|i_Path|a[19]~389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[19]~12_combout\,
	datab => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~37\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~38_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\);

-- Location: LCCOMB_X16_Y14_N22
\i_RISCV|i_Path|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux12~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux12~0_combout\) # ((\i_RISCV|i_Path|Mux0~2_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux12~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(19),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux12~1_combout\);

-- Location: LCCOMB_X22_Y11_N12
\i_RISCV|i_Path|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux12~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Control|estado_act.lui3~regout\) # ((\i_RISCV|i_Path|Mux0~0_combout\ & \i_RISCV|i_Path|Mux12~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(19) & 
-- (((\i_RISCV|i_Path|Mux0~0_combout\ & \i_RISCV|i_Path|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|Mux12~1_combout\,
	combout => \i_RISCV|i_Path|Mux12~2_combout\);

-- Location: LCFF_X22_Y9_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\);

-- Location: LCFF_X22_Y9_N3
\i_RISCV|i_Path|i_BancoReg|reg[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\);

-- Location: LCCOMB_X22_Y9_N24
\i_RISCV|i_Path|i_BancoReg|Mux44~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\);

-- Location: LCFF_X22_Y11_N13
\i_RISCV|i_Path|i_BancoReg|reg[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\);

-- Location: LCCOMB_X22_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux44~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~1_combout\);

-- Location: LCFF_X13_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\);

-- Location: LCFF_X12_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\);

-- Location: LCCOMB_X12_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux44~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\);

-- Location: LCCOMB_X13_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux44~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~18_combout\);

-- Location: LCCOMB_X19_Y12_N8
\i_RISCV|i_Path|i_BancoReg|reg[3][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][19]~feeder_combout\);

-- Location: LCFF_X19_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\);

-- Location: LCFF_X22_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\);

-- Location: LCCOMB_X26_Y9_N0
\i_RISCV|i_Path|i_BancoReg|reg[7][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][19]~feeder_combout\);

-- Location: LCFF_X26_Y9_N1
\i_RISCV|i_Path|i_BancoReg|reg[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\);

-- Location: LCFF_X27_Y18_N1
\i_RISCV|i_Path|i_BancoReg|reg[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\);

-- Location: LCFF_X26_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\);

-- Location: LCCOMB_X26_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux44~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\);

-- Location: LCCOMB_X27_Y18_N0
\i_RISCV|i_Path|i_BancoReg|Mux44~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~13_combout\);

-- Location: LCCOMB_X27_Y18_N22
\i_RISCV|i_Path|i_BancoReg|Mux44~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux44~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\);

-- Location: LCCOMB_X22_Y14_N20
\i_RISCV|i_Path|i_BancoReg|Mux44~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~14_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~15_combout\);

-- Location: LCCOMB_X21_Y11_N18
\i_RISCV|i_Path|i_BancoReg|reg[29][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][19]~feeder_combout\);

-- Location: LCFF_X21_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\);

-- Location: LCCOMB_X21_Y11_N10
\i_RISCV|i_Path|i_BancoReg|reg[17][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[17][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[17][19]~feeder_combout\);

-- Location: LCFF_X21_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[17][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\);

-- Location: LCCOMB_X29_Y14_N18
\i_RISCV|i_Path|i_BancoReg|Mux44~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][19]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\);

-- Location: LCCOMB_X21_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux44~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~3_combout\);

-- Location: LCFF_X21_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\);

-- Location: LCFF_X21_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\);

-- Location: LCFF_X22_Y12_N25
\i_RISCV|i_Path|i_BancoReg|reg[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\);

-- Location: LCCOMB_X22_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux44~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\);

-- Location: LCCOMB_X21_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux44~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~7_combout\);

-- Location: LCFF_X20_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\);

-- Location: LCFF_X20_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\);

-- Location: LCCOMB_X19_Y14_N20
\i_RISCV|i_Path|i_BancoReg|Mux44~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((!\i_RISCV|i_Path|ir_out_m\(23) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][19]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\);

-- Location: LCCOMB_X25_Y10_N8
\i_RISCV|i_Path|i_BancoReg|Mux44~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~5_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][19]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~4_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~5_combout\);

-- Location: LCCOMB_X21_Y12_N22
\i_RISCV|i_Path|i_BancoReg|Mux44~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|Mux44~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux44~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\);

-- Location: LCCOMB_X21_Y12_N0
\i_RISCV|i_Path|i_BancoReg|Mux44~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux44~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux44~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux44~10_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~11_combout\);

-- Location: LCCOMB_X18_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Mux44~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux44~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux44~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\);

-- Location: LCCOMB_X18_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Mux44~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux44~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux44~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux44~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\);

-- Location: LCCOMB_X18_Y14_N10
\i_RISCV|i_Path|b[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[19]~11_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_genInm|inm~0_combout\ & ((\i_RISCV|i_Path|ir_out_m\(19)))) # (!\i_RISCV|i_Path|i_genInm|inm~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(31),
	datab => \i_RISCV|i_Path|ir_out_m\(19),
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_genInm|inm~0_combout\,
	combout => \i_RISCV|i_Path|b[19]~11_combout\);

-- Location: LCCOMB_X18_Y14_N4
\i_RISCV|i_Path|b[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[19]~12_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[19]~11_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\,
	datad => \i_RISCV|i_Path|b[19]~11_combout\,
	combout => \i_RISCV|i_Path|b[19]~12_combout\);

-- Location: LCCOMB_X14_Y19_N14
\i_RISCV|i_Path|i_ALU|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|a[19]~389_combout\) # (\i_RISCV|i_Path|b[19]~12_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|b[19]~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~4_combout\);

-- Location: LCCOMB_X21_Y17_N16
\i_RISCV|i_Path|i_ALU|ShiftRight1~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~11_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\);

-- Location: LCCOMB_X18_Y20_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\);

-- Location: LCCOMB_X18_Y20_N16
\i_RISCV|i_Path|i_ALU|ShiftRight1~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~34_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~34_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\);

-- Location: LCCOMB_X18_Y20_N2
\i_RISCV|i_Path|i_ALU|ShiftRight0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\);

-- Location: LCCOMB_X18_Y16_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~30_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X22_Y21_N2
\i_RISCV|i_Path|i_ALU|ShiftLeft0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[6]~245_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => \i_RISCV|i_Path|a[6]~245_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X21_Y19_N28
\i_RISCV|i_Path|i_ALU|ShiftLeft0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[5]~268_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[5]~268_combout\,
	datad => \i_RISCV|i_Path|a[7]~293_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X21_Y19_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X18_Y19_N28
\i_RISCV|i_Path|i_ALU|ShiftLeft0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X22_Y19_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|a[17]~366_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X18_Y19_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~15_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X21_Y15_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~34_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~33_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X18_Y19_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X18_Y19_N8
\i_RISCV|i_Path|i_ALU|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~0_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux9~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & 
-- (((!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~0_combout\);

-- Location: LCCOMB_X22_Y20_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~75_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X18_Y19_N30
\i_RISCV|i_Path|i_ALU|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux12~0_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(19))) # (!\i_RISCV|i_Path|i_ALU|Mux12~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~75_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|xor_out\(19),
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux12~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~75_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~1_combout\);

-- Location: LCCOMB_X14_Y19_N10
\i_RISCV|i_Path|i_ALU|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux12~1_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux12~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~2_combout\);

-- Location: LCCOMB_X14_Y19_N0
\i_RISCV|i_Path|i_ALU|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~3_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux12~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux12~2_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~3_combout\);

-- Location: LCCOMB_X14_Y19_N20
\i_RISCV|i_Path|i_ALU|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux12~4_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux12~4_combout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux12~3_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux12~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux12~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~5_combout\);

-- Location: LCCOMB_X19_Y19_N22
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~38_combout\ = (\i_RISCV|i_Path|b[19]~12_combout\ & ((\i_RISCV|i_Path|a[19]~389_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\)) # (!\i_RISCV|i_Path|a[19]~389_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\) # 
-- (GND))))) # (!\i_RISCV|i_Path|b[19]~12_combout\ & ((\i_RISCV|i_Path|a[19]~389_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\ & VCC)) # (!\i_RISCV|i_Path|a[19]~389_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\ = CARRY((\i_RISCV|i_Path|b[19]~12_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\) # (!\i_RISCV|i_Path|a[19]~389_combout\))) # (!\i_RISCV|i_Path|b[19]~12_combout\ & (!\i_RISCV|i_Path|a[19]~389_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[19]~12_combout\,
	datab => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~37\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~38_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\);

-- Location: LCCOMB_X14_Y19_N18
\i_RISCV|i_Path|i_ALU|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~6_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux12~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~38_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux12~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~38_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~38_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux12~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~38_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~6_combout\);

-- Location: LCCOMB_X14_Y19_N16
\i_RISCV|i_Path|i_ALU|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux12~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[19]~12_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[19]~12_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux12~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux12~7_combout\);

-- Location: LCFF_X14_Y19_N17
\i_RISCV|i_Path|alur_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux12~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(19));

-- Location: LCCOMB_X14_Y19_N12
\i_RISCV|i_Path|pc_in[19]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[19]~52_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[19]~12_combout\ & (\i_RISCV|i_Path|a[19]~389_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[19]~12_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|a[19]~389_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux12~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[19]~52_combout\);

-- Location: LCCOMB_X14_Y19_N24
\i_RISCV|i_Path|pc_in[19]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[19]~82_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(19))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[19]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Path|alur_out\(19),
	datad => \i_RISCV|i_Path|pc_in[19]~52_combout\,
	combout => \i_RISCV|i_Path|pc_in[19]~82_combout\);

-- Location: LCFF_X14_Y19_N25
\i_RISCV|i_Path|pc_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[19]~82_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(19));

-- Location: LCCOMB_X21_Y11_N4
\i_RISCV|i_Path|a[19]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~368_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|pc_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|pc_out\(19),
	combout => \i_RISCV|i_Path|a[19]~368_combout\);

-- Location: LCFF_X22_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\);

-- Location: LCCOMB_X22_Y9_N2
\i_RISCV|i_Path|a[19]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~369_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[19]~369_combout\);

-- Location: LCCOMB_X22_Y11_N10
\i_RISCV|i_Path|a[19]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~370_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[19]~369_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\)) # (!\i_RISCV|i_Path|a[19]~369_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[19]~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][19]~regout\,
	datad => \i_RISCV|i_Path|a[19]~369_combout\,
	combout => \i_RISCV|i_Path|a[19]~370_combout\);

-- Location: LCFF_X24_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\);

-- Location: LCFF_X24_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\);

-- Location: LCFF_X20_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\);

-- Location: LCCOMB_X24_Y10_N28
\i_RISCV|i_Path|a[19]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~378_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][19]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][19]~regout\,
	combout => \i_RISCV|i_Path|a[19]~378_combout\);

-- Location: LCCOMB_X24_Y10_N30
\i_RISCV|i_Path|a[19]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~379_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[19]~378_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\)) # (!\i_RISCV|i_Path|a[19]~378_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[19]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][19]~regout\,
	datad => \i_RISCV|i_Path|a[19]~378_combout\,
	combout => \i_RISCV|i_Path|a[19]~379_combout\);

-- Location: LCCOMB_X29_Y12_N8
\i_RISCV|i_Path|i_BancoReg|reg[21][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][19]~feeder_combout\);

-- Location: LCFF_X29_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\);

-- Location: LCCOMB_X21_Y11_N16
\i_RISCV|i_Path|a[19]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~372_combout\ = (\i_RISCV|i_Path|a[19]~371_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[19]~371_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~371_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[19]~372_combout\);

-- Location: LCFF_X22_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\);

-- Location: LCCOMB_X22_Y12_N6
\i_RISCV|i_Path|a[19]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~375_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][19]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[19]~375_combout\);

-- Location: LCCOMB_X21_Y12_N28
\i_RISCV|i_Path|a[19]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~376_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[19]~375_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\))) # (!\i_RISCV|i_Path|a[19]~375_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[19]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][19]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|a[19]~375_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][19]~regout\,
	combout => \i_RISCV|i_Path|a[19]~376_combout\);

-- Location: LCCOMB_X21_Y10_N0
\i_RISCV|i_Path|a[19]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~377_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[19]~374_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[19]~376_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~374_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[19]~376_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[19]~377_combout\);

-- Location: LCCOMB_X21_Y11_N14
\i_RISCV|i_Path|a[19]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~380_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[19]~377_combout\ & (\i_RISCV|i_Path|a[19]~379_combout\)) # (!\i_RISCV|i_Path|a[19]~377_combout\ & ((\i_RISCV|i_Path|a[19]~372_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[19]~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[19]~379_combout\,
	datac => \i_RISCV|i_Path|a[19]~372_combout\,
	datad => \i_RISCV|i_Path|a[19]~377_combout\,
	combout => \i_RISCV|i_Path|a[19]~380_combout\);

-- Location: LCFF_X22_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux12~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\);

-- Location: LCCOMB_X26_Y9_N28
\i_RISCV|i_Path|i_BancoReg|reg[4][19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][19]~feeder_combout\ = \i_RISCV|i_Path|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux12~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][19]~feeder_combout\);

-- Location: LCFF_X26_Y9_N29
\i_RISCV|i_Path|i_BancoReg|reg[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][19]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\);

-- Location: LCCOMB_X26_Y9_N18
\i_RISCV|i_Path|a[19]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~381_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][19]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][19]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[19]~381_combout\);

-- Location: LCCOMB_X26_Y9_N26
\i_RISCV|i_Path|a[19]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~382_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[19]~381_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\)) # (!\i_RISCV|i_Path|a[19]~381_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[19]~381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][19]~regout\,
	datad => \i_RISCV|i_Path|a[19]~381_combout\,
	combout => \i_RISCV|i_Path|a[19]~382_combout\);

-- Location: LCCOMB_X22_Y14_N12
\i_RISCV|i_Path|a[19]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~383_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[19]~382_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|a[9]~110_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][19]~regout\,
	datad => \i_RISCV|i_Path|a[19]~382_combout\,
	combout => \i_RISCV|i_Path|a[19]~383_combout\);

-- Location: LCCOMB_X22_Y14_N26
\i_RISCV|i_Path|a[19]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~384_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[19]~383_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\)) # (!\i_RISCV|i_Path|a[19]~383_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[19]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][19]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][19]~regout\,
	datad => \i_RISCV|i_Path|a[19]~383_combout\,
	combout => \i_RISCV|i_Path|a[19]~384_combout\);

-- Location: LCCOMB_X21_Y11_N28
\i_RISCV|i_Path|a[19]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~385_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[19]~380_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- ((\i_RISCV|i_Path|a[19]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[19]~380_combout\,
	datad => \i_RISCV|i_Path|a[19]~384_combout\,
	combout => \i_RISCV|i_Path|a[19]~385_combout\);

-- Location: LCCOMB_X21_Y11_N22
\i_RISCV|i_Path|a[19]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~388_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[19]~385_combout\ & (\i_RISCV|i_Path|a[19]~387_combout\)) # (!\i_RISCV|i_Path|a[19]~385_combout\ & ((\i_RISCV|i_Path|a[19]~370_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[19]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~387_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[19]~370_combout\,
	datad => \i_RISCV|i_Path|a[19]~385_combout\,
	combout => \i_RISCV|i_Path|a[19]~388_combout\);

-- Location: LCCOMB_X21_Y11_N8
\i_RISCV|i_Path|a[19]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[19]~389_combout\ = (\i_RISCV|i_Path|a[19]~367_combout\) # ((\i_RISCV|i_Path|a[19]~368_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[19]~388_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~367_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[19]~368_combout\,
	datad => \i_RISCV|i_Path|a[19]~388_combout\,
	combout => \i_RISCV|i_Path|a[19]~389_combout\);

-- Location: LCCOMB_X19_Y19_N24
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~40_combout\ = ((\i_RISCV|i_Path|b[20]~10_combout\ $ (\i_RISCV|i_Path|a[20]~414_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\ = CARRY((\i_RISCV|i_Path|b[20]~10_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\)) # (!\i_RISCV|i_Path|b[20]~10_combout\ & ((\i_RISCV|i_Path|a[20]~414_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[20]~10_combout\,
	datab => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~39\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~40_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\);

-- Location: LCCOMB_X15_Y19_N24
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~40_combout\ = ((\i_RISCV|i_Path|b[20]~10_combout\ $ (\i_RISCV|i_Path|a[20]~414_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\ = CARRY((\i_RISCV|i_Path|b[20]~10_combout\ & ((\i_RISCV|i_Path|a[20]~414_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\))) # (!\i_RISCV|i_Path|b[20]~10_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[20]~10_combout\,
	datab => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~39\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~40_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\);

-- Location: LCCOMB_X22_Y22_N16
\i_RISCV|i_Path|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux11~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(31),
	combout => \i_RISCV|i_Path|Mux11~0_combout\);

-- Location: LCCOMB_X14_Y17_N22
\i_RISCV|i_Path|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux11~1_combout\ = (\i_RISCV|i_Path|Mux26~4_combout\ & (((!\i_RISCV|i_Control|l_u~0_combout\ & \i_RISCV|i_Path|Mux0~1_combout\)))) # (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(20),
	datab => \i_RISCV|i_Control|l_u~0_combout\,
	datac => \i_RISCV|i_Path|Mux0~1_combout\,
	datad => \i_RISCV|i_Path|Mux26~4_combout\,
	combout => \i_RISCV|i_Path|Mux11~1_combout\);

-- Location: LCCOMB_X13_Y14_N8
\i_RISCV|i_Path|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux11~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux11~1_combout\))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (\i_RISCV|i_Path|pc_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(20),
	datab => \i_RISCV|i_Path|Mux0~0_combout\,
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux11~1_combout\,
	combout => \i_RISCV|i_Path|Mux11~2_combout\);

-- Location: LCCOMB_X14_Y14_N8
\i_RISCV|i_Path|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux11~3_combout\ = (\i_RISCV|i_Path|Mux11~2_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|Mux11~0_combout\,
	datad => \i_RISCV|i_Path|Mux11~2_combout\,
	combout => \i_RISCV|i_Path|Mux11~3_combout\);

-- Location: LCFF_X24_Y21_N23
\i_RISCV|i_Path|i_BancoReg|reg[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\);

-- Location: LCFF_X24_Y21_N29
\i_RISCV|i_Path|i_BancoReg|reg[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\);

-- Location: LCCOMB_X24_Y21_N6
\i_RISCV|i_Path|i_BancoReg|Mux43~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][20]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][20]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\);

-- Location: LCFF_X22_Y22_N29
\i_RISCV|i_Path|i_BancoReg|reg[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\);

-- Location: LCFF_X22_Y22_N27
\i_RISCV|i_Path|i_BancoReg|reg[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\);

-- Location: LCCOMB_X22_Y22_N28
\i_RISCV|i_Path|i_BancoReg|Mux43~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[28][20]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~5_combout\);

-- Location: LCCOMB_X22_Y22_N18
\i_RISCV|i_Path|i_BancoReg|Mux43~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~3_combout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((!\i_RISCV|i_Path|ir_out_m\(21) & 
-- \i_RISCV|i_Path|i_BancoReg|Mux43~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux43~3_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\);

-- Location: LCFF_X27_Y12_N19
\i_RISCV|i_Path|i_BancoReg|reg[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\);

-- Location: LCFF_X27_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\);

-- Location: LCCOMB_X27_Y12_N20
\i_RISCV|i_Path|i_BancoReg|Mux43~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\);

-- Location: LCFF_X27_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\);

-- Location: LCCOMB_X26_Y17_N24
\i_RISCV|i_Path|i_BancoReg|reg[31][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][20]~feeder_combout\ = \i_RISCV|i_Path|Mux11~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux11~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][20]~feeder_combout\);

-- Location: LCFF_X26_Y17_N25
\i_RISCV|i_Path|i_BancoReg|reg[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\);

-- Location: LCCOMB_X27_Y17_N4
\i_RISCV|i_Path|i_BancoReg|Mux43~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~7_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~8_combout\);

-- Location: LCFF_X19_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\);

-- Location: LCFF_X20_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\);

-- Location: LCCOMB_X19_Y14_N18
\i_RISCV|i_Path|i_BancoReg|Mux43~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|ir_out_m\(22))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\);

-- Location: LCFF_X25_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\);

-- Location: LCCOMB_X25_Y10_N16
\i_RISCV|i_Path|i_BancoReg|Mux43~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\ & \i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~1_combout\);

-- Location: LCCOMB_X22_Y22_N4
\i_RISCV|i_Path|i_BancoReg|Mux43~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux43~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux43~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~6_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux43~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~9_combout\);

-- Location: LCFF_X14_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\);

-- Location: LCFF_X13_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\);

-- Location: LCFF_X13_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\);

-- Location: LCCOMB_X13_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux43~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\);

-- Location: LCCOMB_X14_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux43~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~18_combout\);

-- Location: LCFF_X21_Y9_N3
\i_RISCV|i_Path|i_BancoReg|reg[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\);

-- Location: LCFF_X22_Y9_N9
\i_RISCV|i_Path|i_BancoReg|reg[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\);

-- Location: LCFF_X22_Y11_N7
\i_RISCV|i_Path|i_BancoReg|reg[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\);

-- Location: LCCOMB_X22_Y11_N6
\i_RISCV|i_Path|i_BancoReg|Mux43~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\);

-- Location: LCCOMB_X21_Y9_N24
\i_RISCV|i_Path|i_BancoReg|Mux43~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~11_combout\);

-- Location: LCFF_X24_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\);

-- Location: LCFF_X22_Y14_N19
\i_RISCV|i_Path|i_BancoReg|reg[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\);

-- Location: LCFF_X22_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\);

-- Location: LCFF_X22_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\);

-- Location: LCCOMB_X22_Y13_N28
\i_RISCV|i_Path|i_BancoReg|Mux43~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\);

-- Location: LCFF_X14_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\);

-- Location: LCCOMB_X26_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux43~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux43~12_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~13_combout\);

-- Location: LCCOMB_X26_Y13_N12
\i_RISCV|i_Path|i_BancoReg|Mux43~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\);

-- Location: LCCOMB_X26_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux43~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~15_combout\);

-- Location: LCCOMB_X21_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux43~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~11_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|Mux43~15_combout\ & !\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~11_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux43~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\);

-- Location: LCCOMB_X22_Y22_N22
\i_RISCV|i_Path|i_BancoReg|Mux43~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux43~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux43~9_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux43~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\);

-- Location: LCCOMB_X22_Y22_N8
\i_RISCV|i_Path|b[20]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[20]~10_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux11~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|Mux11~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\,
	combout => \i_RISCV|i_Path|b[20]~10_combout\);

-- Location: LCCOMB_X21_Y23_N14
\i_RISCV|i_Path|i_ALU|or_out[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|or_out\(20) = (\i_RISCV|i_Path|a[20]~414_combout\) # (\i_RISCV|i_Path|b[20]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|b[20]~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|or_out\(20));

-- Location: LCCOMB_X20_Y19_N26
\i_RISCV|i_Path|i_ALU|ShiftRight0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~24_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\);

-- Location: LCCOMB_X21_Y19_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\);

-- Location: LCCOMB_X20_Y19_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~52_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X18_Y23_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~56_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X23_Y20_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~41_combout\ = (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|a[0]~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|a[0]~174_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X22_Y19_N2
\i_RISCV|i_Path|i_ALU|ShiftLeft0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~41_combout\) # ((!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~41_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X22_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux11~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~1_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux11~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ 
-- & \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux11~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~3_combout\);

-- Location: LCCOMB_X22_Y22_N2
\i_RISCV|i_Path|i_ALU|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux11~3_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux11~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux11~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~4_combout\);

-- Location: LCCOMB_X21_Y23_N24
\i_RISCV|i_Path|i_ALU|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux11~4_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~5_combout\);

-- Location: LCCOMB_X21_Y19_N20
\i_RISCV|i_Path|i_ALU|ShiftRight1~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~39_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~39_combout\);

-- Location: LCCOMB_X21_Y19_N2
\i_RISCV|i_Path|i_ALU|ShiftRight1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~39_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~39_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\);

-- Location: LCCOMB_X21_Y23_N18
\i_RISCV|i_Path|i_ALU|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~6_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux11~5_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux11~5_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux11~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~6_combout\);

-- Location: LCCOMB_X21_Y23_N30
\i_RISCV|i_Path|i_ALU|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux11~6_combout\ & (((\i_RISCV|i_Control|alu_op[2]~0_combout\ & \i_RISCV|i_Path|ir_out_m\(12))) # (!\i_RISCV|i_Control|Selector15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~10_combout\);

-- Location: LCCOMB_X21_Y23_N0
\i_RISCV|i_Path|i_ALU|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|or_out\(20))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux11~10_combout\))))) 
-- # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|or_out\(20),
	datad => \i_RISCV|i_Path|i_ALU|Mux11~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~7_combout\);

-- Location: LCCOMB_X21_Y23_N22
\i_RISCV|i_Path|i_ALU|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~8_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux11~7_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~40_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux11~7_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~40_combout\))))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~40_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~40_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~8_combout\);

-- Location: LCCOMB_X21_Y23_N20
\i_RISCV|i_Path|i_ALU|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux11~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[20]~10_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[20]~10_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux11~9_combout\);

-- Location: LCFF_X21_Y23_N21
\i_RISCV|i_Path|alur_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux11~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(20));

-- Location: LCCOMB_X21_Y23_N28
\i_RISCV|i_Path|pc_in[20]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[20]~53_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[20]~10_combout\ & (\i_RISCV|i_Path|a[20]~414_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[20]~10_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|a[20]~414_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux11~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[20]~53_combout\);

-- Location: LCCOMB_X21_Y23_N2
\i_RISCV|i_Path|pc_in[20]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[20]~83_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(20))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[20]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Path|alur_out\(20),
	datad => \i_RISCV|i_Path|pc_in[20]~53_combout\,
	combout => \i_RISCV|i_Path|pc_in[20]~83_combout\);

-- Location: LCFF_X21_Y23_N3
\i_RISCV|i_Path|pc_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[20]~83_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(20));

-- Location: LCCOMB_X23_Y15_N2
\i_RISCV|i_Path|a[20]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~391_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Path|pc_out\(20) & (\i_RISCV|i_Control|WideOr8~0_combout\ & !\i_RISCV|i_Control|estado_act.Jal~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|pc_out\(20),
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[20]~391_combout\);

-- Location: LCCOMB_X20_Y10_N30
\i_RISCV|i_Path|a[20]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~392_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[20]~392_combout\);

-- Location: LCFF_X20_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\);

-- Location: LCCOMB_X20_Y10_N8
\i_RISCV|i_Path|a[20]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~393_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[20]~392_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\)) # (!\i_RISCV|i_Path|a[20]~392_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|a[20]~392_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|a[20]~392_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~393_combout\);

-- Location: LCCOMB_X27_Y12_N18
\i_RISCV|i_Path|a[20]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~399_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][20]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[20]~399_combout\);

-- Location: LCCOMB_X27_Y17_N28
\i_RISCV|i_Path|a[20]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~400_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[20]~399_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\)) # (!\i_RISCV|i_Path|a[20]~399_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[20]~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][20]~regout\,
	datad => \i_RISCV|i_Path|a[20]~399_combout\,
	combout => \i_RISCV|i_Path|a[20]~400_combout\);

-- Location: LCCOMB_X21_Y21_N2
\i_RISCV|i_Path|a[20]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~401_combout\ = (\i_RISCV|i_Path|a[20]~398_combout\ & (((\i_RISCV|i_Path|a[20]~400_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16)))) # (!\i_RISCV|i_Path|a[20]~398_combout\ & (\i_RISCV|i_Path|ir_out_m\(16) & 
-- (\i_RISCV|i_Path|a[20]~393_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~398_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[20]~393_combout\,
	datad => \i_RISCV|i_Path|a[20]~400_combout\,
	combout => \i_RISCV|i_Path|a[20]~401_combout\);

-- Location: LCFF_X14_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\);

-- Location: LCCOMB_X13_Y11_N8
\i_RISCV|i_Path|a[20]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~411_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][20]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][20]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[20]~411_combout\);

-- Location: LCCOMB_X14_Y11_N20
\i_RISCV|i_Path|a[20]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~412_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[20]~411_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\)) # (!\i_RISCV|i_Path|a[20]~411_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[20]~411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][20]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][20]~regout\,
	datad => \i_RISCV|i_Path|a[20]~411_combout\,
	combout => \i_RISCV|i_Path|a[20]~412_combout\);

-- Location: LCCOMB_X22_Y14_N18
\i_RISCV|i_Path|a[20]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~402_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][20]~regout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[20]~402_combout\);

-- Location: LCCOMB_X22_Y9_N8
\i_RISCV|i_Path|a[20]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~407_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~407_combout\);

-- Location: LCCOMB_X21_Y9_N20
\i_RISCV|i_Path|a[20]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~408_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[20]~407_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\))) # (!\i_RISCV|i_Path|a[20]~407_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[20]~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][20]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][20]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[20]~407_combout\,
	combout => \i_RISCV|i_Path|a[20]~408_combout\);

-- Location: LCCOMB_X21_Y9_N6
\i_RISCV|i_Path|a[20]~876\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~876_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[20]~408_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|a[20]~408_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(19),
	combout => \i_RISCV|i_Path|a[20]~876_combout\);

-- Location: LCFF_X24_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux11~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\);

-- Location: LCCOMB_X22_Y13_N12
\i_RISCV|i_Path|a[20]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~403_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][20]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~403_combout\);

-- Location: LCCOMB_X22_Y13_N14
\i_RISCV|i_Path|a[20]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~404_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\) # (\i_RISCV|i_Path|a[20]~403_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][20]~regout\,
	datad => \i_RISCV|i_Path|a[20]~403_combout\,
	combout => \i_RISCV|i_Path|a[20]~404_combout\);

-- Location: LCCOMB_X24_Y13_N16
\i_RISCV|i_Path|a[20]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~405_combout\ = (\i_RISCV|i_Path|a[20]~404_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[20]~403_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\) # 
-- (!\i_RISCV|i_Path|a[20]~403_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][20]~regout\,
	datac => \i_RISCV|i_Path|a[20]~403_combout\,
	datad => \i_RISCV|i_Path|a[20]~404_combout\,
	combout => \i_RISCV|i_Path|a[20]~405_combout\);

-- Location: LCCOMB_X24_Y18_N20
\i_RISCV|i_Path|i_BancoReg|reg[3][20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][20]~feeder_combout\ = \i_RISCV|i_Path|Mux11~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux11~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~feeder_combout\);

-- Location: LCFF_X24_Y18_N21
\i_RISCV|i_Path|i_BancoReg|reg[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\);

-- Location: LCCOMB_X24_Y13_N6
\i_RISCV|i_Path|a[20]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~406_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[20]~405_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\))) # (!\i_RISCV|i_Path|a[20]~405_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[20]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][20]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|a[20]~405_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[3][20]~regout\,
	combout => \i_RISCV|i_Path|a[20]~406_combout\);

-- Location: LCCOMB_X21_Y21_N12
\i_RISCV|i_Path|a[20]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~410_combout\ = (\i_RISCV|i_Path|a[20]~876_combout\ & ((\i_RISCV|i_Path|a[20]~409_combout\) # ((!\i_RISCV|i_Path|a[20]~402_combout\ & \i_RISCV|i_Path|a[20]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~409_combout\,
	datab => \i_RISCV|i_Path|a[20]~402_combout\,
	datac => \i_RISCV|i_Path|a[20]~876_combout\,
	datad => \i_RISCV|i_Path|a[20]~406_combout\,
	combout => \i_RISCV|i_Path|a[20]~410_combout\);

-- Location: LCCOMB_X21_Y21_N18
\i_RISCV|i_Path|a[20]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~413_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[20]~410_combout\ & ((\i_RISCV|i_Path|a[20]~412_combout\))) # (!\i_RISCV|i_Path|a[20]~410_combout\ & (\i_RISCV|i_Path|a[20]~401_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[20]~410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[20]~401_combout\,
	datac => \i_RISCV|i_Path|a[20]~412_combout\,
	datad => \i_RISCV|i_Path|a[20]~410_combout\,
	combout => \i_RISCV|i_Path|a[20]~413_combout\);

-- Location: LCCOMB_X21_Y21_N8
\i_RISCV|i_Path|a[20]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[20]~414_combout\ = (\i_RISCV|i_Path|a[20]~390_combout\) # ((\i_RISCV|i_Path|a[20]~391_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[20]~413_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[20]~390_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[20]~391_combout\,
	datad => \i_RISCV|i_Path|a[20]~413_combout\,
	combout => \i_RISCV|i_Path|a[20]~414_combout\);

-- Location: LCCOMB_X19_Y19_N26
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~42_combout\ = (\i_RISCV|i_Path|a[21]~462_combout\ & ((\i_RISCV|i_Path|b[21]~9_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\)) # (!\i_RISCV|i_Path|b[21]~9_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[21]~462_combout\ & ((\i_RISCV|i_Path|b[21]~9_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\) # (GND))) # (!\i_RISCV|i_Path|b[21]~9_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\ = CARRY((\i_RISCV|i_Path|a[21]~462_combout\ & (\i_RISCV|i_Path|b[21]~9_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\)) # (!\i_RISCV|i_Path|a[21]~462_combout\ & ((\i_RISCV|i_Path|b[21]~9_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~462_combout\,
	datab => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~41\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~42_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~43\);

-- Location: LCCOMB_X15_Y19_N26
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~42_combout\ = (\i_RISCV|i_Path|a[21]~462_combout\ & ((\i_RISCV|i_Path|b[21]~9_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\ & VCC)) # (!\i_RISCV|i_Path|b[21]~9_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\)))) # 
-- (!\i_RISCV|i_Path|a[21]~462_combout\ & ((\i_RISCV|i_Path|b[21]~9_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\)) # (!\i_RISCV|i_Path|b[21]~9_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\) # (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\ = CARRY((\i_RISCV|i_Path|a[21]~462_combout\ & (!\i_RISCV|i_Path|b[21]~9_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\)) # (!\i_RISCV|i_Path|a[21]~462_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\) # 
-- (!\i_RISCV|i_Path|b[21]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~462_combout\,
	datab => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~41\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~42_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\);

-- Location: LCCOMB_X14_Y19_N8
\i_RISCV|i_Path|i_ALU|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|b[21]~9_combout\) # (\i_RISCV|i_Path|a[21]~462_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => \i_RISCV|i_Path|a[21]~462_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~4_combout\);

-- Location: LCCOMB_X21_Y20_N4
\i_RISCV|i_Path|i_ALU|ShiftRight1~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~41_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~41_combout\);

-- Location: LCCOMB_X21_Y21_N26
\i_RISCV|i_Path|i_ALU|ShiftRight0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[22]~439_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[24]~606_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\);

-- Location: LCCOMB_X20_Y19_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[21]~462_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[21]~462_combout\,
	datad => \i_RISCV|i_Path|a[23]~485_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\);

-- Location: LCCOMB_X20_Y21_N20
\i_RISCV|i_Path|i_ALU|ShiftRight0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~23_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\);

-- Location: LCCOMB_X21_Y20_N6
\i_RISCV|i_Path|i_ALU|ShiftRight0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~20_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\);

-- Location: LCCOMB_X21_Y20_N30
\i_RISCV|i_Path|i_ALU|ShiftRight0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\);

-- Location: LCCOMB_X21_Y20_N26
\i_RISCV|i_Path|i_ALU|ShiftRight1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~41_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~41_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\);

-- Location: LCCOMB_X21_Y17_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\);

-- Location: LCCOMB_X20_Y20_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\);

-- Location: LCCOMB_X16_Y19_N28
\i_RISCV|i_Path|i_ALU|xor_out[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(21) = \i_RISCV|i_Path|b[21]~9_combout\ $ (\i_RISCV|i_Path|a[21]~462_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => \i_RISCV|i_Path|a[21]~462_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(21));

-- Location: LCCOMB_X21_Y20_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X14_Y19_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~87_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\) # ((!\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X16_Y19_N10
\i_RISCV|i_Path|i_ALU|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~0_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~90_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y19_N18
\i_RISCV|i_Path|i_ALU|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux10~0_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(21))) # (!\i_RISCV|i_Path|i_ALU|Mux10~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~87_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(21),
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~87_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~1_combout\);

-- Location: LCCOMB_X16_Y19_N12
\i_RISCV|i_Path|i_ALU|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux10~1_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y19_N26
\i_RISCV|i_Path|i_ALU|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~3_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux10~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux10~2_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y19_N30
\i_RISCV|i_Path|i_ALU|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux10~4_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux10~4_combout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux10~3_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux10~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~5_combout\);

-- Location: LCCOMB_X14_Y19_N28
\i_RISCV|i_Path|i_ALU|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~6_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux10~5_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~42_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux10~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~42_combout\))))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~42_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~42_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~6_combout\);

-- Location: LCCOMB_X14_Y19_N22
\i_RISCV|i_Path|i_ALU|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux10~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[21]~462_combout\ & (\i_RISCV|i_Path|b[21]~9_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~462_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux10~7_combout\);

-- Location: LCFF_X14_Y19_N23
\i_RISCV|i_Path|alur_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux10~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(21));

-- Location: LCCOMB_X16_Y17_N24
\i_RISCV|i_Path|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux10~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux0~2_combout\,
	datad => \i_RISCV|i_Path|alur_out\(21),
	combout => \i_RISCV|i_Path|Mux10~1_combout\);

-- Location: LCCOMB_X14_Y19_N6
\i_RISCV|i_Path|pc_in[21]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[21]~55_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[21]~462_combout\ & (\i_RISCV|i_Path|b[21]~9_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[21]~462_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[21]~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux10~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[21]~55_combout\);

-- Location: LCCOMB_X14_Y19_N2
\i_RISCV|i_Path|pc_in[21]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[21]~85_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(21))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[21]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(21),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|pc_in[21]~55_combout\,
	combout => \i_RISCV|i_Path|pc_in[21]~85_combout\);

-- Location: LCFF_X14_Y19_N3
\i_RISCV|i_Path|pc_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[21]~85_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(21));

-- Location: LCCOMB_X16_Y17_N10
\i_RISCV|i_Path|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux10~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux10~1_combout\) # ((!\i_RISCV|i_Control|WideOr9~0_combout\ & \i_RISCV|i_Path|pc_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux0~0_combout\,
	datac => \i_RISCV|i_Path|Mux10~1_combout\,
	datad => \i_RISCV|i_Path|pc_out\(21),
	combout => \i_RISCV|i_Path|Mux10~2_combout\);

-- Location: LCCOMB_X16_Y17_N8
\i_RISCV|i_Path|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux10~3_combout\ = (\i_RISCV|i_Path|Mux10~2_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|Mux10~0_combout\,
	datad => \i_RISCV|i_Path|Mux10~2_combout\,
	combout => \i_RISCV|i_Path|Mux10~3_combout\);

-- Location: LCFF_X16_Y17_N9
\i_RISCV|i_Path|i_BancoReg|reg[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\);

-- Location: LCCOMB_X22_Y9_N10
\i_RISCV|i_Path|i_BancoReg|Mux42~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\);

-- Location: LCCOMB_X16_Y10_N30
\i_RISCV|i_Path|i_BancoReg|Mux42~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][21]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~1_combout\);

-- Location: LCFF_X20_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\);

-- Location: LCFF_X26_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\);

-- Location: LCCOMB_X26_Y13_N18
\i_RISCV|i_Path|i_BancoReg|Mux42~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\);

-- Location: LCCOMB_X20_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux42~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~13_combout\);

-- Location: LCCOMB_X19_Y12_N12
\i_RISCV|i_Path|i_BancoReg|Mux42~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux42~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\);

-- Location: LCCOMB_X19_Y12_N30
\i_RISCV|i_Path|i_BancoReg|Mux42~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~15_combout\);

-- Location: LCFF_X16_Y19_N17
\i_RISCV|i_Path|i_BancoReg|reg[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\);

-- Location: LCCOMB_X22_Y10_N4
\i_RISCV|i_Path|i_BancoReg|Mux42~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\);

-- Location: LCCOMB_X16_Y19_N14
\i_RISCV|i_Path|i_BancoReg|Mux42~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~7_combout\);

-- Location: LCCOMB_X19_Y10_N6
\i_RISCV|i_Path|i_BancoReg|Mux42~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][21]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\);

-- Location: LCCOMB_X19_Y10_N10
\i_RISCV|i_Path|i_BancoReg|Mux42~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~5_combout\);

-- Location: LCCOMB_X16_Y19_N4
\i_RISCV|i_Path|i_BancoReg|Mux42~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~5_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux42~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux42~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\);

-- Location: LCCOMB_X16_Y9_N22
\i_RISCV|i_Path|i_BancoReg|reg[31][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][21]~feeder_combout\ = \i_RISCV|i_Path|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][21]~feeder_combout\);

-- Location: LCFF_X16_Y9_N23
\i_RISCV|i_Path|i_BancoReg|reg[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\);

-- Location: LCFF_X13_Y17_N17
\i_RISCV|i_Path|i_BancoReg|reg[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\);

-- Location: LCCOMB_X16_Y9_N6
\i_RISCV|i_Path|i_BancoReg|reg[19][21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][21]~feeder_combout\ = \i_RISCV|i_Path|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux10~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][21]~feeder_combout\);

-- Location: LCFF_X16_Y9_N7
\i_RISCV|i_Path|i_BancoReg|reg[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\);

-- Location: LCCOMB_X26_Y12_N0
\i_RISCV|i_Path|i_BancoReg|Mux42~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][21]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\);

-- Location: LCCOMB_X26_Y12_N22
\i_RISCV|i_Path|i_BancoReg|Mux42~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][21]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~10_combout\);

-- Location: LCFF_X26_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\);

-- Location: LCFF_X29_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux10~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\);

-- Location: LCCOMB_X29_Y14_N22
\i_RISCV|i_Path|i_BancoReg|Mux42~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\);

-- Location: LCCOMB_X27_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux42~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][21]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~3_combout\);

-- Location: LCCOMB_X16_Y19_N22
\i_RISCV|i_Path|i_BancoReg|Mux42~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux42~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux42~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux42~8_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux42~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~11_combout\);

-- Location: LCCOMB_X16_Y19_N8
\i_RISCV|i_Path|i_BancoReg|Mux42~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux42~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux42~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux42~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\);

-- Location: LCCOMB_X14_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux42~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][21]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\);

-- Location: LCCOMB_X14_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux42~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][21]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux42~17_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][21]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~18_combout\);

-- Location: LCCOMB_X16_Y19_N30
\i_RISCV|i_Path|i_BancoReg|Mux42~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux42~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux42~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux42~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~18_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\);

-- Location: LCCOMB_X16_Y19_N20
\i_RISCV|i_Path|b[21]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[21]~9_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux10~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|Mux10~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\,
	combout => \i_RISCV|i_Path|b[21]~9_combout\);

-- Location: LCCOMB_X15_Y19_N28
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~44_combout\ = ((\i_RISCV|i_Path|b[22]~8_combout\ $ (\i_RISCV|i_Path|a[22]~439_combout\ $ (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\ = CARRY((\i_RISCV|i_Path|b[22]~8_combout\ & ((\i_RISCV|i_Path|a[22]~439_combout\) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\))) # (!\i_RISCV|i_Path|b[22]~8_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[22]~8_combout\,
	datab => \i_RISCV|i_Path|a[22]~439_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~43\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~44_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~45\);

-- Location: LCCOMB_X16_Y21_N14
\i_RISCV|i_Path|i_ALU|ShiftRight1~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~43_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ & 
-- (\i_RISCV|i_Path|a[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[30]~508_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~43_combout\);

-- Location: LCCOMB_X16_Y21_N4
\i_RISCV|i_Path|i_ALU|ShiftRight0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~32_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\);

-- Location: LCCOMB_X19_Y13_N4
\i_RISCV|i_Path|i_ALU|ShiftRight0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~30_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\);

-- Location: LCCOMB_X16_Y21_N12
\i_RISCV|i_Path|i_ALU|ShiftRight1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~43_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~43_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\);

-- Location: LCCOMB_X16_Y21_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~64_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~63_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\);

-- Location: LCCOMB_X16_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\);

-- Location: LCCOMB_X15_Y22_N6
\i_RISCV|i_Path|i_ALU|xor_out[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(22) = \i_RISCV|i_Path|b[22]~8_combout\ $ (\i_RISCV|i_Path|a[22]~439_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[22]~8_combout\,
	datad => \i_RISCV|i_Path|a[22]~439_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(22));

-- Location: LCCOMB_X23_Y21_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~47_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X23_Y22_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~83_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X23_Y18_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~85_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~68_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X19_Y22_N4
\i_RISCV|i_Path|i_ALU|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~83_combout\)) 
-- # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~83_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~6_combout\);

-- Location: LCCOMB_X19_Y15_N8
\i_RISCV|i_Path|i_ALU|ShiftLeft0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~61_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~66_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X19_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~6_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(22))) # (!\i_RISCV|i_Path|i_ALU|Mux9~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(22),
	datac => \i_RISCV|i_Path|i_ALU|Mux9~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~7_combout\);

-- Location: LCCOMB_X19_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux9~7_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~8_combout\);

-- Location: LCCOMB_X19_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~9_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~8_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux9~8_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~9_combout\);

-- Location: LCCOMB_X19_Y22_N6
\i_RISCV|i_Path|i_ALU|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~10_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ $ ((!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~10_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~9_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~10_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~11_combout\);

-- Location: LCCOMB_X19_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~12_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~11_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~44_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~11_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~44_combout\))))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~44_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~12_combout\);

-- Location: LCCOMB_X19_Y22_N14
\i_RISCV|i_Path|i_ALU|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux9~13_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\ & (\i_RISCV|i_Path|b[22]~8_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~439_combout\,
	datab => \i_RISCV|i_Path|b[22]~8_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux9~13_combout\);

-- Location: LCFF_X19_Y22_N15
\i_RISCV|i_Path|alur_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux9~13_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(22));

-- Location: LCCOMB_X19_Y22_N22
\i_RISCV|i_Path|pc_in[22]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[22]~54_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[22]~439_combout\ & (\i_RISCV|i_Path|b[22]~8_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~439_combout\,
	datab => \i_RISCV|i_Path|b[22]~8_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux9~12_combout\,
	combout => \i_RISCV|i_Path|pc_in[22]~54_combout\);

-- Location: LCCOMB_X18_Y18_N24
\i_RISCV|i_Path|pc_in[22]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[22]~84_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(22))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[22]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(22),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|pc_in[22]~54_combout\,
	combout => \i_RISCV|i_Path|pc_in[22]~84_combout\);

-- Location: LCFF_X18_Y18_N25
\i_RISCV|i_Path|pc_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[22]~84_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(22));

-- Location: LCFF_X13_Y19_N3
\i_RISCV|i_Path|pc_ir[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(22),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(22));

-- Location: LCCOMB_X13_Y19_N2
\i_RISCV|i_Path|a[22]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~415_combout\ = (\i_RISCV|i_Path|pc_ir\(22) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Jal~regout\) # (\i_RISCV|i_Control|estado_act.Decod~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(22),
	datad => \i_RISCV|i_Control|estado_act.Decod~regout\,
	combout => \i_RISCV|i_Path|a[22]~415_combout\);

-- Location: LCCOMB_X12_Y11_N4
\i_RISCV|i_Path|a[22]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~437_combout\ = (\i_RISCV|i_Path|a[22]~436_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|a[22]~436_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~436_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[22]~437_combout\);

-- Location: LCFF_X26_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\);

-- Location: LCCOMB_X26_Y14_N4
\i_RISCV|i_Path|a[22]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~419_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[22]~419_combout\);

-- Location: LCFF_X26_Y14_N7
\i_RISCV|i_Path|i_BancoReg|reg[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\);

-- Location: LCCOMB_X26_Y14_N6
\i_RISCV|i_Path|a[22]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~420_combout\ = (\i_RISCV|i_Path|a[22]~419_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[22]~419_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][22]~regout\,
	datab => \i_RISCV|i_Path|a[22]~419_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[22]~420_combout\);

-- Location: LCCOMB_X21_Y12_N30
\i_RISCV|i_Path|a[22]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~422_combout\ = (\i_RISCV|i_Path|a[22]~421_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[22]~421_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~421_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[22]~422_combout\);

-- Location: LCCOMB_X20_Y15_N20
\i_RISCV|i_Path|a[22]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~423_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[22]~420_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[22]~422_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[22]~420_combout\,
	datad => \i_RISCV|i_Path|a[22]~422_combout\,
	combout => \i_RISCV|i_Path|a[22]~423_combout\);

-- Location: LCFF_X24_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\);

-- Location: LCFF_X20_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\);

-- Location: LCCOMB_X24_Y10_N4
\i_RISCV|i_Path|a[22]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~424_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][22]~regout\,
	combout => \i_RISCV|i_Path|a[22]~424_combout\);

-- Location: LCFF_X24_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\);

-- Location: LCCOMB_X24_Y10_N22
\i_RISCV|i_Path|a[22]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~425_combout\ = (\i_RISCV|i_Path|a[22]~424_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[22]~424_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][22]~regout\,
	datab => \i_RISCV|i_Path|a[22]~424_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][22]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[22]~425_combout\);

-- Location: LCCOMB_X20_Y15_N30
\i_RISCV|i_Path|a[22]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~426_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[22]~423_combout\ & ((\i_RISCV|i_Path|a[22]~425_combout\))) # (!\i_RISCV|i_Path|a[22]~423_combout\ & (\i_RISCV|i_Path|a[22]~418_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[22]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~418_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[22]~423_combout\,
	datad => \i_RISCV|i_Path|a[22]~425_combout\,
	combout => \i_RISCV|i_Path|a[22]~426_combout\);

-- Location: LCCOMB_X22_Y14_N16
\i_RISCV|i_Path|a[22]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~427_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][22]~regout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[22]~427_combout\);

-- Location: LCCOMB_X22_Y14_N8
\i_RISCV|i_Path|a[22]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~434_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[22]~427_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\,
	datac => \i_RISCV|i_Path|a[22]~427_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[22]~434_combout\);

-- Location: LCFF_X22_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\);

-- Location: LCCOMB_X26_Y10_N0
\i_RISCV|i_Path|a[22]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~428_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][22]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][22]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[22]~428_combout\);

-- Location: LCFF_X23_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\);

-- Location: LCCOMB_X26_Y10_N26
\i_RISCV|i_Path|a[22]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~429_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[22]~428_combout\) # (\i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[22]~428_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][22]~regout\,
	datad => \i_RISCV|i_Path|a[9]~111_combout\,
	combout => \i_RISCV|i_Path|a[22]~429_combout\);

-- Location: LCCOMB_X23_Y10_N24
\i_RISCV|i_Path|a[22]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~430_combout\ = (\i_RISCV|i_Path|a[22]~429_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[22]~428_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\) # 
-- (!\i_RISCV|i_Path|a[22]~428_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[22]~428_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][22]~regout\,
	datad => \i_RISCV|i_Path|a[22]~429_combout\,
	combout => \i_RISCV|i_Path|a[22]~430_combout\);

-- Location: LCCOMB_X22_Y14_N14
\i_RISCV|i_Path|a[22]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~431_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[22]~430_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\)) # (!\i_RISCV|i_Path|a[22]~430_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[22]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][22]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][22]~regout\,
	datad => \i_RISCV|i_Path|a[22]~430_combout\,
	combout => \i_RISCV|i_Path|a[22]~431_combout\);

-- Location: LCFF_X22_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux9~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\);

-- Location: LCCOMB_X22_Y9_N12
\i_RISCV|i_Path|a[22]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~432_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][22]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][22]~regout\,
	combout => \i_RISCV|i_Path|a[22]~432_combout\);

-- Location: LCCOMB_X27_Y9_N6
\i_RISCV|i_Path|a[22]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~433_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[22]~432_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\)) # (!\i_RISCV|i_Path|a[22]~432_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[22]~432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][22]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][22]~regout\,
	datad => \i_RISCV|i_Path|a[22]~432_combout\,
	combout => \i_RISCV|i_Path|a[22]~433_combout\);

-- Location: LCCOMB_X22_Y14_N10
\i_RISCV|i_Path|a[22]~877\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~877_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[22]~433_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(19),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[22]~433_combout\,
	combout => \i_RISCV|i_Path|a[22]~877_combout\);

-- Location: LCCOMB_X22_Y14_N22
\i_RISCV|i_Path|a[22]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~435_combout\ = (\i_RISCV|i_Path|a[22]~877_combout\ & ((\i_RISCV|i_Path|a[22]~434_combout\) # ((!\i_RISCV|i_Path|a[22]~427_combout\ & \i_RISCV|i_Path|a[22]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~427_combout\,
	datab => \i_RISCV|i_Path|a[22]~434_combout\,
	datac => \i_RISCV|i_Path|a[22]~431_combout\,
	datad => \i_RISCV|i_Path|a[22]~877_combout\,
	combout => \i_RISCV|i_Path|a[22]~435_combout\);

-- Location: LCCOMB_X21_Y21_N10
\i_RISCV|i_Path|a[22]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~438_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[22]~435_combout\ & (\i_RISCV|i_Path|a[22]~437_combout\)) # (!\i_RISCV|i_Path|a[22]~435_combout\ & ((\i_RISCV|i_Path|a[22]~426_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[22]~435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[22]~437_combout\,
	datac => \i_RISCV|i_Path|a[22]~426_combout\,
	datad => \i_RISCV|i_Path|a[22]~435_combout\,
	combout => \i_RISCV|i_Path|a[22]~438_combout\);

-- Location: LCCOMB_X21_Y21_N28
\i_RISCV|i_Path|a[22]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[22]~439_combout\ = (\i_RISCV|i_Path|a[22]~416_combout\) # ((\i_RISCV|i_Path|a[22]~415_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[22]~438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~416_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[22]~415_combout\,
	datad => \i_RISCV|i_Path|a[22]~438_combout\,
	combout => \i_RISCV|i_Path|a[22]~439_combout\);

-- Location: LCCOMB_X19_Y19_N30
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~46_combout\ = (\i_RISCV|i_Path|b[23]~7_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\)) # (!\i_RISCV|i_Path|a[23]~485_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\) # (GND))))) 
-- # (!\i_RISCV|i_Path|b[23]~7_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\ & VCC)) # (!\i_RISCV|i_Path|a[23]~485_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\ = CARRY((\i_RISCV|i_Path|b[23]~7_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\) # (!\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|b[23]~7_combout\ & (!\i_RISCV|i_Path|a[23]~485_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[23]~7_combout\,
	datab => \i_RISCV|i_Path|a[23]~485_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~45\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~46_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\);

-- Location: LCCOMB_X21_Y20_N22
\i_RISCV|i_Path|i_ALU|ShiftRight1~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\);

-- Location: LCCOMB_X21_Y20_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\ & (!\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\);

-- Location: LCCOMB_X24_Y19_N16
\i_RISCV|i_Path|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux8~0_combout\ = (\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|i_genInm|Equal1~1_combout\ & ((\i_RISCV|i_Path|ir_out_m\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(31),
	datad => \i_RISCV|i_Path|i_genInm|Equal1~1_combout\,
	combout => \i_RISCV|i_Path|Mux8~0_combout\);

-- Location: LCCOMB_X19_Y22_N8
\i_RISCV|i_Path|i_ALU|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[23]~7_combout\ & (\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[23]~7_combout\,
	datab => \i_RISCV|i_Path|a[23]~485_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~7_combout\);

-- Location: LCFF_X19_Y22_N9
\i_RISCV|i_Path|alur_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux8~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(23));

-- Location: LCCOMB_X14_Y14_N0
\i_RISCV|i_Path|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux8~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~4_combout\,
	datab => \i_RISCV|i_Path|alur_out\(23),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux8~1_combout\);

-- Location: LCCOMB_X14_Y14_N2
\i_RISCV|i_Path|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux8~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux8~1_combout\) # ((\i_RISCV|i_Path|pc_out\(23) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(23),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux8~1_combout\,
	combout => \i_RISCV|i_Path|Mux8~2_combout\);

-- Location: LCCOMB_X19_Y14_N12
\i_RISCV|i_Path|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux8~3_combout\ = (\i_RISCV|i_Path|Mux8~2_combout\) # ((\i_RISCV|i_Path|Mux8~0_combout\ & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux8~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux8~2_combout\,
	combout => \i_RISCV|i_Path|Mux8~3_combout\);

-- Location: LCFF_X29_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\);

-- Location: LCFF_X29_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\);

-- Location: LCCOMB_X29_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux40~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\);

-- Location: LCCOMB_X29_Y11_N8
\i_RISCV|i_Path|i_BancoReg|Mux40~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~17_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~18_combout\);

-- Location: LCFF_X26_Y14_N31
\i_RISCV|i_Path|i_BancoReg|reg[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\);

-- Location: LCFF_X25_Y14_N31
\i_RISCV|i_Path|i_BancoReg|reg[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\);

-- Location: LCCOMB_X25_Y14_N30
\i_RISCV|i_Path|i_BancoReg|Mux40~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\);

-- Location: LCCOMB_X27_Y13_N10
\i_RISCV|i_Path|i_BancoReg|Mux40~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~3_combout\);

-- Location: LCFF_X19_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\);

-- Location: LCFF_X19_Y14_N17
\i_RISCV|i_Path|i_BancoReg|reg[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\);

-- Location: LCCOMB_X19_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux40~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\);

-- Location: LCCOMB_X19_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux40~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~5_combout\);

-- Location: LCCOMB_X23_Y19_N28
\i_RISCV|i_Path|i_BancoReg|Mux40~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~5_combout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux40~7_combout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux40~7_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~5_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\);

-- Location: LCCOMB_X23_Y19_N14
\i_RISCV|i_Path|i_BancoReg|Mux40~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux40~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux40~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux40~10_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~11_combout\);

-- Location: LCCOMB_X19_Y12_N16
\i_RISCV|i_Path|i_BancoReg|reg[3][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][23]~feeder_combout\ = \i_RISCV|i_Path|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux8~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][23]~feeder_combout\);

-- Location: LCFF_X19_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\);

-- Location: LCCOMB_X19_Y16_N20
\i_RISCV|i_Path|i_BancoReg|reg[1][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][23]~feeder_combout\ = \i_RISCV|i_Path|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux8~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][23]~feeder_combout\);

-- Location: LCFF_X19_Y16_N21
\i_RISCV|i_Path|i_BancoReg|reg[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\);

-- Location: LCFF_X24_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\);

-- Location: LCFF_X26_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\);

-- Location: LCFF_X26_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\);

-- Location: LCCOMB_X26_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux40~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\);

-- Location: LCCOMB_X24_Y13_N18
\i_RISCV|i_Path|i_BancoReg|Mux40~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~13_combout\);

-- Location: LCCOMB_X24_Y12_N30
\i_RISCV|i_Path|i_BancoReg|Mux40~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux40~13_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\);

-- Location: LCCOMB_X20_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux40~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~15_combout\);

-- Location: LCCOMB_X23_Y19_N20
\i_RISCV|i_Path|i_BancoReg|Mux40~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux40~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\);

-- Location: LCCOMB_X23_Y19_N2
\i_RISCV|i_Path|i_BancoReg|Mux40~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux40~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux40~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux40~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\);

-- Location: LCCOMB_X23_Y19_N12
\i_RISCV|i_Path|b[23]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[23]~7_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|Mux8~0_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|Mux8~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\,
	combout => \i_RISCV|i_Path|b[23]~7_combout\);

-- Location: LCCOMB_X23_Y19_N16
\i_RISCV|i_Path|i_ALU|xor_out[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(23) = \i_RISCV|i_Path|a[23]~485_combout\ $ (\i_RISCV|i_Path|b[23]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[23]~485_combout\,
	datad => \i_RISCV|i_Path|b[23]~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(23));

-- Location: LCCOMB_X19_Y16_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[21]~462_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[23]~485_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[23]~485_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[21]~462_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X18_Y19_N2
\i_RISCV|i_Path|i_ALU|ShiftLeft0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~18_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X18_Y19_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~17_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X18_Y19_N0
\i_RISCV|i_Path|i_ALU|ShiftLeft0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~32_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~35_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X23_Y19_N26
\i_RISCV|i_Path|i_ALU|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~0_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux9~2_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~1_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X23_Y19_N18
\i_RISCV|i_Path|i_ALU|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux8~0_combout\ & ((\i_RISCV|i_Path|i_ALU|xor_out\(23)))) # (!\i_RISCV|i_Path|i_ALU|Mux8~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~91_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux9~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~91_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|xor_out\(23),
	datad => \i_RISCV|i_Path|i_ALU|Mux8~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~1_combout\);

-- Location: LCCOMB_X23_Y19_N4
\i_RISCV|i_Path|i_ALU|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & (\i_RISCV|i_Path|i_ALU|Mux9~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux9~4_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux8~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux9~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux9~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux9~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~2_combout\);

-- Location: LCCOMB_X19_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~3_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux8~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux8~2_combout\ & 
-- (\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~3_combout\);

-- Location: LCCOMB_X19_Y22_N18
\i_RISCV|i_Path|i_ALU|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux8~4_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ $ ((!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux8~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux8~3_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux8~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~5_combout\);

-- Location: LCCOMB_X19_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux8~6_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux8~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~46_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux8~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~46_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~46_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~46_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux8~6_combout\);

-- Location: LCCOMB_X19_Y22_N2
\i_RISCV|i_Path|pc_in[23]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[23]~56_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[23]~7_combout\ & (\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[23]~7_combout\,
	datab => \i_RISCV|i_Path|a[23]~485_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux8~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[23]~56_combout\);

-- Location: LCCOMB_X19_Y22_N24
\i_RISCV|i_Path|pc_in[23]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[23]~86_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(23))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|pc_in[23]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(23),
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|pc_in[23]~56_combout\,
	combout => \i_RISCV|i_Path|pc_in[23]~86_combout\);

-- Location: LCFF_X19_Y22_N25
\i_RISCV|i_Path|pc_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[23]~86_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(23));

-- Location: LCFF_X12_Y16_N15
\i_RISCV|i_Path|pc_ir[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(23),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(23));

-- Location: LCCOMB_X12_Y16_N14
\i_RISCV|i_Path|a[23]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~463_combout\ = (\i_RISCV|i_Path|pc_ir\(23) & ((\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.auipc3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(23),
	datad => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	combout => \i_RISCV|i_Path|a[23]~463_combout\);

-- Location: LCCOMB_X14_Y15_N12
\i_RISCV|i_Path|a[23]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~464_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(23),
	combout => \i_RISCV|i_Path|a[23]~464_combout\);

-- Location: LCFF_X27_Y11_N5
\i_RISCV|i_Path|i_BancoReg|reg[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\);

-- Location: LCFF_X27_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\);

-- Location: LCCOMB_X27_Y11_N18
\i_RISCV|i_Path|a[23]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~482_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[23]~482_combout\);

-- Location: LCCOMB_X27_Y11_N4
\i_RISCV|i_Path|a[23]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~483_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[23]~482_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\)) # (!\i_RISCV|i_Path|a[23]~482_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[23]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][23]~regout\,
	datad => \i_RISCV|i_Path|a[23]~482_combout\,
	combout => \i_RISCV|i_Path|a[23]~483_combout\);

-- Location: LCCOMB_X19_Y16_N14
\i_RISCV|i_Path|i_BancoReg|reg[2][23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][23]~feeder_combout\ = \i_RISCV|i_Path|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux8~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][23]~feeder_combout\);

-- Location: LCFF_X19_Y16_N15
\i_RISCV|i_Path|i_BancoReg|reg[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][23]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\);

-- Location: LCFF_X25_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\);

-- Location: LCCOMB_X26_Y13_N30
\i_RISCV|i_Path|a[23]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~477_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[23]~477_combout\);

-- Location: LCCOMB_X25_Y13_N6
\i_RISCV|i_Path|a[23]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~478_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[23]~477_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\)) # (!\i_RISCV|i_Path|a[23]~477_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[23]~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][23]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][23]~regout\,
	datad => \i_RISCV|i_Path|a[23]~477_combout\,
	combout => \i_RISCV|i_Path|a[23]~478_combout\);

-- Location: LCCOMB_X19_Y16_N30
\i_RISCV|i_Path|a[23]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~479_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[23]~478_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][23]~regout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[23]~478_combout\,
	combout => \i_RISCV|i_Path|a[23]~479_combout\);

-- Location: LCCOMB_X19_Y16_N24
\i_RISCV|i_Path|a[23]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~480_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[23]~479_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\)) # (!\i_RISCV|i_Path|a[23]~479_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\))))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[23]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][23]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[23]~479_combout\,
	combout => \i_RISCV|i_Path|a[23]~480_combout\);

-- Location: LCFF_X27_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\);

-- Location: LCCOMB_X27_Y14_N22
\i_RISCV|i_Path|a[23]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~474_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][23]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[23]~474_combout\);

-- Location: LCFF_X27_Y14_N25
\i_RISCV|i_Path|i_BancoReg|reg[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\);

-- Location: LCCOMB_X27_Y14_N24
\i_RISCV|i_Path|a[23]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~475_combout\ = (\i_RISCV|i_Path|a[23]~474_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[23]~474_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][23]~regout\,
	datab => \i_RISCV|i_Path|a[23]~474_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[23]~475_combout\);

-- Location: LCFF_X18_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\);

-- Location: LCCOMB_X18_Y12_N24
\i_RISCV|i_Path|a[23]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~469_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\) # (\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][23]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[23]~469_combout\);

-- Location: LCCOMB_X18_Y12_N14
\i_RISCV|i_Path|a[23]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~470_combout\ = (\i_RISCV|i_Path|a[23]~469_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|a[23]~469_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\ 
-- & \i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][23]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][23]~regout\,
	datac => \i_RISCV|i_Path|a[23]~469_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[23]~470_combout\);

-- Location: LCFF_X22_Y19_N11
\i_RISCV|i_Path|i_BancoReg|reg[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\);

-- Location: LCFF_X23_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\);

-- Location: LCFF_X22_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux8~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\);

-- Location: LCCOMB_X23_Y13_N0
\i_RISCV|i_Path|a[23]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~471_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][23]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][23]~regout\,
	combout => \i_RISCV|i_Path|a[23]~471_combout\);

-- Location: LCCOMB_X22_Y19_N10
\i_RISCV|i_Path|a[23]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~472_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[23]~471_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\)) # (!\i_RISCV|i_Path|a[23]~471_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[23]~471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][23]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][23]~regout\,
	datad => \i_RISCV|i_Path|a[23]~471_combout\,
	combout => \i_RISCV|i_Path|a[23]~472_combout\);

-- Location: LCCOMB_X18_Y12_N4
\i_RISCV|i_Path|a[23]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~473_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[23]~470_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(16) & 
-- ((\i_RISCV|i_Path|a[23]~472_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[23]~470_combout\,
	datad => \i_RISCV|i_Path|a[23]~472_combout\,
	combout => \i_RISCV|i_Path|a[23]~473_combout\);

-- Location: LCCOMB_X19_Y16_N12
\i_RISCV|i_Path|a[23]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~476_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[23]~473_combout\ & ((\i_RISCV|i_Path|a[23]~475_combout\))) # (!\i_RISCV|i_Path|a[23]~473_combout\ & (\i_RISCV|i_Path|a[23]~468_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[23]~473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[23]~468_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[23]~475_combout\,
	datad => \i_RISCV|i_Path|a[23]~473_combout\,
	combout => \i_RISCV|i_Path|a[23]~476_combout\);

-- Location: LCCOMB_X19_Y16_N6
\i_RISCV|i_Path|a[23]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~481_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[23]~476_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- (\i_RISCV|i_Path|a[23]~480_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[23]~480_combout\,
	datad => \i_RISCV|i_Path|a[23]~476_combout\,
	combout => \i_RISCV|i_Path|a[23]~481_combout\);

-- Location: LCCOMB_X19_Y16_N0
\i_RISCV|i_Path|a[23]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~484_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[23]~481_combout\ & ((\i_RISCV|i_Path|a[23]~483_combout\))) # (!\i_RISCV|i_Path|a[23]~481_combout\ & (\i_RISCV|i_Path|a[23]~466_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[23]~481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[23]~466_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[23]~483_combout\,
	datad => \i_RISCV|i_Path|a[23]~481_combout\,
	combout => \i_RISCV|i_Path|a[23]~484_combout\);

-- Location: LCCOMB_X19_Y16_N26
\i_RISCV|i_Path|a[23]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[23]~485_combout\ = (\i_RISCV|i_Path|a[23]~463_combout\) # ((\i_RISCV|i_Path|a[23]~464_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[23]~484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[23]~463_combout\,
	datac => \i_RISCV|i_Path|a[23]~464_combout\,
	datad => \i_RISCV|i_Path|a[23]~484_combout\,
	combout => \i_RISCV|i_Path|a[23]~485_combout\);

-- Location: LCCOMB_X19_Y18_N0
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~48_combout\ = ((\i_RISCV|i_Path|a[24]~606_combout\ $ (\i_RISCV|i_Path|b[24]~6_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\ = CARRY((\i_RISCV|i_Path|a[24]~606_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\) # (!\i_RISCV|i_Path|b[24]~6_combout\))) # (!\i_RISCV|i_Path|a[24]~606_combout\ & (!\i_RISCV|i_Path|b[24]~6_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[24]~606_combout\,
	datab => \i_RISCV|i_Path|b[24]~6_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~47\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~48_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~49\);

-- Location: LCCOMB_X20_Y22_N18
\i_RISCV|i_Path|i_ALU|xor_out[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(24) = \i_RISCV|i_Path|a[24]~606_combout\ $ (\i_RISCV|i_Path|b[24]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|a[24]~606_combout\,
	datad => \i_RISCV|i_Path|b[24]~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(24));

-- Location: LCCOMB_X20_Y23_N22
\i_RISCV|i_Path|i_ALU|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((!\i_RISCV|i_Path|shamt[4]~4_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~2_combout\);

-- Location: LCCOMB_X19_Y21_N6
\i_RISCV|i_Path|i_ALU|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~5_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\) # ((\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Control|alu_op[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\);

-- Location: LCCOMB_X21_Y19_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~21_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\);

-- Location: LCCOMB_X20_Y22_N8
\i_RISCV|i_Path|i_ALU|ShiftRight1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\) # ((\i_RISCV|i_Path|a[31]~533_combout\ & \i_RISCV|i_Path|shamt[3]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\);

-- Location: LCCOMB_X20_Y22_N16
\i_RISCV|i_Path|i_ALU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~1_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\ & \i_RISCV|i_Path|ir_out_m\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(12),
	combout => \i_RISCV|i_Path|i_ALU|Mux7~1_combout\);

-- Location: LCCOMB_X21_Y22_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~51_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~42_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~43_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X21_Y22_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~50_combout\ = (\i_RISCV|i_Path|a[0]~174_combout\ & (\i_RISCV|i_Path|shamt[3]~0_combout\ & !\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~174_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X21_Y22_N0
\i_RISCV|i_Path|i_ALU|ShiftLeft0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~51_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~50_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~51_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~50_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~53_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X22_Y19_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~78_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~16_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X14_Y18_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~103_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X20_Y22_N2
\i_RISCV|i_Path|i_ALU|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux16~13_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~59_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~2_combout\);

-- Location: LCCOMB_X20_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux7~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux7~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~3_combout\);

-- Location: LCCOMB_X20_Y22_N6
\i_RISCV|i_Path|i_ALU|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux7~1_combout\)) # 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux7~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux7~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~4_combout\);

-- Location: LCCOMB_X20_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux7~4_combout\ & ((\i_RISCV|i_Path|i_ALU|xor_out\(24)))) # (!\i_RISCV|i_Path|i_ALU|Mux7~4_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(24),
	datac => \i_RISCV|i_Path|i_ALU|Mux4~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~5_combout\);

-- Location: LCCOMB_X20_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~1_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux7~5_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~6_combout\);

-- Location: LCCOMB_X20_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux7~6_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux7~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~48_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~533_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~7_combout\);

-- Location: LCCOMB_X20_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux7~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux7~0_combout\))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux7~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux7~8_combout\);

-- Location: LCCOMB_X20_Y22_N20
\i_RISCV|i_Path|pc_in[24]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[24]~89_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(24))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(24),
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux7~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[24]~89_combout\);

-- Location: LCFF_X20_Y22_N21
\i_RISCV|i_Path|pc_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[24]~89_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(24));

-- Location: LCFF_X20_Y22_N27
\i_RISCV|i_Path|alur_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux7~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(24));

-- Location: LCCOMB_X18_Y12_N12
\i_RISCV|i_Path|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux7~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((!\i_RISCV|i_Path|Mux26~4_combout\ & \i_RISCV|i_Path|alur_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~4_combout\,
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Path|alur_out\(24),
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux7~1_combout\);

-- Location: LCCOMB_X18_Y12_N22
\i_RISCV|i_Path|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux7~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux7~1_combout\) # ((\i_RISCV|i_Path|pc_out\(24) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(24),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux7~1_combout\,
	combout => \i_RISCV|i_Path|Mux7~2_combout\);

-- Location: LCCOMB_X18_Y12_N20
\i_RISCV|i_Path|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux7~3_combout\ = (\i_RISCV|i_Path|Mux7~2_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|Mux7~0_combout\,
	datad => \i_RISCV|i_Path|Mux7~2_combout\,
	combout => \i_RISCV|i_Path|Mux7~3_combout\);

-- Location: LCFF_X18_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\);

-- Location: LCFF_X21_Y10_N5
\i_RISCV|i_Path|i_BancoReg|reg[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\);

-- Location: LCFF_X18_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\);

-- Location: LCCOMB_X18_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux39~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][24]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\);

-- Location: LCCOMB_X21_Y10_N4
\i_RISCV|i_Path|i_BancoReg|Mux39~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~11_combout\);

-- Location: LCCOMB_X27_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[3][24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][24]~feeder_combout\ = \i_RISCV|i_Path|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux7~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~feeder_combout\);

-- Location: LCFF_X27_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\);

-- Location: LCCOMB_X25_Y12_N10
\i_RISCV|i_Path|i_BancoReg|Mux39~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\) # ((!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\ & \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux39~14_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~15_combout\);

-- Location: LCCOMB_X25_Y12_N20
\i_RISCV|i_Path|i_BancoReg|Mux39~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux39~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux39~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\);

-- Location: LCFF_X22_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\);

-- Location: LCCOMB_X22_Y12_N12
\i_RISCV|i_Path|i_BancoReg|Mux39~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][24]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\);

-- Location: LCCOMB_X21_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux39~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~5_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\ & 
-- (((\i_RISCV|i_Path|ir_out_m\(22) & \i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux39~4_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[20][24]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~5_combout\);

-- Location: LCFF_X29_Y13_N11
\i_RISCV|i_Path|i_BancoReg|reg[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\);

-- Location: LCFF_X30_Y13_N29
\i_RISCV|i_Path|i_BancoReg|reg[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux7~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\);

-- Location: LCCOMB_X30_Y13_N28
\i_RISCV|i_Path|i_BancoReg|Mux39~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\);

-- Location: LCCOMB_X29_Y12_N2
\i_RISCV|i_Path|i_BancoReg|Mux39~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~3_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][24]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux39~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][24]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~3_combout\);

-- Location: LCCOMB_X25_Y12_N4
\i_RISCV|i_Path|i_BancoReg|Mux39~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|Mux39~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux39~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\);

-- Location: LCCOMB_X27_Y12_N0
\i_RISCV|i_Path|i_BancoReg|Mux39~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][24]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\);

-- Location: LCCOMB_X26_Y17_N16
\i_RISCV|i_Path|i_BancoReg|Mux39~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][24]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][24]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~8_combout\);

-- Location: LCCOMB_X25_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux39~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux39~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux39~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux39~1_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~9_combout\);

-- Location: LCCOMB_X25_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux39~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux39~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux39~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux39~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\);

-- Location: LCCOMB_X25_Y12_N0
\i_RISCV|i_Path|b[24]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[24]~6_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|Mux7~0_combout\))) # (!\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\,
	datad => \i_RISCV|i_Path|Mux7~0_combout\,
	combout => \i_RISCV|i_Path|b[24]~6_combout\);

-- Location: LCCOMB_X21_Y20_N24
\i_RISCV|i_Path|i_ALU|ShiftRight0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\);

-- Location: LCCOMB_X20_Y16_N30
\i_RISCV|i_Path|i_ALU|xor_out[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(25) = \i_RISCV|i_Path|b[25]~5_combout\ $ (\i_RISCV|i_Path|a[25]~629_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|b[25]~5_combout\,
	datad => \i_RISCV|i_Path|a[25]~629_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(25));

-- Location: LCCOMB_X20_Y23_N2
\i_RISCV|i_Path|i_ALU|ShiftRight1~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~27_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~27_combout\);

-- Location: LCCOMB_X20_Y23_N16
\i_RISCV|i_Path|i_ALU|ShiftRight1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~27_combout\) # ((!\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~27_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\);

-- Location: LCCOMB_X20_Y23_N24
\i_RISCV|i_Path|i_ALU|ShiftRight1~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\);

-- Location: LCCOMB_X20_Y23_N14
\i_RISCV|i_Path|i_ALU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & (\i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\ & \i_RISCV|i_Control|alu_op[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~1_combout\);

-- Location: LCCOMB_X20_Y23_N8
\i_RISCV|i_Path|i_ALU|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux4~3_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~107_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~74_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~2_combout\);

-- Location: LCCOMB_X20_Y23_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~108_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X20_Y23_N28
\i_RISCV|i_Path|i_ALU|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux6~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~108_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux6~2_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~89_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux6~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~108_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~3_combout\);

-- Location: LCCOMB_X20_Y23_N6
\i_RISCV|i_Path|i_ALU|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux6~1_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # 
-- ((\i_RISCV|i_Path|i_ALU|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux6~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~4_combout\);

-- Location: LCCOMB_X20_Y23_N12
\i_RISCV|i_Path|i_ALU|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux6~4_combout\ & ((\i_RISCV|i_Path|i_ALU|xor_out\(25)))) # (!\i_RISCV|i_Path|i_ALU|Mux6~4_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\,
	datac => \i_RISCV|i_Path|i_ALU|xor_out\(25),
	datad => \i_RISCV|i_Path|i_ALU|Mux6~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~5_combout\);

-- Location: LCCOMB_X20_Y23_N10
\i_RISCV|i_Path|i_ALU|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~1_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux6~5_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~50_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux6~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~6_combout\);

-- Location: LCCOMB_X20_Y23_N0
\i_RISCV|i_Path|i_ALU|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux6~6_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux6~6_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~50_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~50_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux6~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~7_combout\);

-- Location: LCCOMB_X20_Y23_N30
\i_RISCV|i_Path|i_ALU|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux6~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux6~0_combout\))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux6~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux6~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux6~8_combout\);

-- Location: LCFF_X20_Y23_N31
\i_RISCV|i_Path|alur_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux6~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(25));

-- Location: LCCOMB_X20_Y23_N20
\i_RISCV|i_Path|pc_in[25]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[25]~90_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(25))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Path|alur_out\(25),
	datac => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux6~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[25]~90_combout\);

-- Location: LCFF_X20_Y23_N21
\i_RISCV|i_Path|pc_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[25]~90_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(25));

-- Location: LCCOMB_X19_Y15_N0
\i_RISCV|i_Path|a[25]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~608_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(25),
	combout => \i_RISCV|i_Path|a[25]~608_combout\);

-- Location: LCFF_X19_Y15_N19
\i_RISCV|i_Path|pc_ir[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(25),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(25));

-- Location: LCCOMB_X19_Y15_N18
\i_RISCV|i_Path|a[25]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~607_combout\ = (\i_RISCV|i_Path|pc_ir\(25) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(25),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[25]~607_combout\);

-- Location: LCFF_X21_Y9_N31
\i_RISCV|i_Path|i_BancoReg|reg[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\);

-- Location: LCFF_X21_Y10_N23
\i_RISCV|i_Path|i_BancoReg|reg[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\);

-- Location: LCCOMB_X21_Y10_N22
\i_RISCV|i_Path|a[25]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~609_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[25]~609_combout\);

-- Location: LCCOMB_X21_Y9_N30
\i_RISCV|i_Path|a[25]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~610_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[25]~609_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\))) # (!\i_RISCV|i_Path|a[25]~609_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[25]~609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~609_combout\,
	combout => \i_RISCV|i_Path|a[25]~610_combout\);

-- Location: LCCOMB_X27_Y11_N12
\i_RISCV|i_Path|a[25]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~626_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[25]~626_combout\);

-- Location: LCCOMB_X27_Y11_N20
\i_RISCV|i_Path|a[25]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~627_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[25]~626_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\)) # (!\i_RISCV|i_Path|a[25]~626_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[25]~626_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~626_combout\,
	combout => \i_RISCV|i_Path|a[25]~627_combout\);

-- Location: LCCOMB_X26_Y13_N2
\i_RISCV|i_Path|a[25]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~621_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][25]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[25]~621_combout\);

-- Location: LCCOMB_X25_Y15_N22
\i_RISCV|i_Path|a[25]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~622_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[25]~621_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\)) # (!\i_RISCV|i_Path|a[25]~621_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[25]~621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~621_combout\,
	combout => \i_RISCV|i_Path|a[25]~622_combout\);

-- Location: LCCOMB_X25_Y12_N28
\i_RISCV|i_Path|a[25]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~623_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[25]~622_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~110_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][25]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[25]~622_combout\,
	combout => \i_RISCV|i_Path|a[25]~623_combout\);

-- Location: LCCOMB_X25_Y12_N30
\i_RISCV|i_Path|a[25]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~624_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[25]~623_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\))) # (!\i_RISCV|i_Path|a[25]~623_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[25]~623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][25]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[25]~623_combout\,
	combout => \i_RISCV|i_Path|a[25]~624_combout\);

-- Location: LCFF_X16_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\);

-- Location: LCFF_X12_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\);

-- Location: LCFF_X16_Y10_N19
\i_RISCV|i_Path|i_BancoReg|reg[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\);

-- Location: LCCOMB_X16_Y10_N28
\i_RISCV|i_Path|a[25]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~613_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[25]~613_combout\);

-- Location: LCCOMB_X16_Y10_N8
\i_RISCV|i_Path|a[25]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~614_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[25]~613_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\)) # (!\i_RISCV|i_Path|a[25]~613_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[25]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][25]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~613_combout\,
	combout => \i_RISCV|i_Path|a[25]~614_combout\);

-- Location: LCFF_X16_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\);

-- Location: LCFF_X23_Y13_N27
\i_RISCV|i_Path|i_BancoReg|reg[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\);

-- Location: LCCOMB_X22_Y10_N8
\i_RISCV|i_Path|i_BancoReg|reg[24][25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][25]~feeder_combout\ = \i_RISCV|i_Path|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux6~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][25]~feeder_combout\);

-- Location: LCFF_X22_Y10_N9
\i_RISCV|i_Path|i_BancoReg|reg[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][25]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\);

-- Location: LCCOMB_X23_Y13_N26
\i_RISCV|i_Path|a[25]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~615_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][25]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][25]~regout\,
	combout => \i_RISCV|i_Path|a[25]~615_combout\);

-- Location: LCCOMB_X16_Y12_N28
\i_RISCV|i_Path|a[25]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~616_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[25]~615_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\)) # (!\i_RISCV|i_Path|a[25]~615_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[25]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~615_combout\,
	combout => \i_RISCV|i_Path|a[25]~616_combout\);

-- Location: LCCOMB_X19_Y12_N2
\i_RISCV|i_Path|a[25]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~617_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[25]~614_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[25]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[25]~614_combout\,
	datad => \i_RISCV|i_Path|a[25]~616_combout\,
	combout => \i_RISCV|i_Path|a[25]~617_combout\);

-- Location: LCFF_X16_Y18_N21
\i_RISCV|i_Path|i_BancoReg|reg[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux6~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\);

-- Location: LCCOMB_X27_Y14_N16
\i_RISCV|i_Path|a[25]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~618_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][25]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][25]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[25]~618_combout\);

-- Location: LCCOMB_X16_Y18_N18
\i_RISCV|i_Path|a[25]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~619_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[25]~618_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\)) # (!\i_RISCV|i_Path|a[25]~618_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[25]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][25]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][25]~regout\,
	datad => \i_RISCV|i_Path|a[25]~618_combout\,
	combout => \i_RISCV|i_Path|a[25]~619_combout\);

-- Location: LCCOMB_X19_Y16_N10
\i_RISCV|i_Path|a[25]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~620_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[25]~617_combout\ & ((\i_RISCV|i_Path|a[25]~619_combout\))) # (!\i_RISCV|i_Path|a[25]~617_combout\ & (\i_RISCV|i_Path|a[25]~612_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[25]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[25]~612_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[25]~617_combout\,
	datad => \i_RISCV|i_Path|a[25]~619_combout\,
	combout => \i_RISCV|i_Path|a[25]~620_combout\);

-- Location: LCCOMB_X19_Y16_N28
\i_RISCV|i_Path|a[25]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~625_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[25]~620_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- (\i_RISCV|i_Path|a[25]~624_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[25]~624_combout\,
	datad => \i_RISCV|i_Path|a[25]~620_combout\,
	combout => \i_RISCV|i_Path|a[25]~625_combout\);

-- Location: LCCOMB_X19_Y16_N22
\i_RISCV|i_Path|a[25]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~628_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[25]~625_combout\ & ((\i_RISCV|i_Path|a[25]~627_combout\))) # (!\i_RISCV|i_Path|a[25]~625_combout\ & (\i_RISCV|i_Path|a[25]~610_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[25]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[25]~610_combout\,
	datac => \i_RISCV|i_Path|a[25]~627_combout\,
	datad => \i_RISCV|i_Path|a[25]~625_combout\,
	combout => \i_RISCV|i_Path|a[25]~628_combout\);

-- Location: LCCOMB_X19_Y16_N16
\i_RISCV|i_Path|a[25]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[25]~629_combout\ = (\i_RISCV|i_Path|a[25]~608_combout\) # ((\i_RISCV|i_Path|a[25]~607_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[25]~628_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[25]~608_combout\,
	datac => \i_RISCV|i_Path|a[25]~607_combout\,
	datad => \i_RISCV|i_Path|a[25]~628_combout\,
	combout => \i_RISCV|i_Path|a[25]~629_combout\);

-- Location: LCCOMB_X19_Y16_N18
\i_RISCV|i_Path|i_ALU|ShiftRight1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[25]~629_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[25]~629_combout\,
	datad => \i_RISCV|i_Path|a[23]~485_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\);

-- Location: LCCOMB_X20_Y13_N2
\i_RISCV|i_Path|i_ALU|ShiftRight1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~5_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\);

-- Location: LCCOMB_X21_Y20_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~32_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\);

-- Location: LCCOMB_X20_Y17_N30
\i_RISCV|i_Path|i_ALU|ShiftRight1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[17]~366_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[15]~869_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[15]~869_combout\,
	datad => \i_RISCV|i_Path|a[17]~366_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\);

-- Location: LCCOMB_X21_Y17_N10
\i_RISCV|i_Path|i_ALU|ShiftRight1~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\);

-- Location: LCCOMB_X21_Y17_N12
\i_RISCV|i_Path|i_ALU|ShiftRight0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~33_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\);

-- Location: LCCOMB_X18_Y18_N4
\i_RISCV|i_Path|i_ALU|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~69_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~5_combout\);

-- Location: LCCOMB_X18_Y18_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~76_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\ & !\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~76_combout\);

-- Location: LCCOMB_X22_Y20_N20
\i_RISCV|i_Path|i_ALU|ShiftLeft0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[2]~126_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[3]~149_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X22_Y20_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X22_Y20_N6
\i_RISCV|i_Path|i_ALU|ShiftLeft0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X18_Y20_N26
\i_RISCV|i_Path|i_ALU|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~6_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~6_combout\);

-- Location: LCCOMB_X18_Y20_N20
\i_RISCV|i_Path|i_ALU|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~6_combout\))))) 
-- # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~7_combout\);

-- Location: LCCOMB_X18_Y18_N6
\i_RISCV|i_Path|i_ALU|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~4_combout\ = (\i_RISCV|i_Path|b[15]~20_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\) # (!\i_RISCV|i_Path|a[15]~869_combout\))) # (!\i_RISCV|i_Path|b[15]~20_combout\ & ((\i_RISCV|i_Path|a[15]~869_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|b[15]~20_combout\,
	datad => \i_RISCV|i_Path|a[15]~869_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~4_combout\);

-- Location: LCCOMB_X18_Y18_N0
\i_RISCV|i_Path|i_ALU|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~4_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux16~7_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~76_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~76_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux16~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~8_combout\);

-- Location: LCCOMB_X18_Y18_N2
\i_RISCV|i_Path|i_ALU|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~5_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~30_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux16~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux16~8_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~30_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux16~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~9_combout\);

-- Location: LCCOMB_X18_Y18_N12
\i_RISCV|i_Path|i_ALU|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((\i_RISCV|i_Control|Selector16~0_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux16~4_combout\)) # (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~10_combout\);

-- Location: LCCOMB_X18_Y18_N10
\i_RISCV|i_Path|i_ALU|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((!\i_RISCV|i_Path|i_ALU|Mux16~10_combout\) # (!\i_RISCV|i_Path|b[15]~20_combout\)) # (!\i_RISCV|i_Path|a[15]~869_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[15]~869_combout\,
	datab => \i_RISCV|i_Path|b[15]~20_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~11_combout\);

-- Location: LCCOMB_X18_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux16~12_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux16~10_combout\ & ((!\i_RISCV|i_Path|i_ALU|Mux16~11_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux16~10_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~30_combout\ & \i_RISCV|i_Path|i_ALU|Mux16~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~10_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~30_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux16~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux16~12_combout\);

-- Location: LCFF_X18_Y18_N29
\i_RISCV|i_Path|alur_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux16~12_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(15));

-- Location: LCCOMB_X15_Y18_N26
\i_RISCV|i_Path|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux16~2_combout\ = (!\i_RISCV|i_Control|estado_act.lw5~regout\ & \i_RISCV|i_Path|alur_out\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datad => \i_RISCV|i_Path|alur_out\(15),
	combout => \i_RISCV|i_Path|Mux16~2_combout\);

-- Location: LCCOMB_X15_Y17_N6
\i_RISCV|i_Path|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux16~3_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (\i_RISCV|i_Path|Mux16~2_combout\)) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux16~2_combout\ & (\i_RAM|h[7]~7_combout\)) # (!\i_RISCV|i_Path|Mux16~2_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux17~2_combout\,
	datab => \i_RISCV|i_Path|Mux16~2_combout\,
	datac => \i_RAM|h[7]~7_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux16~3_combout\);

-- Location: LCCOMB_X14_Y15_N28
\i_RISCV|i_Path|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux16~4_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Control|estado_act.lui3~regout\ & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux16~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux16~3_combout\,
	combout => \i_RISCV|i_Path|Mux16~4_combout\);

-- Location: LCCOMB_X14_Y15_N16
\i_RISCV|i_Path|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux16~5_combout\ = (\i_RISCV|i_Path|Mux16~4_combout\) # ((\i_RISCV|i_Path|pc_out\(15) & ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(15),
	datab => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datad => \i_RISCV|i_Path|Mux16~4_combout\,
	combout => \i_RISCV|i_Path|Mux16~5_combout\);

-- Location: LCCOMB_X15_Y11_N8
\i_RISCV|i_Path|i_BancoReg|reg[10][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][15]~feeder_combout\);

-- Location: LCFF_X15_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\);

-- Location: LCCOMB_X15_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux48~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux48~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~1_combout\);

-- Location: LCFF_X30_Y18_N15
\i_RISCV|i_Path|i_BancoReg|reg[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\);

-- Location: LCCOMB_X29_Y18_N4
\i_RISCV|i_Path|i_BancoReg|reg[12][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][15]~feeder_combout\);

-- Location: LCFF_X29_Y18_N5
\i_RISCV|i_Path|i_BancoReg|reg[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\);

-- Location: LCCOMB_X29_Y18_N6
\i_RISCV|i_Path|i_BancoReg|Mux48~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\);

-- Location: LCCOMB_X29_Y18_N28
\i_RISCV|i_Path|i_BancoReg|Mux48~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~18_combout\);

-- Location: LCCOMB_X30_Y9_N12
\i_RISCV|i_Path|i_BancoReg|reg[20][15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[20][15]~feeder_combout\ = \i_RISCV|i_Path|Mux16~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux16~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[20][15]~feeder_combout\);

-- Location: LCFF_X30_Y9_N13
\i_RISCV|i_Path|i_BancoReg|reg[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[20][15]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\);

-- Location: LCCOMB_X25_Y9_N22
\i_RISCV|i_Path|i_BancoReg|Mux48~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][15]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\);

-- Location: LCCOMB_X29_Y15_N4
\i_RISCV|i_Path|i_BancoReg|Mux48~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~7_combout\);

-- Location: LCFF_X19_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\);

-- Location: LCCOMB_X19_Y14_N22
\i_RISCV|i_Path|i_BancoReg|Mux48~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|ir_out_m\(22))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][15]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\);

-- Location: LCCOMB_X29_Y15_N30
\i_RISCV|i_Path|i_BancoReg|Mux48~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~5_combout\);

-- Location: LCCOMB_X29_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux48~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~5_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux48~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\);

-- Location: LCCOMB_X31_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux48~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][15]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][15]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\);

-- Location: LCCOMB_X31_Y13_N10
\i_RISCV|i_Path|i_BancoReg|Mux48~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~3_combout\);

-- Location: LCFF_X27_Y12_N15
\i_RISCV|i_Path|i_BancoReg|reg[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\);

-- Location: LCCOMB_X27_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux48~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\);

-- Location: LCCOMB_X27_Y17_N22
\i_RISCV|i_Path|i_BancoReg|Mux48~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~9_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][15]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~10_combout\);

-- Location: LCCOMB_X29_Y15_N24
\i_RISCV|i_Path|i_BancoReg|Mux48~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux48~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux48~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux48~8_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~11_combout\);

-- Location: LCCOMB_X23_Y14_N16
\i_RISCV|i_Path|i_BancoReg|Mux48~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][15]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\);

-- Location: LCCOMB_X23_Y9_N0
\i_RISCV|i_Path|i_BancoReg|Mux48~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][15]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~13_combout\);

-- Location: LCCOMB_X23_Y9_N18
\i_RISCV|i_Path|i_BancoReg|Mux48~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux48~13_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][15]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\);

-- Location: LCFF_X27_Y15_N31
\i_RISCV|i_Path|i_BancoReg|reg[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux16~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\);

-- Location: LCCOMB_X29_Y15_N2
\i_RISCV|i_Path|i_BancoReg|Mux48~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][15]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~14_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[3][15]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~15_combout\);

-- Location: LCCOMB_X29_Y15_N0
\i_RISCV|i_Path|i_BancoReg|Mux48~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux48~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux48~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\);

-- Location: LCCOMB_X29_Y15_N6
\i_RISCV|i_Path|i_BancoReg|Mux48~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux48~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux48~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux48~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux48~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\);

-- Location: LCCOMB_X12_Y16_N8
\i_RAM|ram1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[7]~7_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux48~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\,
	combout => \i_RAM|ram1[7]~7_combout\);

-- Location: LCCOMB_X16_Y12_N0
\i_RAM|h[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[6]~6_combout\ = (\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a6\)) # (!\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(1),
	datac => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a6\,
	datad => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a6\,
	combout => \i_RAM|h[6]~6_combout\);

-- Location: LCCOMB_X15_Y17_N18
\i_RISCV|i_Path|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux17~4_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (\i_RISCV|i_Path|Mux17~3_combout\)) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux17~3_combout\ & (\i_RAM|h[6]~6_combout\)) # (!\i_RISCV|i_Path|Mux17~3_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux17~2_combout\,
	datab => \i_RISCV|i_Path|Mux17~3_combout\,
	datac => \i_RAM|h[6]~6_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux17~4_combout\);

-- Location: LCCOMB_X15_Y17_N2
\i_RISCV|i_Path|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux17~5_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Control|estado_act.lui3~regout\ & (\i_RISCV|i_Path|ir_out_m\(14))) # (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux17~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(14),
	datad => \i_RISCV|i_Path|Mux17~4_combout\,
	combout => \i_RISCV|i_Path|Mux17~5_combout\);

-- Location: LCCOMB_X14_Y15_N26
\i_RISCV|i_Path|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux17~6_combout\ = (\i_RISCV|i_Path|Mux17~5_combout\) # ((\i_RISCV|i_Path|pc_out\(14) & ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|Mux17~5_combout\,
	datad => \i_RISCV|i_Path|pc_out\(14),
	combout => \i_RISCV|i_Path|Mux17~6_combout\);

-- Location: LCCOMB_X30_Y18_N30
\i_RISCV|i_Path|i_BancoReg|reg[15][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][14]~feeder_combout\);

-- Location: LCFF_X30_Y18_N31
\i_RISCV|i_Path|i_BancoReg|reg[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\);

-- Location: LCCOMB_X29_Y18_N2
\i_RISCV|i_Path|i_BancoReg|reg[12][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][14]~feeder_combout\);

-- Location: LCFF_X29_Y18_N3
\i_RISCV|i_Path|i_BancoReg|reg[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\);

-- Location: LCCOMB_X30_Y18_N12
\i_RISCV|i_Path|i_BancoReg|reg[13][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][14]~feeder_combout\);

-- Location: LCFF_X30_Y18_N13
\i_RISCV|i_Path|i_BancoReg|reg[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\);

-- Location: LCCOMB_X29_Y18_N14
\i_RISCV|i_Path|i_BancoReg|Mux49~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\);

-- Location: LCCOMB_X29_Y18_N0
\i_RISCV|i_Path|i_BancoReg|Mux49~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~17_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~18_combout\);

-- Location: LCFF_X16_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\);

-- Location: LCFF_X15_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\);

-- Location: LCCOMB_X15_Y11_N18
\i_RISCV|i_Path|i_BancoReg|Mux49~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\);

-- Location: LCFF_X15_Y11_N21
\i_RISCV|i_Path|i_BancoReg|reg[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\);

-- Location: LCFF_X16_Y11_N11
\i_RISCV|i_Path|i_BancoReg|reg[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\);

-- Location: LCCOMB_X15_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux49~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux49~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~11_combout\);

-- Location: LCCOMB_X20_Y11_N16
\i_RISCV|i_Path|i_BancoReg|reg[2][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][14]~feeder_combout\);

-- Location: LCFF_X20_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\);

-- Location: LCCOMB_X25_Y10_N0
\i_RISCV|i_Path|i_BancoReg|reg[6][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[6][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[6][14]~feeder_combout\);

-- Location: LCFF_X25_Y10_N1
\i_RISCV|i_Path|i_BancoReg|reg[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[6][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\);

-- Location: LCCOMB_X16_Y15_N16
\i_RISCV|i_Path|i_BancoReg|reg[7][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][14]~feeder_combout\);

-- Location: LCFF_X16_Y15_N17
\i_RISCV|i_Path|i_BancoReg|reg[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\);

-- Location: LCCOMB_X25_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[5][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][14]~feeder_combout\);

-- Location: LCFF_X25_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\);

-- Location: LCCOMB_X16_Y15_N28
\i_RISCV|i_Path|i_BancoReg|reg[4][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][14]~feeder_combout\);

-- Location: LCFF_X16_Y15_N29
\i_RISCV|i_Path|i_BancoReg|reg[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\);

-- Location: LCCOMB_X25_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux49~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\);

-- Location: LCCOMB_X25_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux49~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~13_combout\);

-- Location: LCCOMB_X19_Y12_N18
\i_RISCV|i_Path|i_BancoReg|Mux49~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux49~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\);

-- Location: LCCOMB_X19_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux49~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~15_combout\);

-- Location: LCCOMB_X23_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Mux49~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux49~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\);

-- Location: LCCOMB_X23_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux49~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux49~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux49~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux49~9_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux49~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\);

-- Location: LCCOMB_X23_Y14_N0
\i_RISCV|i_Path|b[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[14]~22_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[14]~21_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|b[14]~21_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux49~19_combout\,
	combout => \i_RISCV|i_Path|b[14]~22_combout\);

-- Location: LCCOMB_X21_Y18_N4
\i_RISCV|i_Path|i_ALU|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|shamt[3]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\);

-- Location: LCCOMB_X16_Y21_N22
\i_RISCV|i_Path|i_ALU|ShiftRight0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~75_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\ & (!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~75_combout\);

-- Location: LCCOMB_X16_Y21_N20
\i_RISCV|i_Path|i_ALU|ShiftRight1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~52_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (((\i_RISCV|i_Path|a[31]~533_combout\)))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ & 
-- ((\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ & (\i_RISCV|i_Path|a[30]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[30]~508_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~52_combout\);

-- Location: LCCOMB_X16_Y21_N18
\i_RISCV|i_Path|i_ALU|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~2_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~2_combout\);

-- Location: LCCOMB_X16_Y21_N0
\i_RISCV|i_Path|i_ALU|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~52_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux17~2_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~52_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~3_combout\);

-- Location: LCCOMB_X16_Y21_N6
\i_RISCV|i_Path|i_ALU|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux17~3_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(14))) # (!\i_RISCV|i_Path|i_ALU|Mux17~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~75_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux17~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|xor_out\(14),
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~75_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~4_combout\);

-- Location: LCCOMB_X16_Y21_N28
\i_RISCV|i_Path|i_ALU|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux17~4_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~5_combout\);

-- Location: LCCOMB_X16_Y21_N2
\i_RISCV|i_Path|i_ALU|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux17~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~28_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux17~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~65_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~28_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~6_combout\);

-- Location: LCCOMB_X16_Y21_N24
\i_RISCV|i_Path|i_ALU|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\)) # (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~28_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux17~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~28_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~8_combout\);

-- Location: LCCOMB_X16_Y21_N26
\i_RISCV|i_Path|i_ALU|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~9_combout\ = (\i_RISCV|i_Path|b[14]~22_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux17~8_combout\) # ((\i_RISCV|i_Path|a[14]~819_combout\ & \i_RISCV|i_Control|Selector16~0_combout\)))) # (!\i_RISCV|i_Path|b[14]~22_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux17~8_combout\ & ((\i_RISCV|i_Path|a[14]~819_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[14]~22_combout\,
	datab => \i_RISCV|i_Path|a[14]~819_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux17~8_combout\,
	datad => \i_RISCV|i_Control|Selector16~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~9_combout\);

-- Location: LCCOMB_X16_Y21_N8
\i_RISCV|i_Path|i_ALU|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux17~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux17~9_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux17~7_combout\);

-- Location: LCFF_X16_Y21_N9
\i_RISCV|i_Path|alur_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux17~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(14));

-- Location: LCCOMB_X15_Y22_N14
\i_RISCV|i_Path|pc_in[14]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[14]~69_combout\ = (\i_RISCV|i_Path|alur_out\(14) & \i_RISCV|i_Control|estado_act.SalCond~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|alur_out\(14),
	datad => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	combout => \i_RISCV|i_Path|pc_in[14]~69_combout\);

-- Location: LCCOMB_X15_Y22_N20
\i_RISCV|i_Path|pc_in[14]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[14]~70_combout\ = (\i_RISCV|i_Path|pc_in[14]~69_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Equal5~0_combout\,
	datab => \i_RISCV|i_Path|pc_in[14]~69_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux17~9_combout\,
	combout => \i_RISCV|i_Path|pc_in[14]~70_combout\);

-- Location: LCFF_X15_Y22_N21
\i_RISCV|i_Path|pc_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[14]~70_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(14));

-- Location: LCFF_X19_Y15_N31
\i_RISCV|i_Path|pc_ir[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(14),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(14));

-- Location: LCCOMB_X19_Y15_N30
\i_RISCV|i_Path|a[14]~797\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~797_combout\ = (\i_RISCV|i_Path|pc_ir\(14) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(14),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[14]~797_combout\);

-- Location: LCCOMB_X15_Y13_N14
\i_RISCV|i_Path|a[14]~798\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~798_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & (\i_RISCV|i_Path|pc_out\(14) & \i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|WideOr8~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(14),
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|a[14]~798_combout\);

-- Location: LCCOMB_X16_Y11_N8
\i_RISCV|i_Path|a[14]~799\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~799_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[14]~799_combout\);

-- Location: LCCOMB_X16_Y11_N10
\i_RISCV|i_Path|a[14]~800\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~800_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[14]~799_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\)) # (!\i_RISCV|i_Path|a[14]~799_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|a[14]~799_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|a[14]~799_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][14]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][14]~regout\,
	combout => \i_RISCV|i_Path|a[14]~800_combout\);

-- Location: LCCOMB_X29_Y18_N12
\i_RISCV|i_Path|a[14]~816\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~816_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[12][14]~regout\,
	combout => \i_RISCV|i_Path|a[14]~816_combout\);

-- Location: LCCOMB_X30_Y18_N20
\i_RISCV|i_Path|a[14]~817\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~817_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[14]~816_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\))) # (!\i_RISCV|i_Path|a[14]~816_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[14]~816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][14]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[14]~816_combout\,
	combout => \i_RISCV|i_Path|a[14]~817_combout\);

-- Location: LCCOMB_X13_Y13_N14
\i_RISCV|i_Path|i_BancoReg|reg[30][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[30][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[30][14]~feeder_combout\);

-- Location: LCFF_X13_Y13_N15
\i_RISCV|i_Path|i_BancoReg|reg[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[30][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\);

-- Location: LCFF_X12_Y13_N5
\i_RISCV|i_Path|i_BancoReg|reg[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\);

-- Location: LCFF_X19_Y14_N27
\i_RISCV|i_Path|i_BancoReg|reg[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\);

-- Location: LCCOMB_X12_Y13_N30
\i_RISCV|i_Path|a[14]~803\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~803_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\) # (\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[14]~803_combout\);

-- Location: LCCOMB_X12_Y13_N24
\i_RISCV|i_Path|a[14]~804\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~804_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[14]~803_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\))) # (!\i_RISCV|i_Path|a[14]~803_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[14]~803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][14]~regout\,
	datad => \i_RISCV|i_Path|a[14]~803_combout\,
	combout => \i_RISCV|i_Path|a[14]~804_combout\);

-- Location: LCCOMB_X16_Y12_N4
\i_RISCV|i_Path|i_BancoReg|reg[28][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[28][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[28][14]~feeder_combout\);

-- Location: LCFF_X16_Y12_N5
\i_RISCV|i_Path|i_BancoReg|reg[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[28][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\);

-- Location: LCFF_X19_Y14_N1
\i_RISCV|i_Path|i_BancoReg|reg[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\);

-- Location: LCCOMB_X18_Y13_N10
\i_RISCV|i_Path|a[14]~805\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~805_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][14]~regout\,
	combout => \i_RISCV|i_Path|a[14]~805_combout\);

-- Location: LCCOMB_X16_Y12_N26
\i_RISCV|i_Path|a[14]~806\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~806_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[14]~805_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\))) # (!\i_RISCV|i_Path|a[14]~805_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[14]~805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][14]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|a[14]~805_combout\,
	combout => \i_RISCV|i_Path|a[14]~806_combout\);

-- Location: LCCOMB_X16_Y15_N4
\i_RISCV|i_Path|a[14]~807\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~807_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[14]~804_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[14]~806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[14]~804_combout\,
	datad => \i_RISCV|i_Path|a[14]~806_combout\,
	combout => \i_RISCV|i_Path|a[14]~807_combout\);

-- Location: LCFF_X29_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\);

-- Location: LCFF_X30_Y13_N3
\i_RISCV|i_Path|i_BancoReg|reg[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\);

-- Location: LCCOMB_X30_Y13_N2
\i_RISCV|i_Path|a[14]~801\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~801_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[14]~801_combout\);

-- Location: LCFF_X29_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\);

-- Location: LCCOMB_X29_Y12_N4
\i_RISCV|i_Path|a[14]~802\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~802_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[14]~801_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\))) # (!\i_RISCV|i_Path|a[14]~801_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[14]~801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][14]~regout\,
	datac => \i_RISCV|i_Path|a[14]~801_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[29][14]~regout\,
	combout => \i_RISCV|i_Path|a[14]~802_combout\);

-- Location: LCCOMB_X15_Y8_N18
\i_RISCV|i_Path|i_BancoReg|reg[27][14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][14]~feeder_combout\ = \i_RISCV|i_Path|Mux17~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux17~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][14]~feeder_combout\);

-- Location: LCFF_X15_Y8_N19
\i_RISCV|i_Path|i_BancoReg|reg[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][14]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\);

-- Location: LCFF_X27_Y12_N3
\i_RISCV|i_Path|i_BancoReg|reg[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\);

-- Location: LCFF_X27_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\);

-- Location: LCCOMB_X27_Y12_N12
\i_RISCV|i_Path|a[14]~808\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~808_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][14]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][14]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[14]~808_combout\);

-- Location: LCCOMB_X15_Y8_N4
\i_RISCV|i_Path|a[14]~809\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~809_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[14]~808_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\)) # (!\i_RISCV|i_Path|a[14]~808_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[14]~808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][14]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[14]~808_combout\,
	combout => \i_RISCV|i_Path|a[14]~809_combout\);

-- Location: LCCOMB_X16_Y15_N14
\i_RISCV|i_Path|a[14]~810\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~810_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[14]~807_combout\ & ((\i_RISCV|i_Path|a[14]~809_combout\))) # (!\i_RISCV|i_Path|a[14]~807_combout\ & (\i_RISCV|i_Path|a[14]~802_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[14]~807_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|a[14]~807_combout\,
	datac => \i_RISCV|i_Path|a[14]~802_combout\,
	datad => \i_RISCV|i_Path|a[14]~809_combout\,
	combout => \i_RISCV|i_Path|a[14]~810_combout\);

-- Location: LCFF_X19_Y12_N11
\i_RISCV|i_Path|i_BancoReg|reg[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux17~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\);

-- Location: LCCOMB_X16_Y15_N26
\i_RISCV|i_Path|a[14]~811\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~811_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][14]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[14]~811_combout\);

-- Location: LCCOMB_X16_Y15_N10
\i_RISCV|i_Path|a[14]~812\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~812_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[14]~811_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\)) # (!\i_RISCV|i_Path|a[14]~811_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[14]~811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][14]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][14]~regout\,
	datad => \i_RISCV|i_Path|a[14]~811_combout\,
	combout => \i_RISCV|i_Path|a[14]~812_combout\);

-- Location: LCCOMB_X20_Y11_N12
\i_RISCV|i_Path|a[14]~813\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~813_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[14]~812_combout\) # (!\i_RISCV|i_Path|a[9]~110_combout\)))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\ & 
-- (\i_RISCV|i_Path|a[9]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][14]~regout\,
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|a[9]~110_combout\,
	datad => \i_RISCV|i_Path|a[14]~812_combout\,
	combout => \i_RISCV|i_Path|a[14]~813_combout\);

-- Location: LCCOMB_X20_Y11_N2
\i_RISCV|i_Path|a[14]~814\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~814_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[14]~813_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\))) # (!\i_RISCV|i_Path|a[14]~813_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\)))) 
-- # (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[14]~813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][14]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][14]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[14]~813_combout\,
	combout => \i_RISCV|i_Path|a[14]~814_combout\);

-- Location: LCCOMB_X16_Y15_N0
\i_RISCV|i_Path|a[14]~815\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~815_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (\i_RISCV|i_Path|a[9]~109_combout\)) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[14]~810_combout\)) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[14]~814_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[14]~810_combout\,
	datad => \i_RISCV|i_Path|a[14]~814_combout\,
	combout => \i_RISCV|i_Path|a[14]~815_combout\);

-- Location: LCCOMB_X16_Y15_N18
\i_RISCV|i_Path|a[14]~818\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~818_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[14]~815_combout\ & ((\i_RISCV|i_Path|a[14]~817_combout\))) # (!\i_RISCV|i_Path|a[14]~815_combout\ & (\i_RISCV|i_Path|a[14]~800_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[14]~815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[14]~800_combout\,
	datac => \i_RISCV|i_Path|a[14]~817_combout\,
	datad => \i_RISCV|i_Path|a[14]~815_combout\,
	combout => \i_RISCV|i_Path|a[14]~818_combout\);

-- Location: LCCOMB_X19_Y15_N20
\i_RISCV|i_Path|a[14]~819\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[14]~819_combout\ = (\i_RISCV|i_Path|a[14]~797_combout\) # ((\i_RISCV|i_Path|a[14]~798_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[14]~818_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[14]~797_combout\,
	datac => \i_RISCV|i_Path|a[14]~798_combout\,
	datad => \i_RISCV|i_Path|a[14]~818_combout\,
	combout => \i_RISCV|i_Path|a[14]~819_combout\);

-- Location: LCCOMB_X19_Y15_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[16]~316_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[14]~819_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[14]~819_combout\,
	datad => \i_RISCV|i_Path|a[16]~316_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\);

-- Location: LCCOMB_X21_Y15_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[15]~869_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[13]~844_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => \i_RISCV|i_Path|a[15]~869_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\);

-- Location: LCCOMB_X19_Y17_N24
\i_RISCV|i_Path|i_ALU|ShiftRight0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\);

-- Location: LCCOMB_X21_Y19_N22
\i_RISCV|i_Path|i_ALU|ShiftRight0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~25_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~34_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\);

-- Location: LCCOMB_X20_Y20_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\);

-- Location: LCCOMB_X20_Y20_N24
\i_RISCV|i_Path|i_ALU|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~61_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~1_combout\);

-- Location: LCCOMB_X20_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~4_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Path|ir_out_m\(12) & \i_RISCV|i_Control|alu_op[2]~0_combout\)) # (!\i_RISCV|i_Control|Selector15~1_combout\ & ((!\i_RISCV|i_Control|alu_op[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Control|Selector15~1_combout\,
	datad => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\);

-- Location: LCCOMB_X18_Y23_N2
\i_RISCV|i_Path|i_ALU|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~2_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~113_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~88_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~2_combout\);

-- Location: LCCOMB_X18_Y23_N28
\i_RISCV|i_Path|i_ALU|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux18~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~48_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux18~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~3_combout\);

-- Location: LCCOMB_X19_Y23_N20
\i_RISCV|i_Path|i_ALU|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux18~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux18~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux18~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux18~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~73_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux18~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~4_combout\);

-- Location: LCCOMB_X20_Y20_N6
\i_RISCV|i_Path|i_ALU|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux18~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~26_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux18~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux18~4_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~26_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux18~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux18~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~5_combout\);

-- Location: LCCOMB_X20_Y20_N20
\i_RISCV|i_Path|i_ALU|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~6_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux18~0_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & \i_RISCV|i_Path|i_ALU|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux18~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~6_combout\);

-- Location: LCCOMB_X20_Y20_N30
\i_RISCV|i_Path|i_ALU|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((!\i_RISCV|i_Path|i_ALU|Mux18~6_combout\) # (!\i_RISCV|i_Path|a[13]~844_combout\)) # (!\i_RISCV|i_Path|b[13]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[13]~24_combout\,
	datab => \i_RISCV|i_Path|a[13]~844_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux18~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~7_combout\);

-- Location: LCCOMB_X20_Y20_N12
\i_RISCV|i_Path|i_ALU|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux18~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux18~6_combout\ & ((!\i_RISCV|i_Path|i_ALU|Mux18~7_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux18~6_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~26_combout\ & \i_RISCV|i_Path|i_ALU|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~26_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux18~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux18~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux18~8_combout\);

-- Location: LCFF_X20_Y20_N13
\i_RISCV|i_Path|alur_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux18~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(13));

-- Location: LCCOMB_X20_Y20_N8
\i_RISCV|i_Path|pc_in[13]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[13]~93_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(13))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Path|alur_out\(13),
	datad => \i_RISCV|i_Path|i_ALU|Mux18~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[13]~93_combout\);

-- Location: LCFF_X20_Y20_N9
\i_RISCV|i_Path|pc_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[13]~93_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(13));

-- Location: LCCOMB_X13_Y17_N14
\i_RISCV|i_Path|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux18~2_combout\ = (!\i_RISCV|i_Control|estado_act.lw5~regout\ & \i_RISCV|i_Path|alur_out\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datad => \i_RISCV|i_Path|alur_out\(13),
	combout => \i_RISCV|i_Path|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y17_N0
\i_RISCV|i_Path|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux18~3_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (((\i_RISCV|i_Path|Mux18~2_combout\)))) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux18~2_combout\ & (\i_RAM|h[5]~5_combout\)) # (!\i_RISCV|i_Path|Mux18~2_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux17~2_combout\,
	datab => \i_RAM|h[5]~5_combout\,
	datac => \i_RISCV|i_Path|Mux18~2_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux18~3_combout\);

-- Location: LCCOMB_X16_Y17_N14
\i_RISCV|i_Path|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux18~4_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Control|estado_act.lui3~regout\ & (\i_RISCV|i_Path|ir_out_m\(13))) # (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux18~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(13),
	datad => \i_RISCV|i_Path|Mux18~3_combout\,
	combout => \i_RISCV|i_Path|Mux18~4_combout\);

-- Location: LCCOMB_X20_Y9_N12
\i_RISCV|i_Path|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux18~5_combout\ = (\i_RISCV|i_Path|Mux18~4_combout\) # ((\i_RISCV|i_Path|pc_out\(13) & ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_out\(13),
	datad => \i_RISCV|i_Path|Mux18~4_combout\,
	combout => \i_RISCV|i_Path|Mux18~5_combout\);

-- Location: LCCOMB_X27_Y10_N28
\i_RISCV|i_Path|i_BancoReg|reg[15][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][13]~feeder_combout\);

-- Location: LCFF_X27_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\);

-- Location: LCCOMB_X30_Y14_N8
\i_RISCV|i_Path|i_BancoReg|reg[14][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[14][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[14][13]~feeder_combout\);

-- Location: LCFF_X30_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[14][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\);

-- Location: LCCOMB_X29_Y10_N26
\i_RISCV|i_Path|i_BancoReg|reg[12][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][13]~feeder_combout\);

-- Location: LCFF_X29_Y10_N27
\i_RISCV|i_Path|i_BancoReg|reg[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\);

-- Location: LCCOMB_X30_Y14_N26
\i_RISCV|i_Path|i_BancoReg|Mux50~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[12][13]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\);

-- Location: LCCOMB_X18_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux50~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~18_combout\);

-- Location: LCCOMB_X20_Y9_N10
\i_RISCV|i_Path|i_BancoReg|Mux50~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\);

-- Location: LCCOMB_X16_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux50~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~10_combout\);

-- Location: LCFF_X31_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\);

-- Location: LCFF_X30_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\);

-- Location: LCCOMB_X30_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux50~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\);

-- Location: LCCOMB_X31_Y13_N8
\i_RISCV|i_Path|i_BancoReg|Mux50~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][13]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~3_combout\);

-- Location: LCFF_X18_Y13_N1
\i_RISCV|i_Path|i_BancoReg|reg[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\);

-- Location: LCCOMB_X18_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux50~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~7_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux50~6_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~7_combout\);

-- Location: LCFF_X19_Y14_N11
\i_RISCV|i_Path|i_BancoReg|reg[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux18~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\);

-- Location: LCCOMB_X19_Y14_N30
\i_RISCV|i_Path|i_BancoReg|Mux50~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23)) # (\i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][13]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[22][13]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\);

-- Location: LCCOMB_X16_Y14_N10
\i_RISCV|i_Path|i_BancoReg|Mux50~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][13]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~5_combout\);

-- Location: LCCOMB_X18_Y13_N26
\i_RISCV|i_Path|i_BancoReg|Mux50~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~5_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux50~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux50~7_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\);

-- Location: LCCOMB_X18_Y13_N20
\i_RISCV|i_Path|i_BancoReg|Mux50~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux50~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux50~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux50~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux50~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~11_combout\);

-- Location: LCCOMB_X20_Y12_N12
\i_RISCV|i_Path|i_BancoReg|reg[5][13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][13]~feeder_combout\ = \i_RISCV|i_Path|Mux18~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux18~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][13]~feeder_combout\);

-- Location: LCFF_X20_Y12_N13
\i_RISCV|i_Path|i_BancoReg|reg[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][13]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\);

-- Location: LCCOMB_X19_Y11_N8
\i_RISCV|i_Path|i_BancoReg|Mux50~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux50~12_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][13]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~13_combout\);

-- Location: LCCOMB_X20_Y11_N22
\i_RISCV|i_Path|i_BancoReg|Mux50~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][13]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\);

-- Location: LCCOMB_X20_Y11_N20
\i_RISCV|i_Path|i_BancoReg|Mux50~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][13]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][13]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~15_combout\);

-- Location: LCCOMB_X18_Y13_N18
\i_RISCV|i_Path|i_BancoReg|Mux50~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux50~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux50~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\);

-- Location: LCCOMB_X18_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux50~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux50~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux50~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux50~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux50~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\);

-- Location: LCCOMB_X13_Y17_N20
\i_RAM|ram1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[5]~5_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux50~19_combout\,
	datad => \i_RAM|Equal7~0_combout\,
	combout => \i_RAM|ram1[5]~5_combout\);

-- Location: LCCOMB_X18_Y12_N6
\i_RAM|h[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[5]~5_combout\ = (\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a5\))) # (!\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(1),
	datac => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a5\,
	datad => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a5\,
	combout => \i_RAM|h[5]~5_combout\);

-- Location: LCCOMB_X14_Y20_N22
\i_RAM|ram2[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[4]~4_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux43~19_combout\,
	combout => \i_RAM|ram2[4]~4_combout\);

-- Location: LCCOMB_X13_Y17_N2
\i_RAM|ram2[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[5]~5_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux42~19_combout\,
	combout => \i_RAM|ram2[5]~5_combout\);

-- Location: LCCOMB_X16_Y14_N16
\i_RAM|ram2[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[6]~6_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux41~19_combout\,
	combout => \i_RAM|ram2[6]~6_combout\);

-- Location: LCCOMB_X13_Y19_N26
\i_RAM|ram2[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[7]~7_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux40~19_combout\,
	combout => \i_RAM|ram2[7]~7_combout\);

-- Location: M4K_X17_Y20
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we0~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(5),
	combout => \in_pins~combout\(5));

-- Location: LCCOMB_X19_Y17_N12
\mid_PEP[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mid_PEP[5]~feeder_combout\ = \in_pins~combout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_pins~combout\(5),
	combout => \mid_PEP[5]~feeder_combout\);

-- Location: LCFF_X19_Y17_N13
\mid_PEP[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mid_PEP[5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(5));

-- Location: LCFF_X19_Y17_N23
\dout_PEP[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(5),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(5));

-- Location: LCCOMB_X18_Y17_N0
\i_RISCV|i_Path|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~1_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RAM|Equal6~0_combout\ & (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\))) # (!\i_RAM|Equal7~0_combout\ & (((!\i_RISCV|i_Path|alur_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datad => \i_RISCV|i_Path|alur_out\(0),
	combout => \i_RISCV|i_Path|Mux26~1_combout\);

-- Location: LCCOMB_X18_Y17_N12
\i_RISCV|i_Path|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~3_combout\ = (!\i_RISCV|i_Path|alur_out\(31) & ((\i_RAM|Equal7~0_combout\) # (\i_RISCV|i_Path|Mux26~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RAM|Equal7~0_combout\,
	datad => \i_RISCV|i_Path|Mux26~1_combout\,
	combout => \i_RISCV|i_Path|Mux26~3_combout\);

-- Location: LCCOMB_X19_Y17_N22
\i_RISCV|i_Path|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~5_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & (((\i_RISCV|i_Path|Mux26~3_combout\)))) # (!\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RISCV|i_Path|Mux26~3_combout\ & (\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a5\)) # 
-- (!\i_RISCV|i_Path|Mux26~3_combout\ & ((dout_PEP(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a5\,
	datac => dout_PEP(5),
	datad => \i_RISCV|i_Path|Mux26~3_combout\,
	combout => \i_RISCV|i_Path|Mux26~5_combout\);

-- Location: LCCOMB_X19_Y17_N2
\i_RISCV|i_Path|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~6_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RISCV|i_Path|Mux26~5_combout\ & ((\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a5\))) # (!\i_RISCV|i_Path|Mux26~5_combout\ & (\i_RAM|h[5]~5_combout\)))) # 
-- (!\i_RISCV|i_Path|Mux26~2_combout\ & (((\i_RISCV|i_Path|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|h[5]~5_combout\,
	datac => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a5\,
	datad => \i_RISCV|i_Path|Mux26~5_combout\,
	combout => \i_RISCV|i_Path|Mux26~6_combout\);

-- Location: LCCOMB_X19_Y17_N26
\i_RISCV|i_Path|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~7_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & (((\i_RISCV|i_Path|Mux26~4_combout\)))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux26~4_combout\ & ((\i_RISCV|i_Path|Mux26~6_combout\))) # 
-- (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(5),
	datab => \i_RISCV|i_Path|Mux26~0_combout\,
	datac => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Path|Mux26~6_combout\,
	combout => \i_RISCV|i_Path|Mux26~7_combout\);

-- Location: LCCOMB_X19_Y17_N0
\i_RISCV|i_Path|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~8_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux26~7_combout\ & (dout_PSP(5))) # (!\i_RISCV|i_Path|Mux26~7_combout\ & ((\i_RISCV|i_Path|pc_out\(5)))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dout_PSP(5),
	datab => \i_RISCV|i_Path|Mux26~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(5),
	datad => \i_RISCV|i_Path|Mux26~7_combout\,
	combout => \i_RISCV|i_Path|Mux26~8_combout\);

-- Location: LCCOMB_X19_Y17_N14
\i_RISCV|i_Path|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~9_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux26~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux26~8_combout\,
	combout => \i_RISCV|i_Path|Mux26~9_combout\);

-- Location: LCFF_X15_Y16_N23
\i_RISCV|i_Path|i_BancoReg|reg[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\);

-- Location: LCFF_X23_Y12_N1
\i_RISCV|i_Path|i_BancoReg|reg[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\);

-- Location: LCFF_X23_Y12_N7
\i_RISCV|i_Path|i_BancoReg|reg[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\);

-- Location: LCCOMB_X23_Y12_N6
\i_RISCV|i_Path|i_BancoReg|Mux58~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\);

-- Location: LCCOMB_X14_Y20_N0
\i_RISCV|i_Path|i_BancoReg|Mux58~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~0_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~1_combout\);

-- Location: LCFF_X25_Y18_N15
\i_RISCV|i_Path|i_BancoReg|reg[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\);

-- Location: LCCOMB_X24_Y14_N8
\i_RISCV|i_Path|i_BancoReg|reg[12][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[12][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[12][5]~feeder_combout\);

-- Location: LCFF_X24_Y14_N9
\i_RISCV|i_Path|i_BancoReg|reg[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[12][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\);

-- Location: LCCOMB_X25_Y18_N28
\i_RISCV|i_Path|i_BancoReg|Mux58~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\);

-- Location: LCFF_X19_Y17_N9
\i_RISCV|i_Path|i_BancoReg|reg[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\);

-- Location: LCCOMB_X21_Y21_N6
\i_RISCV|i_Path|i_BancoReg|Mux58~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~17_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~18_combout\);

-- Location: LCCOMB_X26_Y18_N4
\i_RISCV|i_Path|i_BancoReg|reg[23][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][5]~feeder_combout\);

-- Location: LCFF_X26_Y18_N5
\i_RISCV|i_Path|i_BancoReg|reg[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\);

-- Location: LCCOMB_X25_Y21_N14
\i_RISCV|i_Path|i_BancoReg|reg[19][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][5]~feeder_combout\);

-- Location: LCFF_X25_Y21_N15
\i_RISCV|i_Path|i_BancoReg|reg[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\);

-- Location: LCCOMB_X26_Y18_N22
\i_RISCV|i_Path|i_BancoReg|Mux58~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\);

-- Location: LCCOMB_X25_Y21_N16
\i_RISCV|i_Path|i_BancoReg|reg[27][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][5]~feeder_combout\);

-- Location: LCFF_X25_Y21_N17
\i_RISCV|i_Path|i_BancoReg|reg[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\);

-- Location: LCCOMB_X26_Y18_N0
\i_RISCV|i_Path|i_BancoReg|reg[31][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][5]~feeder_combout\);

-- Location: LCFF_X26_Y18_N1
\i_RISCV|i_Path|i_BancoReg|reg[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\);

-- Location: LCCOMB_X26_Y18_N10
\i_RISCV|i_Path|i_BancoReg|Mux58~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux58~9_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~10_combout\);

-- Location: LCFF_X19_Y9_N9
\i_RISCV|i_Path|i_BancoReg|reg[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\);

-- Location: LCCOMB_X19_Y9_N8
\i_RISCV|i_Path|i_BancoReg|Mux58~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\);

-- Location: LCCOMB_X18_Y9_N18
\i_RISCV|i_Path|i_BancoReg|reg[26][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][5]~feeder_combout\);

-- Location: LCFF_X18_Y9_N19
\i_RISCV|i_Path|i_BancoReg|reg[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\);

-- Location: LCCOMB_X18_Y9_N22
\i_RISCV|i_Path|i_BancoReg|Mux58~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~5_combout\);

-- Location: LCFF_X22_Y16_N29
\i_RISCV|i_Path|i_BancoReg|reg[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\);

-- Location: LCCOMB_X25_Y16_N26
\i_RISCV|i_Path|i_BancoReg|reg[24][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[24][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[24][5]~feeder_combout\);

-- Location: LCFF_X25_Y16_N27
\i_RISCV|i_Path|i_BancoReg|reg[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[24][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\);

-- Location: LCCOMB_X25_Y16_N28
\i_RISCV|i_Path|i_BancoReg|Mux58~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\);

-- Location: LCCOMB_X22_Y16_N28
\i_RISCV|i_Path|i_BancoReg|Mux58~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~7_combout\);

-- Location: LCCOMB_X14_Y20_N30
\i_RISCV|i_Path|i_BancoReg|Mux58~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20)) # ((\i_RISCV|i_Path|i_BancoReg|Mux58~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (!\i_RISCV|i_Path|ir_out_m\(20) & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux58~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\);

-- Location: LCCOMB_X14_Y20_N24
\i_RISCV|i_Path|i_BancoReg|Mux58~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux58~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux58~3_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~11_combout\);

-- Location: LCFF_X24_Y17_N5
\i_RISCV|i_Path|i_BancoReg|reg[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\);

-- Location: LCFF_X25_Y18_N31
\i_RISCV|i_Path|i_BancoReg|reg[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\);

-- Location: LCFF_X24_Y15_N3
\i_RISCV|i_Path|i_BancoReg|reg[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\);

-- Location: LCCOMB_X24_Y15_N2
\i_RISCV|i_Path|i_BancoReg|Mux58~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\);

-- Location: LCCOMB_X25_Y18_N16
\i_RISCV|i_Path|i_BancoReg|Mux58~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~13_combout\);

-- Location: LCCOMB_X24_Y17_N20
\i_RISCV|i_Path|i_BancoReg|Mux58~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\);

-- Location: LCCOMB_X18_Y19_N22
\i_RISCV|i_Path|i_BancoReg|Mux58~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~15_combout\);

-- Location: LCCOMB_X14_Y20_N2
\i_RISCV|i_Path|i_BancoReg|Mux58~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux58~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\);

-- Location: LCCOMB_X14_Y20_N12
\i_RISCV|i_Path|i_BancoReg|Mux58~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux58~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux58~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux58~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\);

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(6),
	combout => \in_pins~combout\(6));

-- Location: LCCOMB_X19_Y17_N16
\mid_PEP[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \mid_PEP[6]~feeder_combout\ = \in_pins~combout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \in_pins~combout\(6),
	combout => \mid_PEP[6]~feeder_combout\);

-- Location: LCFF_X19_Y17_N17
\mid_PEP[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \mid_PEP[6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(6));

-- Location: LCFF_X19_Y17_N31
\dout_PEP[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(6),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(6));

-- Location: LCCOMB_X19_Y17_N30
\i_RISCV|i_Path|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux25~0_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RAM|h[6]~6_combout\) # ((\i_RISCV|i_Path|Mux26~3_combout\)))) # (!\i_RISCV|i_Path|Mux26~2_combout\ & (((dout_PEP(6) & !\i_RISCV|i_Path|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|h[6]~6_combout\,
	datac => dout_PEP(6),
	datad => \i_RISCV|i_Path|Mux26~3_combout\,
	combout => \i_RISCV|i_Path|Mux25~0_combout\);

-- Location: LCCOMB_X18_Y17_N28
\i_RISCV|i_Path|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux25~1_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RISCV|i_Path|Mux25~0_combout\ & ((\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a6\))) # (!\i_RISCV|i_Path|Mux25~0_combout\ & 
-- (\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a6\)))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & (((\i_RISCV|i_Path|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a6\,
	datac => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a6\,
	datad => \i_RISCV|i_Path|Mux25~0_combout\,
	combout => \i_RISCV|i_Path|Mux25~1_combout\);

-- Location: LCCOMB_X18_Y17_N6
\i_RISCV|i_Path|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux25~2_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & (\i_RISCV|i_Path|Mux26~4_combout\)) # (!\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux26~4_combout\ & ((\i_RISCV|i_Path|Mux25~1_combout\))) # 
-- (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|alur_out\(6),
	datad => \i_RISCV|i_Path|Mux25~1_combout\,
	combout => \i_RISCV|i_Path|Mux25~2_combout\);

-- Location: LCCOMB_X18_Y15_N28
\i_RISCV|i_Path|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux25~3_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux25~2_combout\ & (dout_PSP(6))) # (!\i_RISCV|i_Path|Mux25~2_combout\ & ((\i_RISCV|i_Path|pc_out\(6)))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dout_PSP(6),
	datab => \i_RISCV|i_Path|pc_out\(6),
	datac => \i_RISCV|i_Path|Mux26~0_combout\,
	datad => \i_RISCV|i_Path|Mux25~2_combout\,
	combout => \i_RISCV|i_Path|Mux25~3_combout\);

-- Location: LCCOMB_X18_Y15_N2
\i_RISCV|i_Path|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux25~4_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux25~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux25~3_combout\,
	combout => \i_RISCV|i_Path|Mux25~4_combout\);

-- Location: LCFF_X19_Y8_N31
\i_RISCV|i_Path|i_BancoReg|reg[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\);

-- Location: LCFF_X23_Y16_N5
\i_RISCV|i_Path|i_BancoReg|reg[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\);

-- Location: LCFF_X26_Y15_N23
\i_RISCV|i_Path|i_BancoReg|reg[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\);

-- Location: LCCOMB_X24_Y15_N0
\i_RISCV|i_Path|a[6]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~237_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[6]~237_combout\);

-- Location: LCCOMB_X26_Y15_N22
\i_RISCV|i_Path|a[6]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~238_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[6]~237_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\))) # (!\i_RISCV|i_Path|a[6]~237_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[6]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~237_combout\,
	combout => \i_RISCV|i_Path|a[6]~238_combout\);

-- Location: LCCOMB_X23_Y16_N18
\i_RISCV|i_Path|a[6]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~239_combout\ = (\i_RISCV|i_Path|a[9]~110_combout\ & ((\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|a[6]~238_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~110_combout\ & (((\i_RISCV|i_Path|a[9]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~110_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][6]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[6]~238_combout\,
	combout => \i_RISCV|i_Path|a[6]~239_combout\);

-- Location: LCCOMB_X23_Y16_N20
\i_RISCV|i_Path|a[6]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~240_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[6]~239_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\))) # (!\i_RISCV|i_Path|a[6]~239_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[6]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][6]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~239_combout\,
	combout => \i_RISCV|i_Path|a[6]~240_combout\);

-- Location: LCFF_X24_Y16_N21
\i_RISCV|i_Path|i_BancoReg|reg[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\);

-- Location: LCCOMB_X24_Y16_N20
\i_RISCV|i_Path|a[6]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~231_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[6]~231_combout\);

-- Location: LCCOMB_X22_Y16_N8
\i_RISCV|i_Path|a[6]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~232_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[6]~231_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\)) # (!\i_RISCV|i_Path|a[6]~231_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[6]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~231_combout\,
	combout => \i_RISCV|i_Path|a[6]~232_combout\);

-- Location: LCCOMB_X18_Y9_N4
\i_RISCV|i_Path|i_BancoReg|reg[26][6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][6]~feeder_combout\ = \i_RISCV|i_Path|Mux25~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][6]~feeder_combout\);

-- Location: LCFF_X18_Y9_N5
\i_RISCV|i_Path|i_BancoReg|reg[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][6]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\);

-- Location: LCFF_X19_Y9_N3
\i_RISCV|i_Path|i_BancoReg|reg[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\);

-- Location: LCCOMB_X19_Y9_N2
\i_RISCV|i_Path|a[6]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~229_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][6]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[6]~229_combout\);

-- Location: LCCOMB_X18_Y9_N6
\i_RISCV|i_Path|a[6]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~230_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[6]~229_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\)) # (!\i_RISCV|i_Path|a[6]~229_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[6]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][6]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[6]~229_combout\,
	combout => \i_RISCV|i_Path|a[6]~230_combout\);

-- Location: LCCOMB_X22_Y16_N20
\i_RISCV|i_Path|a[6]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~233_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[6]~230_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[6]~232_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[6]~232_combout\,
	datad => \i_RISCV|i_Path|a[6]~230_combout\,
	combout => \i_RISCV|i_Path|a[6]~233_combout\);

-- Location: LCFF_X26_Y19_N25
\i_RISCV|i_Path|i_BancoReg|reg[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\);

-- Location: LCFF_X26_Y18_N17
\i_RISCV|i_Path|i_BancoReg|reg[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\);

-- Location: LCCOMB_X27_Y18_N4
\i_RISCV|i_Path|a[6]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~234_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][6]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[6]~234_combout\);

-- Location: LCCOMB_X26_Y19_N16
\i_RISCV|i_Path|a[6]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~235_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[6]~234_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\)) # (!\i_RISCV|i_Path|a[6]~234_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[6]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~234_combout\,
	combout => \i_RISCV|i_Path|a[6]~235_combout\);

-- Location: LCCOMB_X23_Y16_N0
\i_RISCV|i_Path|a[6]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~236_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[6]~233_combout\ & ((\i_RISCV|i_Path|a[6]~235_combout\))) # (!\i_RISCV|i_Path|a[6]~233_combout\ & (\i_RISCV|i_Path|a[6]~228_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[6]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~228_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[6]~233_combout\,
	datad => \i_RISCV|i_Path|a[6]~235_combout\,
	combout => \i_RISCV|i_Path|a[6]~236_combout\);

-- Location: LCCOMB_X23_Y16_N14
\i_RISCV|i_Path|a[6]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~241_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (\i_RISCV|i_Path|a[9]~109_combout\)) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[6]~236_combout\))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[6]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[6]~240_combout\,
	datad => \i_RISCV|i_Path|a[6]~236_combout\,
	combout => \i_RISCV|i_Path|a[6]~241_combout\);

-- Location: LCFF_X18_Y15_N11
\i_RISCV|i_Path|i_BancoReg|reg[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux25~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\);

-- Location: LCCOMB_X12_Y15_N26
\i_RISCV|i_Path|a[6]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~242_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][6]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][6]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[6]~242_combout\);

-- Location: LCCOMB_X18_Y15_N10
\i_RISCV|i_Path|a[6]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~243_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[6]~242_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\))) # (!\i_RISCV|i_Path|a[6]~242_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[6]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][6]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][6]~regout\,
	datad => \i_RISCV|i_Path|a[6]~242_combout\,
	combout => \i_RISCV|i_Path|a[6]~243_combout\);

-- Location: LCCOMB_X23_Y16_N8
\i_RISCV|i_Path|a[6]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~244_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[6]~241_combout\ & ((\i_RISCV|i_Path|a[6]~243_combout\))) # (!\i_RISCV|i_Path|a[6]~241_combout\ & (\i_RISCV|i_Path|a[6]~226_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[6]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~226_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[6]~241_combout\,
	datad => \i_RISCV|i_Path|a[6]~243_combout\,
	combout => \i_RISCV|i_Path|a[6]~244_combout\);

-- Location: LCCOMB_X14_Y15_N0
\i_RISCV|i_Path|a[6]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~224_combout\ = (!\i_RISCV|i_Control|estado_act.Jal~regout\ & (\i_RISCV|i_Control|estado_act.Fetch~regout\ & (\i_RISCV|i_Control|WideOr8~0_combout\ & \i_RISCV|i_Path|pc_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(6),
	combout => \i_RISCV|i_Path|a[6]~224_combout\);

-- Location: LCCOMB_X23_Y16_N26
\i_RISCV|i_Path|a[6]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[6]~245_combout\ = (\i_RISCV|i_Path|a[6]~223_combout\) # ((\i_RISCV|i_Path|a[6]~224_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[6]~244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~223_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[6]~244_combout\,
	datad => \i_RISCV|i_Path|a[6]~224_combout\,
	combout => \i_RISCV|i_Path|a[6]~245_combout\);

-- Location: LCCOMB_X19_Y20_N18
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~2_combout\ = (\i_RISCV|i_Path|a[1]~197_combout\ & ((\i_RISCV|i_Path|b[1]~50_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\)) # (!\i_RISCV|i_Path|b[1]~50_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[1]~197_combout\ & ((\i_RISCV|i_Path|b[1]~50_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\) # (GND))) # (!\i_RISCV|i_Path|b[1]~50_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\ = CARRY((\i_RISCV|i_Path|a[1]~197_combout\ & (\i_RISCV|i_Path|b[1]~50_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\)) # (!\i_RISCV|i_Path|a[1]~197_combout\ & ((\i_RISCV|i_Path|b[1]~50_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~197_combout\,
	datab => \i_RISCV|i_Path|b[1]~50_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~1\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~2_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\);

-- Location: LCCOMB_X19_Y20_N20
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~4_combout\ = ((\i_RISCV|i_Path|b[2]~48_combout\ $ (\i_RISCV|i_Path|a[2]~126_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\ = CARRY((\i_RISCV|i_Path|b[2]~48_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\)) # (!\i_RISCV|i_Path|b[2]~48_combout\ & ((\i_RISCV|i_Path|a[2]~126_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[2]~48_combout\,
	datab => \i_RISCV|i_Path|a[2]~126_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~3\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~4_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\);

-- Location: LCCOMB_X19_Y20_N22
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~6_combout\ = (\i_RISCV|i_Path|b[3]~46_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\)) # (!\i_RISCV|i_Path|a[3]~149_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\) # (GND))))) # 
-- (!\i_RISCV|i_Path|b[3]~46_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\ & VCC)) # (!\i_RISCV|i_Path|a[3]~149_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\ = CARRY((\i_RISCV|i_Path|b[3]~46_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\) # (!\i_RISCV|i_Path|a[3]~149_combout\))) # (!\i_RISCV|i_Path|b[3]~46_combout\ & (!\i_RISCV|i_Path|a[3]~149_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[3]~46_combout\,
	datab => \i_RISCV|i_Path|a[3]~149_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~5\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~6_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\);

-- Location: LCCOMB_X19_Y20_N24
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~8_combout\ = ((\i_RISCV|i_Path|b[4]~44_combout\ $ (\i_RISCV|i_Path|a[4]~222_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\ = CARRY((\i_RISCV|i_Path|b[4]~44_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\)) # (!\i_RISCV|i_Path|b[4]~44_combout\ & ((\i_RISCV|i_Path|a[4]~222_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[4]~44_combout\,
	datab => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~7\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~8_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\);

-- Location: LCCOMB_X19_Y20_N26
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~10_combout\ = (\i_RISCV|i_Path|b[5]~41_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\)) # (!\i_RISCV|i_Path|a[5]~268_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\) # (GND))))) # 
-- (!\i_RISCV|i_Path|b[5]~41_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\ & VCC)) # (!\i_RISCV|i_Path|a[5]~268_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\ = CARRY((\i_RISCV|i_Path|b[5]~41_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\) # (!\i_RISCV|i_Path|a[5]~268_combout\))) # (!\i_RISCV|i_Path|b[5]~41_combout\ & (!\i_RISCV|i_Path|a[5]~268_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[5]~41_combout\,
	datab => \i_RISCV|i_Path|a[5]~268_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~9\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~10_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\);

-- Location: LCCOMB_X19_Y20_N28
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~12_combout\ = ((\i_RISCV|i_Path|b[6]~40_combout\ $ (\i_RISCV|i_Path|a[6]~245_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\ = CARRY((\i_RISCV|i_Path|b[6]~40_combout\ & (\i_RISCV|i_Path|a[6]~245_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\)) # (!\i_RISCV|i_Path|b[6]~40_combout\ & ((\i_RISCV|i_Path|a[6]~245_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[6]~40_combout\,
	datab => \i_RISCV|i_Path|a[6]~245_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~11\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~12_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\);

-- Location: LCCOMB_X19_Y20_N30
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~14_combout\ = (\i_RISCV|i_Path|a[7]~293_combout\ & ((\i_RISCV|i_Path|b[7]~39_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\)) # (!\i_RISCV|i_Path|b[7]~39_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\ & VCC)))) # 
-- (!\i_RISCV|i_Path|a[7]~293_combout\ & ((\i_RISCV|i_Path|b[7]~39_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\) # (GND))) # (!\i_RISCV|i_Path|b[7]~39_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\ = CARRY((\i_RISCV|i_Path|a[7]~293_combout\ & (\i_RISCV|i_Path|b[7]~39_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\)) # (!\i_RISCV|i_Path|a[7]~293_combout\ & ((\i_RISCV|i_Path|b[7]~39_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[7]~293_combout\,
	datab => \i_RISCV|i_Path|b[7]~39_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~13\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~14_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\);

-- Location: LCCOMB_X19_Y19_N0
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~16_combout\ = ((\i_RISCV|i_Path|b[8]~36_combout\ $ (\i_RISCV|i_Path|a[8]~700_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\ = CARRY((\i_RISCV|i_Path|b[8]~36_combout\ & (\i_RISCV|i_Path|a[8]~700_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\)) # (!\i_RISCV|i_Path|b[8]~36_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[8]~36_combout\,
	datab => \i_RISCV|i_Path|a[8]~700_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~15\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~16_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~17\);

-- Location: LCCOMB_X19_Y19_N4
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~20_combout\ = ((\i_RISCV|i_Path|a[10]~723_combout\ $ (\i_RISCV|i_Path|b[10]~32_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\)))) # (GND)
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\ = CARRY((\i_RISCV|i_Path|a[10]~723_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\) # (!\i_RISCV|i_Path|b[10]~32_combout\))) # (!\i_RISCV|i_Path|a[10]~723_combout\ & (!\i_RISCV|i_Path|b[10]~32_combout\ & 
-- !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~723_combout\,
	datab => \i_RISCV|i_Path|b[10]~32_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~19\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~20_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~21\);

-- Location: LCCOMB_X21_Y15_N28
\i_RISCV|i_Path|i_ALU|ShiftRight1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[14]~819_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[12]~796_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[12]~796_combout\,
	datad => \i_RISCV|i_Path|a[14]~819_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\);

-- Location: LCCOMB_X15_Y21_N10
\i_RISCV|i_Path|i_ALU|ShiftRight1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[13]~844_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[11]~773_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[11]~773_combout\,
	datac => \i_RISCV|i_Path|a[13]~844_combout\,
	datad => \i_RISCV|i_Path|shamt[1]~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\);

-- Location: LCCOMB_X15_Y21_N28
\i_RISCV|i_Path|i_ALU|ShiftRight1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\);

-- Location: LCCOMB_X15_Y21_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~37_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\);

-- Location: LCCOMB_X19_Y21_N14
\i_RISCV|i_Path|i_ALU|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~54_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~5_combout\);

-- Location: LCCOMB_X18_Y20_N4
\i_RISCV|i_Path|i_ALU|ShiftRight1~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\);

-- Location: LCCOMB_X18_Y19_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~76_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X19_Y21_N28
\i_RISCV|i_Path|i_ALU|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~11_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(24),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	datac => \i_RISCV|i_Control|Selector15~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~11_combout\);

-- Location: LCCOMB_X19_Y21_N24
\i_RISCV|i_Path|i_ALU|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux20~11_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux20~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~6_combout\);

-- Location: LCCOMB_X19_Y21_N10
\i_RISCV|i_Path|i_ALU|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux20~6_combout\ & (\i_RISCV|i_Path|i_ALU|Mux20~4_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux20~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux20~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux20~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~7_combout\);

-- Location: LCCOMB_X19_Y21_N0
\i_RISCV|i_Path|i_ALU|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux20~5_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~22_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux20~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux20~7_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~22_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux20~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux20~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~8_combout\);

-- Location: LCCOMB_X19_Y21_N30
\i_RISCV|i_Path|i_ALU|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (\i_RISCV|i_Control|Selector16~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux20~4_combout\)) # (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux20~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux20~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux20~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~9_combout\);

-- Location: LCCOMB_X19_Y21_N22
\i_RISCV|i_Path|i_ALU|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux20~9_combout\ & ((\i_RISCV|i_Path|i_ALU|and_out\(11)))) # (!\i_RISCV|i_Path|i_ALU|Mux20~9_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~22_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~22_combout\,
	datac => \i_RISCV|i_Path|i_ALU|and_out\(11),
	datad => \i_RISCV|i_Path|i_ALU|Mux20~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~10_combout\);

-- Location: LCCOMB_X18_Y21_N30
\i_RISCV|i_Path|i_ALU|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux20~12_combout\ = (\i_RISCV|i_Path|i_ALU|Mux20~10_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux20~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux20~12_combout\);

-- Location: LCFF_X18_Y21_N31
\i_RISCV|i_Path|alur_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux20~12_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(11));

-- Location: M4K_X17_Y19
\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Ram:i_RAM|ram_core:i_byte0|altsyncram:ram_block_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \i_RAM|we0~1_combout\,
	portbrewe => VCC,
	clk0 => \clk~clkctrl_outclk\,
	portadatain => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X15_Y16_N18
\i_RISCV|i_Path|d_ram_alu[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|d_ram_alu[0]~1_combout\ = (!\i_RISCV|i_Path|alur_out\(0) & ((\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\)) # (!\i_RISCV|i_Path|alur_out\(1) & 
-- ((\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datab => \i_RISCV|i_Path|alur_out\(1),
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \i_RISCV|i_Path|d_ram_alu[0]~1_combout\);

-- Location: LCCOMB_X14_Y16_N10
\i_RISCV|i_Path|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux31~0_combout\ = (\i_RISCV|i_Control|estado_act.lw5~regout\ & ((\i_RISCV|i_Path|d_ram_alu[0]~1_combout\) # ((\i_RAM|h[0]~0_combout\ & \i_RISCV|i_Path|alur_out\(0))))) # (!\i_RISCV|i_Control|estado_act.lw5~regout\ & 
-- (((\i_RISCV|i_Path|alur_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|h[0]~0_combout\,
	datab => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|d_ram_alu[0]~1_combout\,
	combout => \i_RISCV|i_Path|Mux31~0_combout\);

-- Location: LCCOMB_X15_Y16_N10
\i_RISCV|i_Path|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux31~1_combout\ = (\i_RISCV|i_Control|estado_act.lw5~regout\ & ((\i_RISCV|i_Path|d_ram_alu[0]~0_combout\) # ((!\i_RISCV|i_Path|alur_out\(31) & \i_RISCV|i_Path|Mux31~0_combout\)))) # (!\i_RISCV|i_Control|estado_act.lw5~regout\ & 
-- (((\i_RISCV|i_Path|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datab => \i_RISCV|i_Path|d_ram_alu[0]~0_combout\,
	datac => \i_RISCV|i_Path|alur_out\(31),
	datad => \i_RISCV|i_Path|Mux31~0_combout\,
	combout => \i_RISCV|i_Path|Mux31~1_combout\);

-- Location: LCCOMB_X15_Y16_N6
\i_RISCV|i_Path|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux31~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux31~1_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Control|WideOr9~0_combout\,
	datac => \i_RISCV|i_Path|pc_out\(0),
	datad => \i_RISCV|i_Path|Mux31~1_combout\,
	combout => \i_RISCV|i_Path|Mux31~2_combout\);

-- Location: LCCOMB_X27_Y20_N8
\i_RISCV|i_Path|i_BancoReg|reg[15][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][0]~feeder_combout\);

-- Location: LCFF_X27_Y20_N9
\i_RISCV|i_Path|i_BancoReg|reg[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\);

-- Location: LCFF_X26_Y20_N5
\i_RISCV|i_Path|i_BancoReg|reg[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\);

-- Location: LCFF_X25_Y20_N5
\i_RISCV|i_Path|i_BancoReg|reg[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\);

-- Location: LCCOMB_X26_Y20_N0
\i_RISCV|i_Path|a[0]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~171_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[0]~171_combout\);

-- Location: LCCOMB_X26_Y20_N6
\i_RISCV|i_Path|a[0]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~172_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[0]~171_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\))) # (!\i_RISCV|i_Path|a[0]~171_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[0]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|a[0]~171_combout\,
	combout => \i_RISCV|i_Path|a[0]~172_combout\);

-- Location: LCFF_X27_Y17_N21
\i_RISCV|i_Path|i_BancoReg|reg[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\);

-- Location: LCCOMB_X26_Y17_N4
\i_RISCV|i_Path|i_BancoReg|reg[31][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][0]~feeder_combout\);

-- Location: LCFF_X26_Y17_N5
\i_RISCV|i_Path|i_BancoReg|reg[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\);

-- Location: LCFF_X25_Y17_N5
\i_RISCV|i_Path|i_BancoReg|reg[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\);

-- Location: LCFF_X27_Y18_N21
\i_RISCV|i_Path|i_BancoReg|reg[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\);

-- Location: LCCOMB_X25_Y17_N12
\i_RISCV|i_Path|a[0]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~159_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[0]~159_combout\);

-- Location: LCCOMB_X26_Y17_N0
\i_RISCV|i_Path|a[0]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~160_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[0]~159_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\))) # (!\i_RISCV|i_Path|a[0]~159_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[0]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\,
	datad => \i_RISCV|i_Path|a[0]~159_combout\,
	combout => \i_RISCV|i_Path|a[0]~160_combout\);

-- Location: LCFF_X22_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\);

-- Location: LCFF_X24_Y16_N13
\i_RISCV|i_Path|i_BancoReg|reg[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\);

-- Location: LCCOMB_X24_Y16_N12
\i_RISCV|i_Path|a[0]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~156_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[0]~156_combout\);

-- Location: LCCOMB_X22_Y16_N6
\i_RISCV|i_Path|a[0]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~157_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[0]~156_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\))) # (!\i_RISCV|i_Path|a[0]~156_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[0]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\,
	datad => \i_RISCV|i_Path|a[0]~156_combout\,
	combout => \i_RISCV|i_Path|a[0]~157_combout\);

-- Location: LCFF_X27_Y21_N21
\i_RISCV|i_Path|i_BancoReg|reg[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\);

-- Location: LCFF_X27_Y21_N27
\i_RISCV|i_Path|i_BancoReg|reg[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\);

-- Location: LCCOMB_X26_Y20_N12
\i_RISCV|i_Path|a[0]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~155_combout\ = (\i_RISCV|i_Path|a[0]~154_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|a[0]~154_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~154_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[0]~155_combout\);

-- Location: LCCOMB_X26_Y20_N2
\i_RISCV|i_Path|a[0]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~158_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|ir_out_m\(15))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[0]~155_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|a[0]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[0]~157_combout\,
	datad => \i_RISCV|i_Path|a[0]~155_combout\,
	combout => \i_RISCV|i_Path|a[0]~158_combout\);

-- Location: LCCOMB_X23_Y20_N16
\i_RISCV|i_Path|a[0]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~161_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[0]~158_combout\ & ((\i_RISCV|i_Path|a[0]~160_combout\))) # (!\i_RISCV|i_Path|a[0]~158_combout\ & (\i_RISCV|i_Path|a[0]~153_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[0]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~153_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[0]~160_combout\,
	datad => \i_RISCV|i_Path|a[0]~158_combout\,
	combout => \i_RISCV|i_Path|a[0]~161_combout\);

-- Location: LCCOMB_X22_Y14_N28
\i_RISCV|i_Path|a[0]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~162_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[0]~162_combout\);

-- Location: LCCOMB_X23_Y21_N26
\i_RISCV|i_Path|a[0]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~169_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[0]~162_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[0]~162_combout\,
	combout => \i_RISCV|i_Path|a[0]~169_combout\);

-- Location: LCCOMB_X23_Y21_N8
\i_RISCV|i_Path|i_BancoReg|reg[3][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~feeder_combout\);

-- Location: LCFF_X23_Y21_N9
\i_RISCV|i_Path|i_BancoReg|reg[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\);

-- Location: LCFF_X25_Y15_N31
\i_RISCV|i_Path|i_BancoReg|reg[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\);

-- Location: LCFF_X26_Y15_N31
\i_RISCV|i_Path|i_BancoReg|reg[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\);

-- Location: LCCOMB_X26_Y15_N30
\i_RISCV|i_Path|a[0]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~163_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\ & 
-- ((\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[0]~163_combout\);

-- Location: LCCOMB_X26_Y15_N0
\i_RISCV|i_Path|a[0]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~164_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\) # (\i_RISCV|i_Path|a[0]~163_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[9]~111_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\,
	datad => \i_RISCV|i_Path|a[0]~163_combout\,
	combout => \i_RISCV|i_Path|a[0]~164_combout\);

-- Location: LCCOMB_X23_Y20_N22
\i_RISCV|i_Path|a[0]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~165_combout\ = (\i_RISCV|i_Path|a[0]~164_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[0]~163_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\) # 
-- (!\i_RISCV|i_Path|a[0]~163_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[0]~164_combout\,
	datad => \i_RISCV|i_Path|a[0]~163_combout\,
	combout => \i_RISCV|i_Path|a[0]~165_combout\);

-- Location: LCCOMB_X23_Y20_N20
\i_RISCV|i_Path|a[0]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~166_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[0]~165_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\))) # (!\i_RISCV|i_Path|a[0]~165_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[0]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\,
	datab => \i_RISCV|i_Path|a[9]~113_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\,
	datad => \i_RISCV|i_Path|a[0]~165_combout\,
	combout => \i_RISCV|i_Path|a[0]~166_combout\);

-- Location: LCCOMB_X30_Y16_N0
\i_RISCV|i_Path|i_BancoReg|reg[9][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][0]~feeder_combout\);

-- Location: LCFF_X30_Y16_N1
\i_RISCV|i_Path|i_BancoReg|reg[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\);

-- Location: LCFF_X23_Y12_N29
\i_RISCV|i_Path|i_BancoReg|reg[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\);

-- Location: LCCOMB_X27_Y8_N12
\i_RISCV|i_Path|i_BancoReg|reg[10][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][0]~feeder_combout\);

-- Location: LCFF_X27_Y8_N13
\i_RISCV|i_Path|i_BancoReg|reg[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\);

-- Location: LCCOMB_X23_Y12_N28
\i_RISCV|i_Path|a[0]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~167_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|ir_out_m\(16))) # (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\,
	combout => \i_RISCV|i_Path|a[0]~167_combout\);

-- Location: LCCOMB_X30_Y16_N12
\i_RISCV|i_Path|a[0]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~168_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[0]~167_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\)) # (!\i_RISCV|i_Path|a[0]~167_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[0]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|a[0]~167_combout\,
	combout => \i_RISCV|i_Path|a[0]~168_combout\);

-- Location: LCCOMB_X30_Y16_N10
\i_RISCV|i_Path|a[0]~871\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~871_combout\ = (!\i_RISCV|i_Path|ir_out_m\(19) & ((\i_RISCV|i_Path|ir_out_m\(17)) # ((\i_RISCV|i_Path|a[0]~168_combout\) # (!\i_RISCV|i_Path|ir_out_m\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(19),
	datad => \i_RISCV|i_Path|a[0]~168_combout\,
	combout => \i_RISCV|i_Path|a[0]~871_combout\);

-- Location: LCCOMB_X23_Y20_N18
\i_RISCV|i_Path|a[0]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~170_combout\ = (\i_RISCV|i_Path|a[0]~871_combout\ & ((\i_RISCV|i_Path|a[0]~169_combout\) # ((!\i_RISCV|i_Path|a[0]~162_combout\ & \i_RISCV|i_Path|a[0]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~162_combout\,
	datab => \i_RISCV|i_Path|a[0]~169_combout\,
	datac => \i_RISCV|i_Path|a[0]~166_combout\,
	datad => \i_RISCV|i_Path|a[0]~871_combout\,
	combout => \i_RISCV|i_Path|a[0]~170_combout\);

-- Location: LCCOMB_X23_Y20_N0
\i_RISCV|i_Path|a[0]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~173_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[0]~170_combout\ & (\i_RISCV|i_Path|a[0]~172_combout\)) # (!\i_RISCV|i_Path|a[0]~170_combout\ & ((\i_RISCV|i_Path|a[0]~161_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[0]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[0]~172_combout\,
	datac => \i_RISCV|i_Path|a[0]~161_combout\,
	datad => \i_RISCV|i_Path|a[0]~170_combout\,
	combout => \i_RISCV|i_Path|a[0]~173_combout\);

-- Location: LCCOMB_X23_Y20_N26
\i_RISCV|i_Path|a[0]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[0]~174_combout\ = (\i_RISCV|i_Path|a[0]~151_combout\) # ((\i_RISCV|i_Path|a[0]~150_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[0]~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[0]~151_combout\,
	datab => \i_RISCV|i_Path|a[31]~98_combout\,
	datac => \i_RISCV|i_Path|a[0]~150_combout\,
	datad => \i_RISCV|i_Path|a[0]~173_combout\,
	combout => \i_RISCV|i_Path|a[0]~174_combout\);

-- Location: LCCOMB_X22_Y21_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~39_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[0]~174_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[2]~126_combout\,
	datac => \i_RISCV|i_Path|a[0]~174_combout\,
	datad => \i_RISCV|i_Path|shamt[1]~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X22_Y21_N30
\i_RISCV|i_Path|i_ALU|ShiftLeft0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[1]~197_combout\)))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~39_combout\,
	datad => \i_RISCV|i_Path|a[1]~197_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X23_Y21_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X23_Y18_N14
\i_RISCV|i_Path|i_ALU|ShiftLeft0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~93_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\)) # (!\i_RISCV|i_Path|shamt[4]~4_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~92_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~86_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X23_Y18_N8
\i_RISCV|i_Path|i_ALU|ShiftLeft0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[25]~629_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[26]~654_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[26]~654_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[25]~629_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X23_Y18_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~97_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[23]~485_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[24]~606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|a[24]~606_combout\,
	datac => \i_RISCV|i_Path|a[23]~485_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X23_Y18_N6
\i_RISCV|i_Path|i_ALU|ShiftLeft0~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~97_combout\) # ((!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~97_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X23_Y18_N4
\i_RISCV|i_Path|i_ALU|ShiftLeft0~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~100_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~96_combout\) # ((\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~96_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~99_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X23_Y18_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~101_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~100_combout\) # ((\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~100_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~82_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X23_Y18_N12
\i_RISCV|i_Path|i_ALU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~1_combout\ = (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & (!\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~93_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~93_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~101_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux1~1_combout\) # ((\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Control|Selector15~1_combout\ & \i_RISCV|i_Path|i_ALU|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux1~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux1~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~3_combout\);

-- Location: LCCOMB_X23_Y18_N0
\i_RISCV|i_Path|i_ALU|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~4_combout\ = (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux1~0_combout\) # ((\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux1~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~4_combout\);

-- Location: LCCOMB_X23_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux1~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux1~4_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux1~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux1~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux1~7_combout\);

-- Location: LCCOMB_X23_Y18_N20
\i_RISCV|i_Path|pc_in[30]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[30]~87_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(30))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(30),
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux1~7_combout\,
	combout => \i_RISCV|i_Path|pc_in[30]~87_combout\);

-- Location: LCFF_X23_Y18_N21
\i_RISCV|i_Path|pc_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[30]~87_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(30));

-- Location: LCFF_X13_Y19_N7
\i_RISCV|i_Path|pc_ir[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(30),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(30));

-- Location: LCCOMB_X13_Y19_N6
\i_RISCV|i_Path|a[30]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~486_combout\ = (\i_RISCV|i_Path|pc_ir\(30) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Jal~regout\) # (\i_RISCV|i_Control|estado_act.Decod~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(30),
	datad => \i_RISCV|i_Control|estado_act.Decod~regout\,
	combout => \i_RISCV|i_Path|a[30]~486_combout\);

-- Location: LCFF_X24_Y14_N21
\i_RISCV|i_Path|i_BancoReg|reg[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\);

-- Location: LCCOMB_X24_Y14_N10
\i_RISCV|i_Path|a[30]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~505_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[30]~505_combout\);

-- Location: LCCOMB_X13_Y18_N20
\i_RISCV|i_Path|a[30]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~506_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[30]~505_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\)) # (!\i_RISCV|i_Path|a[30]~505_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[30]~505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[15][30]~regout\,
	datac => \i_RISCV|i_Path|a[30]~505_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[13][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~506_combout\);

-- Location: LCFF_X21_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\);

-- Location: LCCOMB_X21_Y10_N28
\i_RISCV|i_Path|a[30]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~488_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][30]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[30]~488_combout\);

-- Location: LCCOMB_X24_Y18_N24
\i_RISCV|i_Path|a[30]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~489_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[30]~488_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\)) # (!\i_RISCV|i_Path|a[30]~488_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[30]~488_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][30]~regout\,
	datad => \i_RISCV|i_Path|a[30]~488_combout\,
	combout => \i_RISCV|i_Path|a[30]~489_combout\);

-- Location: LCCOMB_X24_Y18_N22
\i_RISCV|i_Path|i_BancoReg|reg[2][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][30]~feeder_combout\);

-- Location: LCFF_X24_Y18_N23
\i_RISCV|i_Path|i_BancoReg|reg[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\);

-- Location: LCCOMB_X23_Y13_N30
\i_RISCV|i_Path|a[30]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~500_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((!\i_RISCV|i_Path|ir_out_m\(15) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[4][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~500_combout\);

-- Location: LCCOMB_X24_Y11_N8
\i_RISCV|i_Path|a[30]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~501_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[30]~500_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\))) # (!\i_RISCV|i_Path|a[30]~500_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[30]~500_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[30]~500_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~501_combout\);

-- Location: LCCOMB_X24_Y11_N26
\i_RISCV|i_Path|a[30]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~502_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[30]~501_combout\) # (!\i_RISCV|i_Path|a[9]~110_combout\)))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\ & 
-- ((\i_RISCV|i_Path|a[9]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][30]~regout\,
	datab => \i_RISCV|i_Path|a[30]~501_combout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[30]~502_combout\);

-- Location: LCCOMB_X24_Y18_N2
\i_RISCV|i_Path|a[30]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~503_combout\ = (\i_RISCV|i_Path|a[30]~502_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\) # ((!\i_RISCV|i_Path|a[9]~113_combout\)))) # (!\i_RISCV|i_Path|a[30]~502_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\ & \i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][30]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][30]~regout\,
	datac => \i_RISCV|i_Path|a[30]~502_combout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[30]~503_combout\);

-- Location: LCCOMB_X23_Y13_N22
\i_RISCV|i_Path|a[30]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~492_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18)) # ((\i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(17) & (!\i_RISCV|i_Path|ir_out_m\(18) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[18][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~492_combout\);

-- Location: LCCOMB_X24_Y20_N16
\i_RISCV|i_Path|a[30]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~493_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[30]~492_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\))) # (!\i_RISCV|i_Path|a[30]~492_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[30]~492_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][30]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][30]~regout\,
	datad => \i_RISCV|i_Path|a[30]~492_combout\,
	combout => \i_RISCV|i_Path|a[30]~493_combout\);

-- Location: LCFF_X20_Y13_N9
\i_RISCV|i_Path|i_BancoReg|reg[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux1~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\);

-- Location: LCCOMB_X23_Y13_N4
\i_RISCV|i_Path|a[30]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~494_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|ir_out_m\(18))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][30]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[24][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~494_combout\);

-- Location: LCCOMB_X20_Y13_N8
\i_RISCV|i_Path|a[30]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~495_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[30]~494_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\)) # (!\i_RISCV|i_Path|a[30]~494_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[30]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][30]~regout\,
	datad => \i_RISCV|i_Path|a[30]~494_combout\,
	combout => \i_RISCV|i_Path|a[30]~495_combout\);

-- Location: LCCOMB_X23_Y14_N20
\i_RISCV|i_Path|a[30]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~496_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[30]~493_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & 
-- ((\i_RISCV|i_Path|a[30]~495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[30]~493_combout\,
	datad => \i_RISCV|i_Path|a[30]~495_combout\,
	combout => \i_RISCV|i_Path|a[30]~496_combout\);

-- Location: LCCOMB_X31_Y14_N4
\i_RISCV|i_Path|i_BancoReg|reg[23][30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][30]~feeder_combout\ = \i_RISCV|i_Path|Mux1~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux1~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][30]~feeder_combout\);

-- Location: LCFF_X31_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][30]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\);

-- Location: LCCOMB_X24_Y10_N2
\i_RISCV|i_Path|a[30]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~497_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|ir_out_m\(17),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][30]~regout\,
	combout => \i_RISCV|i_Path|a[30]~497_combout\);

-- Location: LCCOMB_X15_Y14_N20
\i_RISCV|i_Path|a[30]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~498_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[30]~497_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\)) # (!\i_RISCV|i_Path|a[30]~497_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[30]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][30]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][30]~regout\,
	datad => \i_RISCV|i_Path|a[30]~497_combout\,
	combout => \i_RISCV|i_Path|a[30]~498_combout\);

-- Location: LCCOMB_X23_Y14_N18
\i_RISCV|i_Path|a[30]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~499_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[30]~496_combout\ & ((\i_RISCV|i_Path|a[30]~498_combout\))) # (!\i_RISCV|i_Path|a[30]~496_combout\ & (\i_RISCV|i_Path|a[30]~491_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[30]~496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[30]~491_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[30]~496_combout\,
	datad => \i_RISCV|i_Path|a[30]~498_combout\,
	combout => \i_RISCV|i_Path|a[30]~499_combout\);

-- Location: LCCOMB_X24_Y18_N12
\i_RISCV|i_Path|a[30]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~504_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[9]~109_combout\)))) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[30]~499_combout\))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[30]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[30]~503_combout\,
	datac => \i_RISCV|i_Path|a[9]~109_combout\,
	datad => \i_RISCV|i_Path|a[30]~499_combout\,
	combout => \i_RISCV|i_Path|a[30]~504_combout\);

-- Location: LCCOMB_X24_Y18_N6
\i_RISCV|i_Path|a[30]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~507_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[30]~504_combout\ & (\i_RISCV|i_Path|a[30]~506_combout\)) # (!\i_RISCV|i_Path|a[30]~504_combout\ & ((\i_RISCV|i_Path|a[30]~489_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[30]~504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[30]~506_combout\,
	datac => \i_RISCV|i_Path|a[30]~489_combout\,
	datad => \i_RISCV|i_Path|a[30]~504_combout\,
	combout => \i_RISCV|i_Path|a[30]~507_combout\);

-- Location: LCCOMB_X24_Y18_N0
\i_RISCV|i_Path|a[30]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[30]~508_combout\ = (\i_RISCV|i_Path|a[30]~487_combout\) # ((\i_RISCV|i_Path|a[30]~486_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[30]~507_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[30]~487_combout\,
	datab => \i_RISCV|i_Path|a[30]~486_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[30]~507_combout\,
	combout => \i_RISCV|i_Path|a[30]~508_combout\);

-- Location: LCCOMB_X22_Y17_N20
\i_RISCV|i_Path|i_ALU|ShiftRight1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[30]~508_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[29]~581_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[30]~508_combout\,
	datad => \i_RISCV|i_Path|a[29]~581_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\);

-- Location: LCCOMB_X22_Y17_N10
\i_RISCV|i_Path|i_ALU|ShiftRight1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~30_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[28]~556_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[27]~677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[28]~556_combout\,
	datad => \i_RISCV|i_Path|a[27]~677_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~30_combout\);

-- Location: LCCOMB_X22_Y17_N28
\i_RISCV|i_Path|i_ALU|ShiftRight1~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~30_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~26_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~30_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\);

-- Location: LCCOMB_X18_Y20_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\ & (!\i_RISCV|i_Path|shamt[1]~2_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~77_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\);

-- Location: LCCOMB_X14_Y21_N24
\i_RISCV|i_Path|i_ALU|ShiftRight0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~53_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\);

-- Location: LCCOMB_X18_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~5_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(12) & \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~51_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~5_combout\);

-- Location: LCCOMB_X19_Y18_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~26_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[24]~606_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[25]~629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|a[25]~629_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|a[24]~606_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X19_Y18_N18
\i_RISCV|i_Path|i_ALU|ShiftLeft0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~26_combout\) # ((!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~26_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~27_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X18_Y19_N4
\i_RISCV|i_Path|i_ALU|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux4~3_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~77_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~6_combout\);

-- Location: LCCOMB_X18_Y19_N12
\i_RISCV|i_Path|i_ALU|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~6_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux4~6_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~20_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~110_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~7_combout\);

-- Location: LCCOMB_X18_Y19_N6
\i_RISCV|i_Path|i_ALU|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux4~5_combout\)) # 
-- (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux4~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~8_combout\);

-- Location: LCCOMB_X14_Y21_N14
\i_RISCV|i_Path|i_ALU|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~8_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(27))) # (!\i_RISCV|i_Path|i_ALU|Mux4~8_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux4~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux4~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(27),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~79_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux4~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~9_combout\);

-- Location: LCCOMB_X14_Y21_N2
\i_RISCV|i_Path|i_ALU|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~1_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux4~9_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ 
-- & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~54_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~10_combout\);

-- Location: LCCOMB_X14_Y21_N28
\i_RISCV|i_Path|i_ALU|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux4~10_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux4~10_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~54_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux4~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~54_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux4~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~11_combout\);

-- Location: LCCOMB_X14_Y21_N30
\i_RISCV|i_Path|i_ALU|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux4~12_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux4~4_combout\))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux4~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux4~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux4~12_combout\);

-- Location: LCCOMB_X13_Y21_N22
\i_RISCV|i_Path|pc_in[27]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[27]~92_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(27))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(27),
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux4~12_combout\,
	combout => \i_RISCV|i_Path|pc_in[27]~92_combout\);

-- Location: LCFF_X13_Y21_N23
\i_RISCV|i_Path|pc_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[27]~92_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(27));

-- Location: LCFF_X13_Y15_N7
\i_RISCV|i_Path|pc_ir[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(27),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(27));

-- Location: LCCOMB_X13_Y15_N6
\i_RISCV|i_Path|a[27]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~655_combout\ = (\i_RISCV|i_Path|pc_ir\(27) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(27),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[27]~655_combout\);

-- Location: LCCOMB_X14_Y11_N8
\i_RISCV|i_Path|i_BancoReg|reg[15][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[15][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[15][27]~feeder_combout\);

-- Location: LCFF_X14_Y11_N9
\i_RISCV|i_Path|i_BancoReg|reg[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[15][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\);

-- Location: LCCOMB_X19_Y13_N14
\i_RISCV|i_Path|a[27]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~675_combout\ = (\i_RISCV|i_Path|a[27]~674_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(15)))) # (!\i_RISCV|i_Path|a[27]~674_combout\ & (\i_RISCV|i_Path|ir_out_m\(15) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~674_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][27]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][27]~regout\,
	combout => \i_RISCV|i_Path|a[27]~675_combout\);

-- Location: LCCOMB_X15_Y13_N30
\i_RISCV|i_Path|i_BancoReg|reg[2][27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][27]~feeder_combout\ = \i_RISCV|i_Path|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux4~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][27]~feeder_combout\);

-- Location: LCFF_X15_Y13_N31
\i_RISCV|i_Path|i_BancoReg|reg[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][27]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\);

-- Location: LCCOMB_X14_Y13_N16
\i_RISCV|i_Path|a[27]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~672_combout\ = (\i_RISCV|i_Path|a[27]~671_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\)))) # (!\i_RISCV|i_Path|a[27]~671_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\ 
-- & ((\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~671_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][27]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][27]~regout\,
	datad => \i_RISCV|i_Path|a[9]~113_combout\,
	combout => \i_RISCV|i_Path|a[27]~672_combout\);

-- Location: LCCOMB_X19_Y13_N26
\i_RISCV|i_Path|a[27]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~673_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[27]~668_combout\) # ((\i_RISCV|i_Path|a[9]~118_combout\)))) # (!\i_RISCV|i_Path|a[9]~109_combout\ & (((!\i_RISCV|i_Path|a[9]~118_combout\ & 
-- \i_RISCV|i_Path|a[27]~672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~668_combout\,
	datab => \i_RISCV|i_Path|a[9]~109_combout\,
	datac => \i_RISCV|i_Path|a[9]~118_combout\,
	datad => \i_RISCV|i_Path|a[27]~672_combout\,
	combout => \i_RISCV|i_Path|a[27]~673_combout\);

-- Location: LCCOMB_X19_Y13_N28
\i_RISCV|i_Path|a[27]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~676_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[27]~673_combout\ & ((\i_RISCV|i_Path|a[27]~675_combout\))) # (!\i_RISCV|i_Path|a[27]~673_combout\ & (\i_RISCV|i_Path|a[27]~658_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[27]~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~658_combout\,
	datab => \i_RISCV|i_Path|a[9]~118_combout\,
	datac => \i_RISCV|i_Path|a[27]~675_combout\,
	datad => \i_RISCV|i_Path|a[27]~673_combout\,
	combout => \i_RISCV|i_Path|a[27]~676_combout\);

-- Location: LCCOMB_X19_Y13_N22
\i_RISCV|i_Path|a[27]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[27]~677_combout\ = (\i_RISCV|i_Path|a[27]~656_combout\) # ((\i_RISCV|i_Path|a[27]~655_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[27]~676_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~656_combout\,
	datab => \i_RISCV|i_Path|a[27]~655_combout\,
	datac => \i_RISCV|i_Path|a[31]~98_combout\,
	datad => \i_RISCV|i_Path|a[27]~676_combout\,
	combout => \i_RISCV|i_Path|a[27]~677_combout\);

-- Location: LCCOMB_X18_Y22_N2
\i_RISCV|i_Path|i_ALU|ShiftRight1~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\)) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~19_combout\,
	datad => \i_RISCV|i_Path|a[31]~533_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\);

-- Location: LCCOMB_X14_Y18_N22
\i_RISCV|i_Path|i_ALU|xor_out[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(28) = \i_RISCV|i_Path|b[28]~2_combout\ $ (\i_RISCV|i_Path|a[28]~556_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[28]~2_combout\,
	datad => \i_RISCV|i_Path|a[28]~556_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(28));

-- Location: LCCOMB_X14_Y18_N24
\i_RISCV|i_Path|i_ALU|ShiftRight0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\) # ((\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~18_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\);

-- Location: LCCOMB_X19_Y18_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[27]~677_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[28]~556_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[27]~677_combout\,
	datad => \i_RISCV|i_Path|a[28]~556_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X14_Y18_N14
\i_RISCV|i_Path|i_ALU|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~104_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~95_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~5_combout\);

-- Location: LCCOMB_X22_Y22_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~79_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~58_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X14_Y18_N20
\i_RISCV|i_Path|i_ALU|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~5_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux3~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (\i_RISCV|i_Path|i_ALU|Mux3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux3~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~98_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~80_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~6_combout\);

-- Location: LCCOMB_X15_Y22_N24
\i_RISCV|i_Path|i_ALU|ShiftLeft0~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~102_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X14_Y18_N12
\i_RISCV|i_Path|i_ALU|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~7_combout\ & (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~102_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux3~7_combout\ & 
-- ((\i_RISCV|i_Control|alu_op[2]~0_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~7_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux3~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~102_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~8_combout\);

-- Location: LCCOMB_X14_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~8_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(28))) # (!\i_RISCV|i_Path|i_ALU|Mux3~8_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~4_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(28),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~9_combout\);

-- Location: LCCOMB_X14_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & (\i_RISCV|i_Path|i_ALU|Mux3~3_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~3_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~56_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux3~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux3~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~56_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~10_combout\);

-- Location: LCCOMB_X14_Y18_N26
\i_RISCV|i_Path|i_ALU|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux3~10_combout\ & (\i_RISCV|i_Path|a[31]~533_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux3~10_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~2_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~11_combout\);

-- Location: LCCOMB_X14_Y18_N0
\i_RISCV|i_Path|i_ALU|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~13_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~56_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux3~11_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux3~12_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux3~12_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~56_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~13_combout\);

-- Location: LCCOMB_X14_Y18_N2
\i_RISCV|i_Path|i_ALU|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~14_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|a[28]~556_combout\ & ((\i_RISCV|i_Path|b[28]~2_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux3~13_combout\))) # (!\i_RISCV|i_Path|a[28]~556_combout\ & 
-- (\i_RISCV|i_Path|b[28]~2_combout\ & !\i_RISCV|i_Path|i_ALU|Mux3~13_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|a[28]~556_combout\,
	datac => \i_RISCV|i_Path|b[28]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~14_combout\);

-- Location: LCCOMB_X14_Y18_N8
\i_RISCV|i_Path|i_ALU|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux3~15_combout\ = (\i_RISCV|i_Path|i_ALU|Mux3~14_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~14_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux3~15_combout\);

-- Location: LCFF_X14_Y18_N9
\i_RISCV|i_Path|alur_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux3~15_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(28));

-- Location: LCCOMB_X14_Y18_N18
\i_RISCV|i_Path|pc_in[28]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[28]~57_combout\ = (\i_RISCV|i_Path|alur_out\(28) & \i_RISCV|i_Control|estado_act.SalCond~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(28),
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	combout => \i_RISCV|i_Path|pc_in[28]~57_combout\);

-- Location: LCCOMB_X13_Y18_N18
\i_RISCV|i_Path|pc_in[28]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[28]~58_combout\ = (\i_RISCV|i_Path|pc_in[28]~57_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & (!\i_RISCV|i_Path|Equal5~0_combout\ & \i_RISCV|i_Path|i_ALU|Mux3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datab => \i_RISCV|i_Path|pc_in[28]~57_combout\,
	datac => \i_RISCV|i_Path|Equal5~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux3~14_combout\,
	combout => \i_RISCV|i_Path|pc_in[28]~58_combout\);

-- Location: LCFF_X13_Y18_N19
\i_RISCV|i_Path|pc_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[28]~58_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(28));

-- Location: LCCOMB_X14_Y14_N24
\i_RISCV|i_Path|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux3~1_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(28) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|alur_out\(28),
	datac => \i_RISCV|i_Path|Mux26~4_combout\,
	datad => \i_RISCV|i_Path|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|Mux3~1_combout\);

-- Location: LCCOMB_X14_Y14_N30
\i_RISCV|i_Path|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux3~2_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux3~1_combout\) # ((\i_RISCV|i_Path|pc_out\(28) & !\i_RISCV|i_Control|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux0~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(28),
	datac => \i_RISCV|i_Path|Mux3~1_combout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Path|Mux3~2_combout\);

-- Location: LCCOMB_X18_Y14_N22
\i_RISCV|i_Path|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux3~3_combout\ = (\i_RISCV|i_Path|Mux3~2_combout\) # ((\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|Mux3~0_combout\,
	datad => \i_RISCV|i_Path|Mux3~2_combout\,
	combout => \i_RISCV|i_Path|Mux3~3_combout\);

-- Location: LCFF_X14_Y11_N3
\i_RISCV|i_Path|i_BancoReg|reg[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\);

-- Location: LCFF_X13_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\);

-- Location: LCCOMB_X15_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux35~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux35~17_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~18_combout\);

-- Location: LCFF_X16_Y14_N15
\i_RISCV|i_Path|i_BancoReg|reg[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\);

-- Location: LCFF_X18_Y10_N13
\i_RISCV|i_Path|i_BancoReg|reg[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\);

-- Location: LCCOMB_X18_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\);

-- Location: LCCOMB_X18_Y10_N6
\i_RISCV|i_Path|i_BancoReg|Mux35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][28]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][28]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~1_combout\);

-- Location: LCCOMB_X25_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Mux35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\);

-- Location: LCFF_X26_Y14_N11
\i_RISCV|i_Path|i_BancoReg|reg[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux3~3_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\);

-- Location: LCCOMB_X26_Y14_N10
\i_RISCV|i_Path|i_BancoReg|Mux35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~3_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux35~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~3_combout\);

-- Location: LCCOMB_X20_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][28]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][28]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\);

-- Location: LCCOMB_X22_Y22_N30
\i_RISCV|i_Path|i_BancoReg|Mux35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][28]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][28]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~5_combout\);

-- Location: LCCOMB_X15_Y15_N28
\i_RISCV|i_Path|i_BancoReg|Mux35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21)) # ((\i_RISCV|i_Path|i_BancoReg|Mux35~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\);

-- Location: LCCOMB_X15_Y15_N2
\i_RISCV|i_Path|i_BancoReg|Mux35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux35~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux35~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux35~8_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~9_combout\);

-- Location: LCCOMB_X15_Y15_N14
\i_RISCV|i_Path|i_BancoReg|Mux35~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux35~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux35~16_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux35~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\);

-- Location: LCCOMB_X12_Y16_N16
\i_RAM|ram3[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[4]~8_combout\ = (\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\)) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\))))) # 
-- (!\i_RAM|Equal6~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\,
	combout => \i_RAM|ram3[4]~8_combout\);

-- Location: LCCOMB_X13_Y16_N14
\i_RAM|ram3[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[4]~9_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RAM|ram3[4]~8_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	datab => \i_RAM|Equal7~0_combout\,
	datad => \i_RAM|ram3[4]~8_combout\,
	combout => \i_RAM|ram3[4]~9_combout\);

-- Location: LCCOMB_X19_Y17_N8
\i_RAM|h[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[4]~4_combout\ = (\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\))) # (!\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datab => \i_RISCV|i_Path|alur_out\(1),
	datad => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \i_RAM|h[4]~4_combout\);

-- Location: LCCOMB_X21_Y15_N22
\i_RISCV|i_Path|i_ALU|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~7_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\);

-- Location: LCCOMB_X21_Y18_N26
\i_RISCV|i_Path|i_ALU|ShiftRight0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~26_combout\,
	datac => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\);

-- Location: LCCOMB_X18_Y22_N30
\i_RISCV|i_Path|i_ALU|xor_out[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(12) = \i_RISCV|i_Path|a[12]~796_combout\ $ (\i_RISCV|i_Path|b[12]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[12]~796_combout\,
	datac => \i_RISCV|i_Path|b[12]~26_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(12));

-- Location: LCCOMB_X18_Y23_N4
\i_RISCV|i_Path|i_ALU|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~2_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~81_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~2_combout\);

-- Location: LCCOMB_X18_Y22_N4
\i_RISCV|i_Path|i_ALU|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux19~2_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (((!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~47_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~3_combout\);

-- Location: LCCOMB_X18_Y22_N18
\i_RISCV|i_Path|i_ALU|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux19~3_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(12))) # (!\i_RISCV|i_Path|i_ALU|Mux19~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(12),
	datac => \i_RISCV|i_Path|i_ALU|Mux19~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~72_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~4_combout\);

-- Location: LCCOMB_X18_Y22_N20
\i_RISCV|i_Path|i_ALU|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux19~4_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~5_combout\);

-- Location: LCCOMB_X18_Y22_N22
\i_RISCV|i_Path|i_ALU|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux19~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~24_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux19~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~57_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux19~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~24_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~6_combout\);

-- Location: LCCOMB_X18_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\)) # (!\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~24_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux19~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~24_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~8_combout\);

-- Location: LCCOMB_X18_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~9_combout\ = (\i_RISCV|i_Path|b[12]~26_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux19~8_combout\) # ((\i_RISCV|i_Path|a[12]~796_combout\ & \i_RISCV|i_Control|Selector16~0_combout\)))) # (!\i_RISCV|i_Path|b[12]~26_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux19~8_combout\ & ((\i_RISCV|i_Path|a[12]~796_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[12]~26_combout\,
	datab => \i_RISCV|i_Path|a[12]~796_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~9_combout\);

-- Location: LCCOMB_X18_Y22_N10
\i_RISCV|i_Path|i_ALU|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux19~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux19~9_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux19~7_combout\);

-- Location: LCFF_X18_Y22_N11
\i_RISCV|i_Path|alur_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux19~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(12));

-- Location: LCCOMB_X13_Y18_N16
\i_RISCV|i_Path|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux19~2_combout\ = (\i_RISCV|i_Path|alur_out\(12) & !\i_RISCV|i_Control|estado_act.lw5~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|alur_out\(12),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux19~2_combout\);

-- Location: LCCOMB_X15_Y17_N14
\i_RISCV|i_Path|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux19~3_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (((\i_RISCV|i_Path|Mux19~2_combout\)))) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux19~2_combout\ & (\i_RAM|h[4]~4_combout\)) # (!\i_RISCV|i_Path|Mux19~2_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux17~2_combout\,
	datab => \i_RAM|h[4]~4_combout\,
	datac => \i_RISCV|i_Path|Mux19~2_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux19~3_combout\);

-- Location: LCCOMB_X26_Y12_N16
\i_RISCV|i_Path|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux19~4_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Control|estado_act.lui3~regout\ & (\i_RISCV|i_Path|ir_out_m\(12))) # (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux19~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(12),
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux19~3_combout\,
	combout => \i_RISCV|i_Path|Mux19~4_combout\);

-- Location: LCCOMB_X18_Y22_N8
\i_RISCV|i_Path|pc_in[12]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[12]~68_combout\ = (\i_RISCV|i_Path|pc_in[12]~67_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_in[12]~67_combout\,
	datab => \i_RISCV|i_Path|Equal5~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux19~9_combout\,
	combout => \i_RISCV|i_Path|pc_in[12]~68_combout\);

-- Location: LCFF_X18_Y22_N9
\i_RISCV|i_Path|pc_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|pc_in[12]~68_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|en_pc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_out\(12));

-- Location: LCCOMB_X26_Y11_N22
\i_RISCV|i_Path|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux19~5_combout\ = (\i_RISCV|i_Path|Mux19~4_combout\) # ((\i_RISCV|i_Path|pc_out\(12) & ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datab => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datac => \i_RISCV|i_Path|Mux19~4_combout\,
	datad => \i_RISCV|i_Path|pc_out\(12),
	combout => \i_RISCV|i_Path|Mux19~5_combout\);

-- Location: LCFF_X13_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\);

-- Location: LCCOMB_X13_Y11_N0
\i_RISCV|i_Path|i_BancoReg|Mux51~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\);

-- Location: LCFF_X14_Y11_N19
\i_RISCV|i_Path|i_BancoReg|reg[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\);

-- Location: LCCOMB_X14_Y11_N18
\i_RISCV|i_Path|i_BancoReg|Mux51~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\ & \i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux51~17_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~18_combout\);

-- Location: LCFF_X16_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\);

-- Location: LCFF_X15_Y11_N17
\i_RISCV|i_Path|i_BancoReg|reg[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\);

-- Location: LCFF_X15_Y11_N31
\i_RISCV|i_Path|i_BancoReg|reg[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\);

-- Location: LCCOMB_X15_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux51~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][12]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][12]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\);

-- Location: LCCOMB_X15_Y11_N16
\i_RISCV|i_Path|i_BancoReg|Mux51~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[11][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][12]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~11_combout\);

-- Location: LCCOMB_X25_Y8_N24
\i_RISCV|i_Path|i_BancoReg|reg[2][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[2][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[2][12]~feeder_combout\);

-- Location: LCFF_X25_Y8_N25
\i_RISCV|i_Path|i_BancoReg|reg[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[2][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\);

-- Location: LCFF_X26_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux19~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\);

-- Location: LCCOMB_X23_Y8_N4
\i_RISCV|i_Path|i_BancoReg|reg[4][12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[4][12]~feeder_combout\ = \i_RISCV|i_Path|Mux19~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux19~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[4][12]~feeder_combout\);

-- Location: LCFF_X23_Y8_N5
\i_RISCV|i_Path|i_BancoReg|reg[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[4][12]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\);

-- Location: LCCOMB_X23_Y8_N22
\i_RISCV|i_Path|i_BancoReg|Mux51~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][12]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\);

-- Location: LCCOMB_X25_Y10_N4
\i_RISCV|i_Path|i_BancoReg|Mux51~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][12]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][12]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~13_combout\);

-- Location: LCCOMB_X26_Y11_N8
\i_RISCV|i_Path|i_BancoReg|Mux51~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\);

-- Location: LCCOMB_X27_Y15_N8
\i_RISCV|i_Path|i_BancoReg|Mux51~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][12]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][12]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~15_combout\);

-- Location: LCCOMB_X19_Y11_N28
\i_RISCV|i_Path|i_BancoReg|Mux51~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux51~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux51~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\);

-- Location: LCCOMB_X19_Y11_N18
\i_RISCV|i_Path|i_BancoReg|Mux51~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux51~9_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux51~9_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux51~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\);

-- Location: LCCOMB_X12_Y16_N26
\i_RAM|ram1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[4]~4_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux51~19_combout\,
	combout => \i_RAM|ram1[4]~4_combout\);

-- Location: LCCOMB_X18_Y14_N26
\i_RAM|h[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[7]~7_combout\ = (\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a7\))) # (!\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(1),
	datac => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a7\,
	datad => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a7\,
	combout => \i_RAM|h[7]~7_combout\);

-- Location: LCCOMB_X15_Y17_N26
\i_RAM|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Mux7~0_combout\ = (!\i_RISCV|i_Path|alur_out\(0) & ((\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a7\)) # (!\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a7\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a7\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a7\,
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|Mux7~0_combout\);

-- Location: LCCOMB_X15_Y17_N0
\i_RISCV|i_Path|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~1_combout\ = (\i_RAM|Equal6~0_combout\ & (\i_RAM|h[7]~7_combout\)) # (!\i_RAM|Equal6~0_combout\ & ((\i_RAM|Mux7~0_combout\) # ((\i_RAM|h[7]~7_combout\ & \i_RISCV|i_Path|alur_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal6~0_combout\,
	datab => \i_RAM|h[7]~7_combout\,
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RAM|Mux7~0_combout\,
	combout => \i_RISCV|i_Path|Mux0~1_combout\);

-- Location: LCCOMB_X15_Y17_N20
\i_RISCV|i_Path|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux0~2_combout\ = (\i_RISCV|i_Control|estado_act.lw5~regout\ & (!\i_RISCV|i_Control|l_u~0_combout\ & (\i_RISCV|i_Control|WideOr9~0_combout\ & \i_RISCV|i_Path|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw5~regout\,
	datab => \i_RISCV|i_Control|l_u~0_combout\,
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux0~1_combout\,
	combout => \i_RISCV|i_Path|Mux0~2_combout\);

-- Location: LCCOMB_X16_Y17_N20
\i_RISCV|i_Path|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux15~0_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & ((\i_RISCV|i_Path|Mux0~2_combout\) # ((\i_RISCV|i_Path|alur_out\(16) & !\i_RISCV|i_Path|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(16),
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux0~2_combout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Path|Mux15~0_combout\);

-- Location: LCCOMB_X16_Y17_N30
\i_RISCV|i_Path|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux15~1_combout\ = (\i_RISCV|i_Path|Mux0~0_combout\ & ((\i_RISCV|i_Path|Mux15~0_combout\) # ((!\i_RISCV|i_Control|WideOr9~0_combout\ & \i_RISCV|i_Path|pc_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|Mux0~0_combout\,
	datac => \i_RISCV|i_Path|Mux15~0_combout\,
	datad => \i_RISCV|i_Path|pc_out\(16),
	combout => \i_RISCV|i_Path|Mux15~1_combout\);

-- Location: LCCOMB_X16_Y13_N14
\i_RISCV|i_Path|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux15~2_combout\ = (\i_RISCV|i_Path|Mux15~1_combout\) # ((\i_RISCV|i_Path|ir_out_m\(16) & \i_RISCV|i_Control|estado_act.lui3~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux15~1_combout\,
	combout => \i_RISCV|i_Path|Mux15~2_combout\);

-- Location: LCFF_X12_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\);

-- Location: LCFF_X27_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux15~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\);

-- Location: LCCOMB_X27_Y12_N16
\i_RISCV|i_Path|i_BancoReg|Mux47~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][16]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\);

-- Location: LCCOMB_X23_Y9_N6
\i_RISCV|i_Path|i_BancoReg|Mux47~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~8_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux47~7_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~8_combout\);

-- Location: LCCOMB_X20_Y13_N28
\i_RISCV|i_Path|i_BancoReg|Mux47~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~5_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux47~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~5_combout\);

-- Location: LCCOMB_X15_Y8_N0
\i_RISCV|i_Path|i_BancoReg|reg[29][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][16]~feeder_combout\);

-- Location: LCFF_X15_Y8_N1
\i_RISCV|i_Path|i_BancoReg|reg[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\);

-- Location: LCCOMB_X25_Y14_N18
\i_RISCV|i_Path|i_BancoReg|Mux47~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][16]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\);

-- Location: LCCOMB_X15_Y8_N10
\i_RISCV|i_Path|i_BancoReg|Mux47~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~3_combout\);

-- Location: LCCOMB_X20_Y9_N22
\i_RISCV|i_Path|i_BancoReg|Mux47~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux47~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux47~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\);

-- Location: LCCOMB_X20_Y9_N20
\i_RISCV|i_Path|i_BancoReg|Mux47~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux47~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux47~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux47~1_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux47~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~9_combout\);

-- Location: LCCOMB_X19_Y12_N26
\i_RISCV|i_Path|i_BancoReg|reg[3][16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][16]~feeder_combout\ = \i_RISCV|i_Path|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux15~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][16]~feeder_combout\);

-- Location: LCFF_X19_Y12_N27
\i_RISCV|i_Path|i_BancoReg|reg[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][16]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\);

-- Location: LCCOMB_X24_Y8_N26
\i_RISCV|i_Path|i_BancoReg|Mux47~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[5][16]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][16]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\);

-- Location: LCCOMB_X24_Y15_N14
\i_RISCV|i_Path|i_BancoReg|Mux47~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][16]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~13_combout\);

-- Location: LCCOMB_X24_Y15_N10
\i_RISCV|i_Path|i_BancoReg|Mux47~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux47~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux47~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\);

-- Location: LCCOMB_X19_Y12_N24
\i_RISCV|i_Path|i_BancoReg|Mux47~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][16]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][16]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~15_combout\);

-- Location: LCCOMB_X20_Y9_N26
\i_RISCV|i_Path|i_BancoReg|Mux47~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux47~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux47~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux47~11_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\);

-- Location: LCCOMB_X20_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux47~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux47~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux47~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux47~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux47~9_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\);

-- Location: LCCOMB_X13_Y16_N22
\i_RAM|ram2[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[0]~0_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux47~19_combout\,
	combout => \i_RAM|ram2[0]~0_combout\);

-- Location: LCCOMB_X18_Y16_N28
\i_RAM|ram2[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[1]~1_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux46~19_combout\,
	datac => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	combout => \i_RAM|ram2[1]~1_combout\);

-- Location: LCCOMB_X13_Y17_N16
\i_RAM|ram2[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[2]~2_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\)) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux45~19_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	datad => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	combout => \i_RAM|ram2[2]~2_combout\);

-- Location: LCCOMB_X18_Y16_N18
\i_RAM|ram2[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram2[3]~3_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datac => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux44~19_combout\,
	combout => \i_RAM|ram2[3]~3_combout\);

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(1),
	combout => \in_pins~combout\(1));

-- Location: LCFF_X19_Y17_N25
\mid_PEP[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \in_pins~combout\(1),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(1));

-- Location: LCFF_X19_Y17_N11
\dout_PEP[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(1),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(1));

-- Location: LCCOMB_X18_Y17_N14
\i_RISCV|i_Path|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~2_combout\ = (!\i_RISCV|i_Path|alur_out\(31) & ((\i_RISCV|i_Path|Mux26~1_combout\ & ((\i_RISCV|i_Path|alur_out\(1)))) # (!\i_RISCV|i_Path|Mux26~1_combout\ & (!\i_RAM|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(31),
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|alur_out\(1),
	datad => \i_RISCV|i_Path|Mux26~1_combout\,
	combout => \i_RISCV|i_Path|Mux26~2_combout\);

-- Location: LCCOMB_X19_Y17_N10
\i_RISCV|i_Path|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux30~0_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a1\) # ((\i_RISCV|i_Path|Mux26~2_combout\)))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & (((dout_PEP(1) & 
-- !\i_RISCV|i_Path|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a1\,
	datac => dout_PEP(1),
	datad => \i_RISCV|i_Path|Mux26~2_combout\,
	combout => \i_RISCV|i_Path|Mux30~0_combout\);

-- Location: LCCOMB_X20_Y17_N18
\i_RISCV|i_Path|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux30~1_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RISCV|i_Path|Mux30~0_combout\ & ((\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a1\))) # (!\i_RISCV|i_Path|Mux30~0_combout\ & (\i_RAM|h[1]~1_combout\)))) # 
-- (!\i_RISCV|i_Path|Mux26~2_combout\ & (((\i_RISCV|i_Path|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|h[1]~1_combout\,
	datac => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a1\,
	datad => \i_RISCV|i_Path|Mux30~0_combout\,
	combout => \i_RISCV|i_Path|Mux30~1_combout\);

-- Location: LCCOMB_X20_Y17_N0
\i_RISCV|i_Path|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux30~2_combout\ = (\i_RISCV|i_Path|Mux26~4_combout\ & (((\i_RISCV|i_Path|Mux26~0_combout\) # (\i_RISCV|i_Path|Mux30~1_combout\)))) # (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(1) & 
-- (!\i_RISCV|i_Path|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(1),
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux26~0_combout\,
	datad => \i_RISCV|i_Path|Mux30~1_combout\,
	combout => \i_RISCV|i_Path|Mux30~2_combout\);

-- Location: LCCOMB_X20_Y17_N26
\i_RISCV|i_Path|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux30~3_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux30~2_combout\ & (dout_PSP(1))) # (!\i_RISCV|i_Path|Mux30~2_combout\ & ((\i_RISCV|i_Path|pc_out\(1)))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => dout_PSP(1),
	datab => \i_RISCV|i_Path|pc_out\(1),
	datac => \i_RISCV|i_Path|Mux26~0_combout\,
	datad => \i_RISCV|i_Path|Mux30~2_combout\,
	combout => \i_RISCV|i_Path|Mux30~3_combout\);

-- Location: LCCOMB_X20_Y17_N8
\i_RISCV|i_Path|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux30~4_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux30~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux30~3_combout\,
	combout => \i_RISCV|i_Path|Mux30~4_combout\);

-- Location: LCCOMB_X26_Y17_N2
\i_RISCV|i_Path|i_BancoReg|reg[31][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[31][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[31][1]~feeder_combout\);

-- Location: LCFF_X26_Y17_N3
\i_RISCV|i_Path|i_BancoReg|reg[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[31][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\);

-- Location: LCCOMB_X25_Y17_N6
\i_RISCV|i_Path|i_BancoReg|reg[27][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][1]~feeder_combout\);

-- Location: LCFF_X25_Y17_N7
\i_RISCV|i_Path|i_BancoReg|reg[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\);

-- Location: LCFF_X27_Y18_N19
\i_RISCV|i_Path|i_BancoReg|reg[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\);

-- Location: LCCOMB_X25_Y17_N0
\i_RISCV|i_Path|i_BancoReg|reg[23][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[23][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[23][1]~feeder_combout\);

-- Location: LCFF_X25_Y17_N1
\i_RISCV|i_Path|i_BancoReg|reg[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[23][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\);

-- Location: LCCOMB_X27_Y18_N18
\i_RISCV|i_Path|i_BancoReg|Mux62~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][1]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\);

-- Location: LCCOMB_X26_Y17_N20
\i_RISCV|i_Path|i_BancoReg|Mux62~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~12_combout\);

-- Location: LCFF_X19_Y9_N17
\i_RISCV|i_Path|i_BancoReg|reg[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\);

-- Location: LCCOMB_X19_Y9_N16
\i_RISCV|i_Path|i_BancoReg|Mux62~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\);

-- Location: LCCOMB_X23_Y15_N24
\i_RISCV|i_Path|i_BancoReg|Mux62~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[26][1]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~5_combout\);

-- Location: LCCOMB_X13_Y14_N12
\i_RISCV|i_Path|i_BancoReg|reg[21][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][1]~feeder_combout\);

-- Location: LCFF_X13_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\);

-- Location: LCCOMB_X21_Y11_N2
\i_RISCV|i_Path|i_BancoReg|Mux62~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\);

-- Location: LCCOMB_X21_Y11_N26
\i_RISCV|i_Path|i_BancoReg|Mux62~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~7_combout\);

-- Location: LCFF_X22_Y16_N17
\i_RISCV|i_Path|i_BancoReg|reg[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux30~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\);

-- Location: LCCOMB_X25_Y14_N12
\i_RISCV|i_Path|i_BancoReg|reg[16][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[16][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[16][1]~feeder_combout\);

-- Location: LCFF_X25_Y14_N13
\i_RISCV|i_Path|i_BancoReg|reg[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[16][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\);

-- Location: LCCOMB_X25_Y14_N10
\i_RISCV|i_Path|i_BancoReg|Mux62~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][1]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\);

-- Location: LCCOMB_X22_Y16_N16
\i_RISCV|i_Path|i_BancoReg|Mux62~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~9_combout\);

-- Location: LCCOMB_X23_Y15_N22
\i_RISCV|i_Path|i_BancoReg|Mux62~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux62~7_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\);

-- Location: LCCOMB_X22_Y17_N4
\i_RISCV|i_Path|i_BancoReg|Mux62~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux62~12_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux62~5_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux62~12_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~13_combout\);

-- Location: LCCOMB_X24_Y17_N14
\i_RISCV|i_Path|i_BancoReg|reg[1][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][1]~feeder_combout\);

-- Location: LCFF_X24_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\);

-- Location: LCCOMB_X24_Y17_N0
\i_RISCV|i_Path|i_BancoReg|Mux62~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\ & 
-- \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\);

-- Location: LCCOMB_X24_Y18_N14
\i_RISCV|i_Path|i_BancoReg|Mux62~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~21_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~21_combout\);

-- Location: LCCOMB_X21_Y8_N24
\i_RISCV|i_Path|i_BancoReg|reg[9][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][1]~feeder_combout\);

-- Location: LCFF_X21_Y8_N25
\i_RISCV|i_Path|i_BancoReg|reg[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\);

-- Location: LCCOMB_X21_Y14_N6
\i_RISCV|i_Path|i_BancoReg|Mux62~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\);

-- Location: LCCOMB_X21_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Mux62~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~20_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~19_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~20_combout\);

-- Location: LCCOMB_X23_Y15_N14
\i_RISCV|i_Path|i_BancoReg|Mux62~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~26_combout\ = (!\i_RISCV|i_Path|ir_out_m\(24) & ((\i_RISCV|i_Path|ir_out_m\(22)) # ((\i_RISCV|i_Path|i_BancoReg|Mux62~20_combout\) # (!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(24),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~20_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~26_combout\);

-- Location: LCCOMB_X24_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux62~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][1]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[7][1]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\);

-- Location: LCCOMB_X20_Y15_N24
\i_RISCV|i_Path|i_BancoReg|reg[5][1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][1]~feeder_combout\ = \i_RISCV|i_Path|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux30~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][1]~feeder_combout\);

-- Location: LCFF_X20_Y15_N25
\i_RISCV|i_Path|i_BancoReg|reg[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][1]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\);

-- Location: LCCOMB_X24_Y15_N22
\i_RISCV|i_Path|i_BancoReg|Mux62~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\) # (\i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~16_combout\);

-- Location: LCCOMB_X24_Y15_N12
\i_RISCV|i_Path|i_BancoReg|Mux62~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux62~16_combout\ & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\)) # (!\i_RISCV|i_Path|ir_out_m\(21) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux62~15_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][1]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\);

-- Location: LCCOMB_X24_Y17_N16
\i_RISCV|i_Path|i_BancoReg|Mux62~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[3][1]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[2][1]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~18_combout\);

-- Location: LCCOMB_X23_Y15_N28
\i_RISCV|i_Path|i_BancoReg|Mux62~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux62~26_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~21_combout\) # ((!\i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux62~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux62~14_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux62~21_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~26_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~18_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\);

-- Location: LCCOMB_X22_Y17_N18
\i_RISCV|i_Path|i_BancoReg|Mux62~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux62~24_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux62~13_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux62~24_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~22_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\);

-- Location: LCCOMB_X22_Y17_N16
\i_RISCV|i_Path|shamt[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|shamt[1]~2_combout\ = (\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Control|Selector15~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	combout => \i_RISCV|i_Path|shamt[1]~2_combout\);

-- Location: LCCOMB_X22_Y21_N8
\i_RISCV|i_Path|i_ALU|ShiftRight1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|a[4]~222_combout\,
	datad => \i_RISCV|i_Path|a[5]~268_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\);

-- Location: LCCOMB_X20_Y19_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~12_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[7]~293_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[6]~245_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|a[7]~293_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[6]~245_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~12_combout\);

-- Location: LCCOMB_X21_Y18_N8
\i_RISCV|i_Path|i_ALU|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~12_combout\) # ((!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~12_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\);

-- Location: LCCOMB_X20_Y16_N8
\i_RISCV|i_Path|i_ALU|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~15_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[1]~197_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[0]~174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~197_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[0]~174_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~15_combout\);

-- Location: LCCOMB_X21_Y18_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~16_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (((\i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\)))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~14_combout\) # 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~14_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~15_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~16_combout\);

-- Location: LCCOMB_X18_Y16_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[11]~773_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[9]~748_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[9]~748_combout\,
	datad => \i_RISCV|i_Path|a[11]~773_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\);

-- Location: LCCOMB_X16_Y14_N28
\i_RISCV|i_Path|i_ALU|ShiftRight1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[10]~723_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[10]~723_combout\,
	datad => \i_RISCV|i_Path|a[8]~700_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\);

-- Location: LCCOMB_X20_Y18_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\);

-- Location: LCCOMB_X21_Y18_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\);

-- Location: LCCOMB_X21_Y18_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~17_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\))) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~16_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~17_combout\);

-- Location: LCCOMB_X21_Y18_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~17_combout\) # ((\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~17_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~28_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\);

-- Location: LCCOMB_X14_Y17_N6
\i_RISCV|i_Path|i_ALU|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~5_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (((\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\)))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\ & (!\i_RISCV|i_Control|Selector17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\,
	datac => \i_RISCV|i_Control|Selector17~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~5_combout\);

-- Location: LCCOMB_X14_Y17_N24
\i_RISCV|i_Path|i_ALU|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~3_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|a[0]~174_combout\ & \i_RISCV|i_Path|b[0]~51_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & 
-- ((\i_RISCV|i_Path|a[0]~174_combout\) # (\i_RISCV|i_Path|b[0]~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|a[0]~174_combout\,
	datad => \i_RISCV|i_Path|b[0]~51_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~3_combout\);

-- Location: LCCOMB_X14_Y17_N16
\i_RISCV|i_Path|i_ALU|ShiftLeft0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~38_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|a[0]~174_combout\ & (!\i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\ & !\i_RISCV|i_Path|shamt[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|a[0]~174_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~0_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X14_Y17_N4
\i_RISCV|i_Path|i_ALU|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~0_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (((\i_RISCV|i_Control|Selector17~0_combout\)))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Control|Selector17~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~38_combout\))) # (!\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|s[0]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~38_combout\,
	datad => \i_RISCV|i_Control|Selector17~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~0_combout\);

-- Location: LCCOMB_X14_Y17_N30
\i_RISCV|i_Path|i_ALU|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~1_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux31~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux31~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\)))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux31~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~1_combout\);

-- Location: LCCOMB_X15_Y18_N20
\i_RISCV|i_Path|i_ALU|a_ext[32]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\ & \i_RISCV|i_Path|a[31]~533_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\,
	datad => \i_RISCV|i_Path|a[31]~533_combout\,
	combout => \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\);

-- Location: LCCOMB_X29_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux32~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[12][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\);

-- Location: LCFF_X27_Y11_N25
\i_RISCV|i_Path|i_BancoReg|reg[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\);

-- Location: LCCOMB_X27_Y11_N24
\i_RISCV|i_Path|i_BancoReg|Mux32~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\ & \i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux32~17_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~18_combout\);

-- Location: LCFF_X21_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux0~5_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\);

-- Location: LCCOMB_X21_Y14_N4
\i_RISCV|i_Path|i_BancoReg|Mux32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~1_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(21)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux32~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][31]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~1_combout\);

-- Location: LCCOMB_X25_Y13_N24
\i_RISCV|i_Path|i_BancoReg|Mux32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\) # (\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\);

-- Location: LCCOMB_X25_Y13_N22
\i_RISCV|i_Path|i_BancoReg|Mux32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~12_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[5][31]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~13_combout\);

-- Location: LCCOMB_X24_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux32~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\);

-- Location: LCCOMB_X22_Y10_N28
\i_RISCV|i_Path|i_BancoReg|Mux32~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~15_combout\);

-- Location: LCCOMB_X13_Y17_N8
\i_RISCV|i_Path|i_BancoReg|Mux32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\);

-- Location: LCCOMB_X13_Y17_N10
\i_RISCV|i_Path|i_BancoReg|Mux32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~10_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~9_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~10_combout\);

-- Location: LCCOMB_X23_Y9_N10
\i_RISCV|i_Path|i_BancoReg|Mux32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][31]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][31]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\);

-- Location: LCCOMB_X22_Y9_N26
\i_RISCV|i_Path|i_BancoReg|Mux32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~2_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[21][31]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~3_combout\);

-- Location: LCCOMB_X20_Y13_N20
\i_RISCV|i_Path|i_BancoReg|Mux32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~7_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\ & 
-- (((\i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\ & \i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux32~6_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][31]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~7_combout\);

-- Location: LCCOMB_X19_Y9_N0
\i_RISCV|i_Path|i_BancoReg|Mux32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][31]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][31]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\);

-- Location: LCCOMB_X16_Y14_N18
\i_RISCV|i_Path|i_BancoReg|Mux32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][31]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][31]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~5_combout\);

-- Location: LCCOMB_X20_Y13_N12
\i_RISCV|i_Path|i_BancoReg|Mux32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux32~5_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux32~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~7_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\);

-- Location: LCCOMB_X21_Y14_N10
\i_RISCV|i_Path|i_BancoReg|Mux32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux32~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux32~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux32~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~11_combout\);

-- Location: LCCOMB_X21_Y14_N28
\i_RISCV|i_Path|i_BancoReg|Mux32~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux32~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux32~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\);

-- Location: LCCOMB_X21_Y14_N14
\i_RISCV|i_Path|i_BancoReg|Mux32~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux32~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux32~1_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux32~18_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~1_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux32~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\);

-- Location: LCCOMB_X21_Y14_N0
\i_RISCV|i_Path|i_ALU|b_ext[32]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|ir_out_m\(31))) # (!\i_RISCV|i_Control|WideOr9~combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(31),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\);

-- Location: LCCOMB_X15_Y18_N22
\i_RISCV|i_Path|i_ALU|b_ext[32]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\ & \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\);

-- Location: LCCOMB_X19_Y18_N14
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~62_combout\ = (\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\)) # (!\i_RISCV|i_Path|a[31]~533_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\) # 
-- (GND))))) # (!\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\ & VCC)) # (!\i_RISCV|i_Path|a[31]~533_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~63\ = CARRY((\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\) # (!\i_RISCV|i_Path|a[31]~533_combout\))) # (!\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & 
-- (!\i_RISCV|i_Path|a[31]~533_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~61\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~62_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~63\);

-- Location: LCCOMB_X19_Y18_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\ = \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~63\ $ (\i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~63\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\);

-- Location: LCCOMB_X15_Y18_N14
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~62_combout\ = (\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\ & VCC)) # (!\i_RISCV|i_Path|a[31]~533_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\)))) # (!\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & ((\i_RISCV|i_Path|a[31]~533_combout\ & (!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\)) # (!\i_RISCV|i_Path|a[31]~533_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\) # 
-- (GND)))))
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~63\ = CARRY((\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & (!\i_RISCV|i_Path|a[31]~533_combout\ & !\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\)) # (!\i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\) # (!\i_RISCV|i_Path|a[31]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|b_ext[32]~0_combout\,
	datab => \i_RISCV|i_Path|a[31]~533_combout\,
	datad => VCC,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~61\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~62_combout\,
	cout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~63\);

-- Location: LCCOMB_X15_Y18_N16
\i_RISCV|i_Path|i_ALU|i1_sr|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\ = \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\ $ (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~63\ $ (!\i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|a_ext[32]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|b_ext[32]~1_combout\,
	cin => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~63\,
	combout => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\);

-- Location: LCCOMB_X16_Y18_N8
\i_RISCV|i_Path|i_ALU|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~2_combout\ = (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~2_combout\);

-- Location: LCCOMB_X15_Y17_N12
\i_RISCV|i_Path|i_ALU|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~4_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux31~3_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux31~2_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux31~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux31~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~4_combout\);

-- Location: LCCOMB_X15_Y17_N28
\i_RISCV|i_Path|i_ALU|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux31~6_combout\ = (\i_RISCV|i_Control|Selector15~1_combout\ & (!\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux31~5_combout\))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux31~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux31~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux31~6_combout\);

-- Location: LCFF_X15_Y17_N17
\i_RISCV|i_Path|alur_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ALU|Mux31~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(0));

-- Location: LCCOMB_X15_Y17_N10
\i_RAM|dout[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|dout[31]~0_combout\ = (!\i_RISCV|i_Control|l_u~0_combout\ & ((\i_RAM|Mux7~0_combout\) # ((\i_RAM|h[7]~7_combout\ & \i_RISCV|i_Path|alur_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|h[7]~7_combout\,
	datab => \i_RISCV|i_Control|l_u~0_combout\,
	datac => \i_RISCV|i_Path|alur_out\(0),
	datad => \i_RAM|Mux7~0_combout\,
	combout => \i_RAM|dout[31]~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\i_RISCV|i_Path|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux21~1_combout\ = (\i_RISCV|i_Path|Mux17~2_combout\ & (((\i_RISCV|i_Path|Mux21~0_combout\)))) # (!\i_RISCV|i_Path|Mux17~2_combout\ & ((\i_RISCV|i_Path|Mux21~0_combout\ & (\i_RAM|h[2]~2_combout\)) # (!\i_RISCV|i_Path|Mux21~0_combout\ & 
-- ((\i_RAM|dout[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|h[2]~2_combout\,
	datab => \i_RISCV|i_Path|Mux17~2_combout\,
	datac => \i_RISCV|i_Path|Mux21~0_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux21~1_combout\);

-- Location: LCCOMB_X15_Y9_N24
\i_RISCV|i_Path|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux21~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux21~1_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|pc_out\(10),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux21~1_combout\,
	combout => \i_RISCV|i_Path|Mux21~2_combout\);

-- Location: LCFF_X14_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\);

-- Location: LCCOMB_X14_Y11_N4
\i_RISCV|i_Path|i_BancoReg|Mux53~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~18_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\) # (!\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\ & ((\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux53~17_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~18_combout\);

-- Location: LCFF_X21_Y10_N15
\i_RISCV|i_Path|i_BancoReg|reg[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\);

-- Location: LCCOMB_X16_Y8_N28
\i_RISCV|i_Path|i_BancoReg|reg[10][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[10][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[10][10]~feeder_combout\);

-- Location: LCFF_X16_Y8_N29
\i_RISCV|i_Path|i_BancoReg|reg[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[10][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\);

-- Location: LCCOMB_X21_Y10_N2
\i_RISCV|i_Path|i_BancoReg|Mux53~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][10]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\);

-- Location: LCFF_X21_Y10_N21
\i_RISCV|i_Path|i_BancoReg|reg[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\);

-- Location: LCFF_X18_Y10_N11
\i_RISCV|i_Path|i_BancoReg|reg[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\);

-- Location: LCCOMB_X21_Y10_N20
\i_RISCV|i_Path|i_BancoReg|Mux53~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux53~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[9][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[11][10]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~11_combout\);

-- Location: LCCOMB_X23_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux53~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[4][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[5][10]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\);

-- Location: LCCOMB_X23_Y10_N26
\i_RISCV|i_Path|i_BancoReg|Mux53~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][10]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~13_combout\);

-- Location: LCCOMB_X19_Y12_N14
\i_RISCV|i_Path|i_BancoReg|Mux53~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux53~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\);

-- Location: LCCOMB_X19_Y12_N4
\i_RISCV|i_Path|i_BancoReg|Mux53~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][10]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~15_combout\);

-- Location: LCCOMB_X22_Y15_N20
\i_RISCV|i_Path|i_BancoReg|Mux53~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux53~11_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux53~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux53~11_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\);

-- Location: LCFF_X30_Y12_N21
\i_RISCV|i_Path|i_BancoReg|reg[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\);

-- Location: LCCOMB_X27_Y12_N28
\i_RISCV|i_Path|i_BancoReg|Mux53~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][10]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\);

-- Location: LCCOMB_X26_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux53~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~8_combout\);

-- Location: LCFF_X22_Y12_N17
\i_RISCV|i_Path|i_BancoReg|reg[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\);

-- Location: LCCOMB_X22_Y12_N16
\i_RISCV|i_Path|i_BancoReg|Mux53~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\);

-- Location: LCFF_X22_Y15_N7
\i_RISCV|i_Path|i_BancoReg|reg[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\);

-- Location: LCCOMB_X22_Y15_N14
\i_RISCV|i_Path|i_BancoReg|Mux53~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux53~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[20][10]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~5_combout\);

-- Location: LCCOMB_X31_Y13_N18
\i_RISCV|i_Path|i_BancoReg|reg[29][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][10]~feeder_combout\);

-- Location: LCFF_X31_Y13_N19
\i_RISCV|i_Path|i_BancoReg|reg[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\);

-- Location: LCCOMB_X31_Y13_N24
\i_RISCV|i_Path|i_BancoReg|reg[21][10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[21][10]~feeder_combout\ = \i_RISCV|i_Path|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[21][10]~feeder_combout\);

-- Location: LCFF_X31_Y13_N25
\i_RISCV|i_Path|i_BancoReg|reg[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[21][10]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\);

-- Location: LCFF_X30_Y13_N13
\i_RISCV|i_Path|i_BancoReg|reg[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\);

-- Location: LCCOMB_X30_Y13_N12
\i_RISCV|i_Path|i_BancoReg|Mux53~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\);

-- Location: LCCOMB_X31_Y13_N30
\i_RISCV|i_Path|i_BancoReg|Mux53~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][10]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~3_combout\);

-- Location: LCCOMB_X22_Y15_N4
\i_RISCV|i_Path|i_BancoReg|Mux53~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux53~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux53~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\);

-- Location: LCFF_X15_Y10_N31
\i_RISCV|i_Path|i_BancoReg|reg[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux21~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\);

-- Location: LCCOMB_X15_Y10_N30
\i_RISCV|i_Path|i_BancoReg|Mux53~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][10]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\);

-- Location: LCCOMB_X15_Y10_N0
\i_RISCV|i_Path|i_BancoReg|Mux53~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][10]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][10]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~1_combout\);

-- Location: LCCOMB_X22_Y15_N22
\i_RISCV|i_Path|i_BancoReg|Mux53~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux53~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux53~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux53~8_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux53~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~9_combout\);

-- Location: LCCOMB_X22_Y15_N2
\i_RISCV|i_Path|i_BancoReg|Mux53~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux53~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux53~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux53~18_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux53~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\);

-- Location: LCCOMB_X22_Y15_N28
\i_RISCV|i_Path|b[10]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[10]~31_combout\ = (\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|ir_out_m\(30) & (\i_RISCV|i_Path|b[7]~30_combout\))) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\) # 
-- ((\i_RISCV|i_Path|ir_out_m\(30) & \i_RISCV|i_Path|b[7]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(30),
	datac => \i_RISCV|i_Path|b[7]~30_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\,
	combout => \i_RISCV|i_Path|b[10]~31_combout\);

-- Location: LCCOMB_X22_Y15_N12
\i_RISCV|i_Path|i_ALU|and_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|and_out\(10) = (\i_RISCV|i_Path|a[10]~723_combout\ & (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|b[10]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[10]~723_combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|b[10]~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|and_out\(10));

-- Location: LCCOMB_X18_Y16_N10
\i_RISCV|i_Path|i_ALU|ShiftRight0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[12]~796_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[10]~723_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[12]~796_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[10]~723_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\);

-- Location: LCCOMB_X15_Y21_N4
\i_RISCV|i_Path|i_ALU|ShiftRight1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~22_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\);

-- Location: LCCOMB_X19_Y17_N4
\i_RISCV|i_Path|i_ALU|ShiftRight1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~38_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~20_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\);

-- Location: LCCOMB_X15_Y21_N30
\i_RISCV|i_Path|i_ALU|ShiftRight0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\);

-- Location: LCCOMB_X22_Y15_N18
\i_RISCV|i_Path|i_ALU|xor_out[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(10) = \i_RISCV|i_Path|a[10]~723_combout\ $ (((!\i_RISCV|i_Control|estado_act.Fetch~regout\ & \i_RISCV|i_Path|b[10]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|a[10]~723_combout\,
	datad => \i_RISCV|i_Path|b[10]~31_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(10));

-- Location: LCCOMB_X21_Y20_N10
\i_RISCV|i_Path|i_ALU|ShiftLeft0~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~109_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (!\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X18_Y20_N28
\i_RISCV|i_Path|i_ALU|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~2_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~109_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~109_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~62_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~2_combout\);

-- Location: LCCOMB_X18_Y20_N6
\i_RISCV|i_Path|i_ALU|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux21~2_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~50_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~3_combout\);

-- Location: LCCOMB_X18_Y20_N12
\i_RISCV|i_Path|i_ALU|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux21~3_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(10))) # (!\i_RISCV|i_Path|i_ALU|Mux21~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(10),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~78_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~4_combout\);

-- Location: LCCOMB_X15_Y22_N12
\i_RISCV|i_Path|i_ALU|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux23~7_combout\) # (\i_RISCV|i_Path|i_ALU|Mux21~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~5_combout\);

-- Location: LCCOMB_X15_Y22_N22
\i_RISCV|i_Path|i_ALU|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux21~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~20_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux21~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~35_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~20_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~6_combout\);

-- Location: LCCOMB_X15_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~7_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|or_out\(10)) # ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & \i_RISCV|i_Path|i_ALU|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|or_out\(10),
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~7_combout\);

-- Location: LCCOMB_X15_Y22_N26
\i_RISCV|i_Path|i_ALU|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux21~7_combout\ & ((\i_RISCV|i_Path|i_ALU|and_out\(10)))) # (!\i_RISCV|i_Path|i_ALU|Mux21~7_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~20_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~20_combout\,
	datab => \i_RISCV|i_Path|i_ALU|and_out\(10),
	datac => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~8_combout\);

-- Location: LCCOMB_X15_Y22_N16
\i_RISCV|i_Path|i_ALU|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux21~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux21~8_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux21~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux21~9_combout\);

-- Location: LCFF_X15_Y22_N17
\i_RISCV|i_Path|alur_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux21~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(10));

-- Location: LCCOMB_X13_Y17_N4
\i_RAM|ram1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[1]~1_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\,
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	combout => \i_RAM|ram1[1]~1_combout\);

-- Location: LCCOMB_X13_Y17_N22
\i_RAM|ram1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[2]~2_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	datad => \i_RAM|Equal7~0_combout\,
	combout => \i_RAM|ram1[2]~2_combout\);

-- Location: LCCOMB_X14_Y20_N8
\i_RAM|ram1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram1[3]~3_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal7~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\,
	combout => \i_RAM|ram1[3]~3_combout\);

-- Location: LCCOMB_X20_Y17_N12
\i_RAM|h[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[1]~1_combout\ = (\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a1\)) # (!\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a1\,
	datab => \i_RISCV|i_Path|alur_out\(1),
	datad => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a1\,
	combout => \i_RAM|h[1]~1_combout\);

-- Location: LCCOMB_X16_Y17_N18
\i_RISCV|i_Path|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux22~1_combout\ = (\i_RISCV|i_Path|Mux22~0_combout\ & (((\i_RAM|h[1]~1_combout\) # (\i_RISCV|i_Path|Mux17~2_combout\)))) # (!\i_RISCV|i_Path|Mux22~0_combout\ & (\i_RAM|dout[31]~0_combout\ & ((!\i_RISCV|i_Path|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|dout[31]~0_combout\,
	datab => \i_RISCV|i_Path|Mux22~0_combout\,
	datac => \i_RAM|h[1]~1_combout\,
	datad => \i_RISCV|i_Path|Mux17~2_combout\,
	combout => \i_RISCV|i_Path|Mux22~1_combout\);

-- Location: LCCOMB_X15_Y17_N24
\i_RISCV|i_Path|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux22~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (!\i_RISCV|i_Control|estado_act.lui3~regout\ & ((\i_RISCV|i_Path|Mux22~1_combout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|pc_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datab => \i_RISCV|i_Path|pc_out\(9),
	datac => \i_RISCV|i_Control|WideOr9~0_combout\,
	datad => \i_RISCV|i_Path|Mux22~1_combout\,
	combout => \i_RISCV|i_Path|Mux22~2_combout\);

-- Location: LCFF_X29_Y11_N15
\i_RISCV|i_Path|i_BancoReg|reg[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\);

-- Location: LCFF_X29_Y11_N1
\i_RISCV|i_Path|i_BancoReg|reg[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\);

-- Location: LCCOMB_X26_Y20_N26
\i_RISCV|i_Path|a[9]~745\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~745_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[9]~745_combout\);

-- Location: LCCOMB_X29_Y11_N0
\i_RISCV|i_Path|a[9]~746\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~746_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[9]~745_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~745_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[9]~745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~745_combout\,
	combout => \i_RISCV|i_Path|a[9]~746_combout\);

-- Location: LCFF_X30_Y13_N7
\i_RISCV|i_Path|i_BancoReg|reg[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\);

-- Location: LCCOMB_X30_Y13_N6
\i_RISCV|i_Path|a[9]~728\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~728_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[9]~728_combout\);

-- Location: LCCOMB_X13_Y14_N30
\i_RISCV|i_Path|a[9]~729\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~729_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[9]~728_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\)) # (!\i_RISCV|i_Path|a[9]~728_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[9]~728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~728_combout\,
	combout => \i_RISCV|i_Path|a[9]~729_combout\);

-- Location: LCFF_X22_Y12_N27
\i_RISCV|i_Path|i_BancoReg|reg[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\);

-- Location: LCCOMB_X22_Y12_N26
\i_RISCV|i_Path|a[9]~730\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~730_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][9]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][9]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[9]~730_combout\);

-- Location: LCCOMB_X13_Y12_N8
\i_RISCV|i_Path|a[9]~731\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~731_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[9]~730_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~730_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[9]~730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(17),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][9]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~730_combout\,
	combout => \i_RISCV|i_Path|a[9]~731_combout\);

-- Location: LCCOMB_X14_Y14_N20
\i_RISCV|i_Path|a[9]~732\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~732_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|ir_out_m\(16)) # ((\i_RISCV|i_Path|a[9]~729_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[9]~731_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[9]~729_combout\,
	datad => \i_RISCV|i_Path|a[9]~731_combout\,
	combout => \i_RISCV|i_Path|a[9]~732_combout\);

-- Location: LCCOMB_X15_Y9_N30
\i_RISCV|i_Path|a[9]~726\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~726_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|ir_out_m\(17))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(18),
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][9]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[22][9]~regout\,
	combout => \i_RISCV|i_Path|a[9]~726_combout\);

-- Location: LCCOMB_X15_Y9_N26
\i_RISCV|i_Path|a[9]~727\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~727_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[9]~726_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~726_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[9]~726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[9]~726_combout\,
	combout => \i_RISCV|i_Path|a[9]~727_combout\);

-- Location: LCCOMB_X14_Y14_N18
\i_RISCV|i_Path|a[9]~735\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~735_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[9]~732_combout\ & (\i_RISCV|i_Path|a[9]~734_combout\)) # (!\i_RISCV|i_Path|a[9]~732_combout\ & ((\i_RISCV|i_Path|a[9]~727_combout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[9]~732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~734_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|a[9]~732_combout\,
	datad => \i_RISCV|i_Path|a[9]~727_combout\,
	combout => \i_RISCV|i_Path|a[9]~735_combout\);

-- Location: LCCOMB_X14_Y13_N26
\i_RISCV|i_Path|a[9]~736\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~736_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\ & \i_RISCV|i_Path|a[9]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][9]~regout\,
	datac => \i_RISCV|i_Path|a[9]~111_combout\,
	datad => \i_RISCV|i_Path|a[9]~110_combout\,
	combout => \i_RISCV|i_Path|a[9]~736_combout\);

-- Location: LCCOMB_X14_Y10_N14
\i_RISCV|i_Path|a[9]~743\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~743_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\) # ((\i_RISCV|i_Path|a[9]~736_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\) # (!\i_RISCV|i_Path|a[9]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[9]~736_combout\,
	combout => \i_RISCV|i_Path|a[9]~743_combout\);

-- Location: LCFF_X25_Y10_N25
\i_RISCV|i_Path|i_BancoReg|reg[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux22~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\);

-- Location: LCCOMB_X23_Y10_N20
\i_RISCV|i_Path|a[9]~737\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~737_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\) # ((!\i_RISCV|i_Path|ir_out_m\(16))))) # (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\ & 
-- \i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][9]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(15),
	datad => \i_RISCV|i_Path|ir_out_m\(16),
	combout => \i_RISCV|i_Path|a[9]~737_combout\);

-- Location: LCCOMB_X26_Y10_N2
\i_RISCV|i_Path|a[9]~738\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~738_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\) # (\i_RISCV|i_Path|a[9]~737_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~737_combout\,
	combout => \i_RISCV|i_Path|a[9]~738_combout\);

-- Location: LCCOMB_X23_Y10_N16
\i_RISCV|i_Path|a[9]~739\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~739_combout\ = (\i_RISCV|i_Path|a[9]~738_combout\ & ((\i_RISCV|i_Path|a[9]~737_combout\ & ((\i_RISCV|i_Path|ir_out_m\(16)) # (\i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~737_combout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~737_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][9]~regout\,
	datad => \i_RISCV|i_Path|a[9]~738_combout\,
	combout => \i_RISCV|i_Path|a[9]~739_combout\);

-- Location: LCCOMB_X14_Y10_N28
\i_RISCV|i_Path|a[9]~740\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~740_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[9]~739_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\))) # (!\i_RISCV|i_Path|a[9]~739_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[9]~739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][9]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][9]~regout\,
	datac => \i_RISCV|i_Path|a[9]~113_combout\,
	datad => \i_RISCV|i_Path|a[9]~739_combout\,
	combout => \i_RISCV|i_Path|a[9]~740_combout\);

-- Location: LCCOMB_X14_Y10_N24
\i_RISCV|i_Path|a[9]~744\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~744_combout\ = (\i_RISCV|i_Path|a[9]~882_combout\ & ((\i_RISCV|i_Path|a[9]~743_combout\) # ((!\i_RISCV|i_Path|a[9]~736_combout\ & \i_RISCV|i_Path|a[9]~740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~882_combout\,
	datab => \i_RISCV|i_Path|a[9]~736_combout\,
	datac => \i_RISCV|i_Path|a[9]~743_combout\,
	datad => \i_RISCV|i_Path|a[9]~740_combout\,
	combout => \i_RISCV|i_Path|a[9]~744_combout\);

-- Location: LCCOMB_X18_Y16_N2
\i_RISCV|i_Path|a[9]~747\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~747_combout\ = (\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[9]~744_combout\ & (\i_RISCV|i_Path|a[9]~746_combout\)) # (!\i_RISCV|i_Path|a[9]~744_combout\ & ((\i_RISCV|i_Path|a[9]~735_combout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (((\i_RISCV|i_Path|a[9]~744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~109_combout\,
	datab => \i_RISCV|i_Path|a[9]~746_combout\,
	datac => \i_RISCV|i_Path|a[9]~735_combout\,
	datad => \i_RISCV|i_Path|a[9]~744_combout\,
	combout => \i_RISCV|i_Path|a[9]~747_combout\);

-- Location: LCCOMB_X18_Y16_N20
\i_RISCV|i_Path|a[9]~748\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[9]~748_combout\ = (\i_RISCV|i_Path|a[9]~724_combout\) # ((\i_RISCV|i_Path|a[9]~725_combout\) # ((\i_RISCV|i_Path|a[31]~98_combout\ & \i_RISCV|i_Path|a[9]~747_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[31]~98_combout\,
	datab => \i_RISCV|i_Path|a[9]~724_combout\,
	datac => \i_RISCV|i_Path|a[9]~725_combout\,
	datad => \i_RISCV|i_Path|a[9]~747_combout\,
	combout => \i_RISCV|i_Path|a[9]~748_combout\);

-- Location: LCCOMB_X18_Y22_N24
\i_RISCV|i_Path|i_ALU|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~2_combout\ = (\i_RISCV|i_Path|b[9]~34_combout\ & ((\i_RISCV|i_Control|Selector16~0_combout\) # (!\i_RISCV|i_Path|a[9]~748_combout\))) # (!\i_RISCV|i_Path|b[9]~34_combout\ & ((\i_RISCV|i_Path|a[9]~748_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|b[9]~34_combout\,
	datad => \i_RISCV|i_Path|a[9]~748_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~2_combout\);

-- Location: LCCOMB_X20_Y21_N18
\i_RISCV|i_Path|i_ALU|ShiftRight0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~47_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~48_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\);

-- Location: LCCOMB_X18_Y16_N8
\i_RISCV|i_Path|i_ALU|ShiftRight0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~39_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\);

-- Location: LCCOMB_X20_Y20_N22
\i_RISCV|i_Path|i_ALU|ShiftRight0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\))) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~43_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\);

-- Location: LCCOMB_X18_Y22_N14
\i_RISCV|i_Path|i_ALU|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & 
-- (((!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~3_combout\);

-- Location: LCCOMB_X18_Y23_N26
\i_RISCV|i_Path|i_ALU|ShiftLeft0~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~111_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X18_Y23_N0
\i_RISCV|i_Path|i_ALU|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~4_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~111_combout\) # ((!\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftLeft0~111_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~71_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~4_combout\);

-- Location: LCCOMB_X18_Y23_N6
\i_RISCV|i_Path|i_ALU|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux22~4_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~49_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~5_combout\);

-- Location: LCCOMB_X18_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux22~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux22~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux22~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux22~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~74_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~6_combout\);

-- Location: LCCOMB_X18_Y22_N6
\i_RISCV|i_Path|i_ALU|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux22~3_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~18_combout\) # ((!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux22~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & \i_RISCV|i_Path|i_ALU|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~18_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux22~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~7_combout\);

-- Location: LCCOMB_X18_Y22_N28
\i_RISCV|i_Path|i_ALU|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~12_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux22~2_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux22~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~8_combout\);

-- Location: LCCOMB_X15_Y22_N0
\i_RISCV|i_Path|i_ALU|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux22~8_combout\ & (\i_RISCV|i_Path|i_ALU|and_out\(9))) # (!\i_RISCV|i_Path|i_ALU|Mux22~8_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~18_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|and_out\(9),
	datab => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~18_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~9_combout\);

-- Location: LCCOMB_X15_Y22_N30
\i_RISCV|i_Path|i_ALU|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux22~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux22~9_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux22~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux22~10_combout\);

-- Location: LCFF_X15_Y22_N31
\i_RISCV|i_Path|alur_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux22~10_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(9));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(4),
	combout => \in_pins~combout\(4));

-- Location: LCFF_X19_Y17_N15
\mid_PEP[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \in_pins~combout\(4),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(4));

-- Location: LCFF_X19_Y17_N7
\dout_PEP[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(4),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(4));

-- Location: LCCOMB_X19_Y17_N6
\i_RISCV|i_Path|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux27~0_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & (((\i_RISCV|i_Path|Mux26~2_combout\)))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RISCV|i_Path|Mux26~2_combout\ & (\i_RAM|h[4]~4_combout\)) # (!\i_RISCV|i_Path|Mux26~2_combout\ & 
-- ((dout_PEP(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|h[4]~4_combout\,
	datac => dout_PEP(4),
	datad => \i_RISCV|i_Path|Mux26~2_combout\,
	combout => \i_RISCV|i_Path|Mux27~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\i_RISCV|i_Path|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux27~1_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RISCV|i_Path|Mux27~0_combout\ & ((\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\))) # (!\i_RISCV|i_Path|Mux27~0_combout\ & 
-- (\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\)))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & (((\i_RISCV|i_Path|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datac => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	datad => \i_RISCV|i_Path|Mux27~0_combout\,
	combout => \i_RISCV|i_Path|Mux27~1_combout\);

-- Location: LCCOMB_X18_Y17_N16
\i_RISCV|i_Path|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux27~2_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & (\i_RISCV|i_Path|Mux26~4_combout\)) # (!\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux26~4_combout\ & ((\i_RISCV|i_Path|Mux27~1_combout\))) # 
-- (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|alur_out\(4),
	datad => \i_RISCV|i_Path|Mux27~1_combout\,
	combout => \i_RISCV|i_Path|Mux27~2_combout\);

-- Location: LCCOMB_X19_Y21_N4
\dout_PSP[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dout_PSP[4]~feeder_combout\ = \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	combout => \dout_PSP[4]~feeder_combout\);

-- Location: LCFF_X19_Y21_N5
\dout_PSP[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \dout_PSP[4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(4));

-- Location: LCCOMB_X18_Y17_N22
\i_RISCV|i_Path|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux27~3_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux27~2_combout\ & ((dout_PSP(4)))) # (!\i_RISCV|i_Path|Mux27~2_combout\ & (\i_RISCV|i_Path|pc_out\(4))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(4),
	datac => \i_RISCV|i_Path|Mux27~2_combout\,
	datad => dout_PSP(4),
	combout => \i_RISCV|i_Path|Mux27~3_combout\);

-- Location: LCCOMB_X18_Y17_N20
\i_RISCV|i_Path|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux27~4_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux27~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux27~3_combout\,
	combout => \i_RISCV|i_Path|Mux27~4_combout\);

-- Location: LCCOMB_X25_Y21_N12
\i_RISCV|i_Path|i_BancoReg|reg[27][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[27][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[27][4]~feeder_combout\);

-- Location: LCFF_X25_Y21_N13
\i_RISCV|i_Path|i_BancoReg|reg[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[27][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\);

-- Location: LCCOMB_X25_Y21_N6
\i_RISCV|i_Path|i_BancoReg|reg[19][4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[19][4]~feeder_combout\ = \i_RISCV|i_Path|Mux27~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[19][4]~feeder_combout\);

-- Location: LCFF_X25_Y21_N7
\i_RISCV|i_Path|i_BancoReg|reg[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[19][4]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\);

-- Location: LCCOMB_X26_Y18_N30
\i_RISCV|i_Path|i_BancoReg|Mux59~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\);

-- Location: LCCOMB_X26_Y18_N18
\i_RISCV|i_Path|i_BancoReg|Mux59~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][4]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[31][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~8_combout\);

-- Location: LCFF_X20_Y16_N15
\i_RISCV|i_Path|i_BancoReg|reg[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\);

-- Location: LCCOMB_X20_Y16_N0
\i_RISCV|i_Path|i_BancoReg|Mux59~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\);

-- Location: LCCOMB_X20_Y16_N14
\i_RISCV|i_Path|i_BancoReg|Mux59~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~3_combout\);

-- Location: LCCOMB_X25_Y16_N22
\i_RISCV|i_Path|i_BancoReg|Mux59~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[16][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\);

-- Location: LCCOMB_X25_Y16_N12
\i_RISCV|i_Path|i_BancoReg|Mux59~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~5_combout\);

-- Location: LCCOMB_X20_Y16_N4
\i_RISCV|i_Path|i_BancoReg|Mux59~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux59~3_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\);

-- Location: LCFF_X19_Y9_N21
\i_RISCV|i_Path|i_BancoReg|reg[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\);

-- Location: LCCOMB_X19_Y9_N20
\i_RISCV|i_Path|i_BancoReg|Mux59~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][4]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][4]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\);

-- Location: LCCOMB_X18_Y9_N28
\i_RISCV|i_Path|i_BancoReg|Mux59~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~1_combout\);

-- Location: LCCOMB_X20_Y16_N22
\i_RISCV|i_Path|i_BancoReg|Mux59~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux59~8_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux59~1_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux59~8_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~1_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~9_combout\);

-- Location: LCCOMB_X15_Y15_N18
\i_RISCV|i_Path|i_BancoReg|Mux59~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[8][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\);

-- Location: LCCOMB_X15_Y15_N22
\i_RISCV|i_Path|i_BancoReg|Mux59~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][4]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~11_combout\);

-- Location: LCFF_X24_Y15_N31
\i_RISCV|i_Path|i_BancoReg|reg[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux27~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\);

-- Location: LCCOMB_X24_Y15_N30
\i_RISCV|i_Path|i_BancoReg|Mux59~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~13_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\)) # (!\i_RISCV|i_Path|ir_out_m\(21)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\ & 
-- (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux59~12_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][4]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[7][4]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~13_combout\);

-- Location: LCCOMB_X23_Y17_N20
\i_RISCV|i_Path|i_BancoReg|Mux59~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux59~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\);

-- Location: LCCOMB_X23_Y17_N26
\i_RISCV|i_Path|i_BancoReg|Mux59~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\ & (((\i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][4]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][4]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~14_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~15_combout\);

-- Location: LCCOMB_X23_Y17_N4
\i_RISCV|i_Path|i_BancoReg|Mux59~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux59~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux59~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\);

-- Location: LCCOMB_X19_Y21_N18
\i_RISCV|i_Path|i_BancoReg|Mux59~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux59~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux59~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux59~18_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux59~9_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\);

-- Location: LCCOMB_X20_Y18_N8
\i_RISCV|i_Path|shamt[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|shamt[4]~4_combout\ = (\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(24),
	datac => \i_RISCV|i_Control|Selector15~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	combout => \i_RISCV|i_Path|shamt[4]~4_combout\);

-- Location: LCCOMB_X16_Y22_N20
\i_RISCV|i_Path|i_ALU|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~9_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\ & (!\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~112_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~9_combout\);

-- Location: LCCOMB_X18_Y24_N0
\i_RISCV|i_Path|i_ALU|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~8_combout\ = (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~8_combout\);

-- Location: LCCOMB_X18_Y24_N6
\i_RISCV|i_Path|i_ALU|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux30~8_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\ & (!\i_RISCV|i_Control|Selector15~1_combout\ & \i_RISCV|i_Path|i_ALU|Mux30~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~9_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux30~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~10_combout\);

-- Location: LCCOMB_X14_Y21_N8
\i_RISCV|i_Path|i_ALU|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~6_combout\ = (\i_RISCV|i_Path|b[1]~50_combout\ & ((\i_RISCV|i_Path|a[1]~197_combout\ & (\i_RISCV|i_Control|Selector16~0_combout\)) # (!\i_RISCV|i_Path|a[1]~197_combout\ & ((!\i_RISCV|i_Control|Selector17~0_combout\))))) # 
-- (!\i_RISCV|i_Path|b[1]~50_combout\ & (((!\i_RISCV|i_Control|Selector17~0_combout\ & \i_RISCV|i_Path|a[1]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|b[1]~50_combout\,
	datad => \i_RISCV|i_Path|a[1]~197_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~6_combout\);

-- Location: LCCOMB_X20_Y21_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~51_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~50_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~46_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~51_combout\);

-- Location: LCCOMB_X20_Y21_N16
\i_RISCV|i_Path|i_ALU|ShiftRight0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~51_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~51_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\);

-- Location: LCCOMB_X20_Y21_N12
\i_RISCV|i_Path|i_ALU|ShiftRight1~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\)) # (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~28_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~49_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\);

-- Location: LCCOMB_X20_Y21_N22
\i_RISCV|i_Path|i_ALU|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~4_combout\ = (\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Control|Selector15~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\))) # (!\i_RISCV|i_Control|Selector15~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~52_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~4_combout\);

-- Location: LCCOMB_X20_Y20_N14
\i_RISCV|i_Path|i_ALU|ShiftRight0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~41_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[8]~700_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[8]~700_combout\,
	datad => \i_RISCV|i_Path|a[7]~293_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~41_combout\);

-- Location: LCCOMB_X20_Y19_N0
\i_RISCV|i_Path|i_ALU|ShiftRight1~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[6]~245_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[5]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[6]~245_combout\,
	datac => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datad => \i_RISCV|i_Path|a[5]~268_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\);

-- Location: LCCOMB_X20_Y20_N0
\i_RISCV|i_Path|i_ALU|ShiftRight0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~41_combout\) # ((!\i_RISCV|i_Path|shamt[1]~2_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~41_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\);

-- Location: LCCOMB_X22_Y21_N4
\i_RISCV|i_Path|i_ALU|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~0_combout\ = (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[2]~126_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[1]~197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[1]~197_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[2]~126_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X18_Y21_N20
\i_RISCV|i_Path|i_ALU|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~1_combout\ = (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux30~0_combout\) # ((\i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\ & \i_RISCV|i_Path|shamt[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~1_combout\);

-- Location: LCCOMB_X14_Y21_N20
\i_RISCV|i_Path|i_ALU|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~2_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux30~1_combout\) # ((\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~2_combout\);

-- Location: LCCOMB_X14_Y21_N18
\i_RISCV|i_Path|i_ALU|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~3_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux30~2_combout\) # ((\i_RISCV|i_Path|shamt[3]~0_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux30~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~45_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~3_combout\);

-- Location: LCCOMB_X14_Y21_N6
\i_RISCV|i_Path|i_ALU|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~5_combout\ = (!\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux30~4_combout\) # (\i_RISCV|i_Path|i_ALU|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux30~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~5_combout\);

-- Location: LCCOMB_X14_Y21_N26
\i_RISCV|i_Path|i_ALU|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~7_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux30~5_combout\) # ((!\i_RISCV|i_Control|Selector15~1_combout\ & \i_RISCV|i_Path|i_ALU|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector15~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux30~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~7_combout\);

-- Location: LCCOMB_X14_Y21_N4
\i_RISCV|i_Path|i_ALU|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux30~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux30~7_combout\) # ((!\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux30~10_combout\ & !\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux30~10_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux30~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux30~11_combout\);

-- Location: LCFF_X14_Y21_N13
\i_RISCV|i_Path|alur_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	sdata => \i_RISCV|i_Path|i_ALU|Mux30~11_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(1));

-- Location: LCCOMB_X13_Y17_N24
\i_RAM|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|Equal6~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & ((\i_RISCV|i_Control|estado_act.sw4~regout\) # (\i_RISCV|i_Control|estado_act.lw4~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.sw4~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datad => \i_RISCV|i_Control|estado_act.lw4~regout\,
	combout => \i_RAM|Equal6~0_combout\);

-- Location: LCCOMB_X13_Y13_N24
\i_RAM|ram3[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[0]~0_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\)))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RAM|Equal6~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\)) # 
-- (!\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\,
	datac => \i_RAM|Equal6~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux39~19_combout\,
	combout => \i_RAM|ram3[0]~0_combout\);

-- Location: LCCOMB_X13_Y13_N26
\i_RAM|ram3[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[0]~1_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RAM|ram3[0]~0_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal7~0_combout\,
	datac => \i_RAM|ram3[0]~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \i_RAM|ram3[0]~1_combout\);

-- Location: LCCOMB_X13_Y17_N0
\i_RAM|ram3[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[1]~2_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\)))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RAM|Equal6~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\)) # 
-- (!\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~24_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RAM|Equal6~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux38~19_combout\,
	combout => \i_RAM|ram3[1]~2_combout\);

-- Location: LCCOMB_X13_Y17_N6
\i_RAM|ram3[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[1]~3_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RAM|ram3[1]~2_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	datad => \i_RAM|ram3[1]~2_combout\,
	combout => \i_RAM|ram3[1]~3_combout\);

-- Location: LCCOMB_X13_Y17_N30
\i_RAM|ram3[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[2]~4_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\)) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\))) # 
-- (!\i_RAM|Equal6~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux37~19_combout\,
	datab => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datac => \i_RAM|Equal6~0_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux53~19_combout\,
	combout => \i_RAM|ram3[2]~4_combout\);

-- Location: LCCOMB_X13_Y17_N28
\i_RAM|ram3[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[2]~5_combout\ = (\i_RAM|Equal7~0_combout\ & ((\i_RAM|ram3[2]~4_combout\))) # (!\i_RAM|Equal7~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RAM|Equal7~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	datad => \i_RAM|ram3[2]~4_combout\,
	combout => \i_RAM|ram3[2]~5_combout\);

-- Location: LCCOMB_X14_Y20_N20
\i_RAM|ram3[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[3]~6_combout\ = (\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\)))) # (!\i_RISCV|i_Control|tipo_acc[1]~0_combout\ & ((\i_RAM|Equal6~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\))) # 
-- (!\i_RAM|Equal6~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|tipo_acc[1]~0_combout\,
	datab => \i_RAM|Equal6~0_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux52~19_combout\,
	combout => \i_RAM|ram3[3]~6_combout\);

-- Location: LCCOMB_X14_Y20_N26
\i_RAM|ram3[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|ram3[3]~7_combout\ = (\i_RAM|Equal7~0_combout\ & (\i_RAM|ram3[3]~6_combout\)) # (!\i_RAM|Equal7~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|Equal7~0_combout\,
	datac => \i_RAM|ram3[3]~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	combout => \i_RAM|ram3[3]~7_combout\);

-- Location: LCCOMB_X20_Y17_N14
\i_RAM|h[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[3]~3_combout\ = (\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a3\))) # (!\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a3\,
	datab => \i_RISCV|i_Path|alur_out\(1),
	datad => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a3\,
	combout => \i_RAM|h[3]~3_combout\);

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(3),
	combout => \in_pins~combout\(3));

-- Location: LCFF_X19_Y17_N21
\mid_PEP[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \in_pins~combout\(3),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(3));

-- Location: LCFF_X19_Y17_N19
\dout_PEP[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(3),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(3));

-- Location: LCCOMB_X19_Y17_N18
\i_RISCV|i_Path|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux28~0_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & (((\i_RISCV|i_Path|Mux26~3_combout\)))) # (!\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RISCV|i_Path|Mux26~3_combout\ & (\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a3\)) # 
-- (!\i_RISCV|i_Path|Mux26~3_combout\ & ((dout_PEP(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a3\,
	datac => dout_PEP(3),
	datad => \i_RISCV|i_Path|Mux26~3_combout\,
	combout => \i_RISCV|i_Path|Mux28~0_combout\);

-- Location: LCCOMB_X20_Y17_N6
\i_RISCV|i_Path|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux28~1_combout\ = (\i_RISCV|i_Path|Mux26~2_combout\ & ((\i_RISCV|i_Path|Mux28~0_combout\ & ((\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a3\))) # (!\i_RISCV|i_Path|Mux28~0_combout\ & (\i_RAM|h[3]~3_combout\)))) # 
-- (!\i_RISCV|i_Path|Mux26~2_combout\ & (((\i_RISCV|i_Path|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~2_combout\,
	datab => \i_RAM|h[3]~3_combout\,
	datac => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a3\,
	datad => \i_RISCV|i_Path|Mux28~0_combout\,
	combout => \i_RISCV|i_Path|Mux28~1_combout\);

-- Location: LCCOMB_X20_Y17_N28
\i_RISCV|i_Path|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux28~2_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & (\i_RISCV|i_Path|Mux26~4_combout\)) # (!\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux26~4_combout\ & ((\i_RISCV|i_Path|Mux28~1_combout\))) # 
-- (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|alur_out\(3),
	datad => \i_RISCV|i_Path|Mux28~1_combout\,
	combout => \i_RISCV|i_Path|Mux28~2_combout\);

-- Location: LCCOMB_X20_Y17_N2
\i_RISCV|i_Path|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux28~3_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux28~2_combout\ & (dout_PSP(3))) # (!\i_RISCV|i_Path|Mux28~2_combout\ & ((\i_RISCV|i_Path|pc_out\(3)))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => dout_PSP(3),
	datac => \i_RISCV|i_Path|pc_out\(3),
	datad => \i_RISCV|i_Path|Mux28~2_combout\,
	combout => \i_RISCV|i_Path|Mux28~3_combout\);

-- Location: LCCOMB_X20_Y17_N16
\i_RISCV|i_Path|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux28~4_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux28~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux28~3_combout\,
	combout => \i_RISCV|i_Path|Mux28~4_combout\);

-- Location: LCFF_X25_Y18_N21
\i_RISCV|i_Path|i_BancoReg|reg[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\);

-- Location: LCCOMB_X24_Y14_N4
\i_RISCV|i_Path|i_BancoReg|reg[13][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][3]~feeder_combout\);

-- Location: LCFF_X24_Y14_N5
\i_RISCV|i_Path|i_BancoReg|reg[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\);

-- Location: LCCOMB_X25_Y18_N22
\i_RISCV|i_Path|i_BancoReg|Mux60~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[13][3]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\);

-- Location: LCCOMB_X25_Y18_N8
\i_RISCV|i_Path|i_BancoReg|Mux60~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[14][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~18_combout\);

-- Location: LCFF_X21_Y14_N23
\i_RISCV|i_Path|i_BancoReg|reg[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\);

-- Location: LCCOMB_X21_Y14_N12
\i_RISCV|i_Path|i_BancoReg|Mux60~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[10][3]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\);

-- Location: LCCOMB_X21_Y14_N22
\i_RISCV|i_Path|i_BancoReg|Mux60~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][3]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~10_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~11_combout\);

-- Location: LCCOMB_X24_Y18_N8
\i_RISCV|i_Path|i_BancoReg|reg[3][3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[3][3]~feeder_combout\ = \i_RISCV|i_Path|Mux28~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux28~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[3][3]~feeder_combout\);

-- Location: LCFF_X24_Y18_N9
\i_RISCV|i_Path|i_BancoReg|reg[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[3][3]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\);

-- Location: LCFF_X25_Y15_N15
\i_RISCV|i_Path|i_BancoReg|reg[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\);

-- Location: LCCOMB_X25_Y15_N14
\i_RISCV|i_Path|i_BancoReg|Mux60~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\) # (\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][3]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\);

-- Location: LCCOMB_X26_Y15_N2
\i_RISCV|i_Path|i_BancoReg|Mux60~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[7][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[6][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~13_combout\);

-- Location: LCCOMB_X24_Y14_N0
\i_RISCV|i_Path|i_BancoReg|Mux60~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~13_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~13_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\);

-- Location: LCCOMB_X24_Y14_N2
\i_RISCV|i_Path|i_BancoReg|Mux60~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[2][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[3][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~15_combout\);

-- Location: LCCOMB_X23_Y17_N6
\i_RISCV|i_Path|i_BancoReg|Mux60~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\) # ((\i_RISCV|i_Path|i_BancoReg|Mux60~11_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & 
-- (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~11_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~15_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\);

-- Location: LCCOMB_X19_Y9_N4
\i_RISCV|i_Path|i_BancoReg|Mux60~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[18][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[22][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\);

-- Location: LCCOMB_X20_Y17_N24
\i_RISCV|i_Path|i_BancoReg|Mux60~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[26][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~1_combout\);

-- Location: LCCOMB_X26_Y18_N26
\i_RISCV|i_Path|i_BancoReg|Mux60~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[19][3]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\);

-- Location: LCCOMB_X27_Y17_N6
\i_RISCV|i_Path|i_BancoReg|Mux60~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][3]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][3]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~8_combout\);

-- Location: LCFF_X23_Y15_N21
\i_RISCV|i_Path|i_BancoReg|reg[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux28~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\);

-- Location: LCCOMB_X23_Y15_N20
\i_RISCV|i_Path|i_BancoReg|Mux60~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][3]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\);

-- Location: LCCOMB_X22_Y16_N2
\i_RISCV|i_Path|i_BancoReg|Mux60~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~5_combout\);

-- Location: LCCOMB_X20_Y16_N18
\i_RISCV|i_Path|i_BancoReg|Mux60~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[25][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[17][3]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\);

-- Location: LCCOMB_X20_Y16_N20
\i_RISCV|i_Path|i_BancoReg|Mux60~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][3]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[29][3]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~3_combout\);

-- Location: LCCOMB_X23_Y17_N18
\i_RISCV|i_Path|i_BancoReg|Mux60~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux60~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux60~5_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\);

-- Location: LCCOMB_X23_Y17_N0
\i_RISCV|i_Path|i_BancoReg|Mux60~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux60~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux60~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~8_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~9_combout\);

-- Location: LCCOMB_X22_Y18_N8
\i_RISCV|i_Path|i_BancoReg|Mux60~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux60~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux60~9_combout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux60~18_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux60~16_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\);

-- Location: LCCOMB_X20_Y18_N16
\i_RISCV|i_Path|shamt[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|shamt[3]~0_combout\ = (\i_RISCV|i_Control|Selector15~0_combout\ & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux60~19_combout\,
	combout => \i_RISCV|i_Path|shamt[3]~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\i_RISCV|i_Path|i_ALU|ShiftLeft0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~22_combout\ = (\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\))) # (!\i_RISCV|i_Path|shamt[4]~4_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datab => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~21_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~14_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X18_Y16_N22
\i_RISCV|i_Path|i_ALU|ShiftLeft0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~29_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~25_combout\) # ((\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~25_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~28_combout\,
	datad => \i_RISCV|i_Path|shamt[4]~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X16_Y16_N6
\i_RISCV|i_Path|i_ALU|ShiftLeft0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftLeft0~37_combout\ = (!\i_RISCV|i_Path|shamt[3]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~29_combout\) # ((\i_RISCV|i_Path|shamt[4]~4_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~36_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~29_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X16_Y16_N4
\i_RISCV|i_Path|i_ALU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~0_combout\ = (!\i_RISCV|i_Control|Selector15~1_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~22_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector15~1_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~22_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~37_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y18_N24
\i_RISCV|i_Path|i_ALU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~1_combout\ = (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~62_combout\)) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~62_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~62_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~1_combout\);

-- Location: LCCOMB_X16_Y16_N30
\i_RISCV|i_Path|i_ALU|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~2_combout\ = (!\i_RISCV|i_Control|Selector16~0_combout\ & (!\i_RISCV|i_Control|alu_op[2]~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux0~0_combout\) # (\i_RISCV|i_Path|i_ALU|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux0~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux0~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~2_combout\);

-- Location: LCCOMB_X16_Y16_N2
\i_RISCV|i_Path|i_ALU|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux0~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux0~2_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux0~5_combout\ & \i_RISCV|i_Control|alu_op[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux0~5_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux0~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux0~6_combout\);

-- Location: LCFF_X16_Y16_N13
\i_RISCV|i_Path|alur_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ALU|Mux0~6_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(31));

-- Location: LCCOMB_X15_Y16_N0
\i_RISCV|i_Path|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux26~0_combout\ = ((\i_RISCV|i_Path|alur_out\(31) & (!\i_RISCV|i_Path|alur_out\(2) & \i_RISCV|i_Control|estado_act.lw5~regout\))) # (!\i_RISCV|i_Control|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~0_combout\,
	datab => \i_RISCV|i_Path|alur_out\(31),
	datac => \i_RISCV|i_Path|alur_out\(2),
	datad => \i_RISCV|i_Control|estado_act.lw5~regout\,
	combout => \i_RISCV|i_Path|Mux26~0_combout\);

-- Location: LCCOMB_X14_Y15_N2
\i_RAM|h[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[2]~2_combout\ = (\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a2\)) # (!\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a2\,
	datac => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a2\,
	datad => \i_RISCV|i_Path|alur_out\(1),
	combout => \i_RAM|h[2]~2_combout\);

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\in_pins[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_in_pins(2),
	combout => \in_pins~combout\(2));

-- Location: LCFF_X19_Y17_N5
\mid_PEP[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \in_pins~combout\(2),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => mid_PEP(2));

-- Location: LCFF_X19_Y17_N29
\dout_PEP[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => mid_PEP(2),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PEP(2));

-- Location: LCCOMB_X19_Y17_N28
\i_RISCV|i_Path|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux29~0_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & (((\i_RISCV|i_Path|Mux26~2_combout\)))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RISCV|i_Path|Mux26~2_combout\ & (\i_RAM|h[2]~2_combout\)) # (!\i_RISCV|i_Path|Mux26~2_combout\ & 
-- ((dout_PEP(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|h[2]~2_combout\,
	datac => dout_PEP(2),
	datad => \i_RISCV|i_Path|Mux26~2_combout\,
	combout => \i_RISCV|i_Path|Mux29~0_combout\);

-- Location: LCCOMB_X18_Y17_N18
\i_RISCV|i_Path|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux29~1_combout\ = (\i_RISCV|i_Path|Mux26~3_combout\ & ((\i_RISCV|i_Path|Mux29~0_combout\ & (\i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a2\)) # (!\i_RISCV|i_Path|Mux29~0_combout\ & 
-- ((\i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a2\))))) # (!\i_RISCV|i_Path|Mux26~3_combout\ & (((\i_RISCV|i_Path|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~3_combout\,
	datab => \i_RAM|i_byte2|ram_block_rtl_0|auto_generated|ram_block1a2\,
	datac => \i_RAM|i_byte0|ram_block_rtl_0|auto_generated|ram_block1a2\,
	datad => \i_RISCV|i_Path|Mux29~0_combout\,
	combout => \i_RISCV|i_Path|Mux29~1_combout\);

-- Location: LCCOMB_X18_Y17_N4
\i_RISCV|i_Path|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux29~2_combout\ = (\i_RISCV|i_Path|Mux26~4_combout\ & (((\i_RISCV|i_Path|Mux26~0_combout\) # (\i_RISCV|i_Path|Mux29~1_combout\)))) # (!\i_RISCV|i_Path|Mux26~4_combout\ & (\i_RISCV|i_Path|alur_out\(2) & 
-- (!\i_RISCV|i_Path|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(2),
	datab => \i_RISCV|i_Path|Mux26~4_combout\,
	datac => \i_RISCV|i_Path|Mux26~0_combout\,
	datad => \i_RISCV|i_Path|Mux29~1_combout\,
	combout => \i_RISCV|i_Path|Mux29~2_combout\);

-- Location: LCFF_X22_Y17_N9
\dout_PSP[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(2));

-- Location: LCCOMB_X18_Y17_N26
\i_RISCV|i_Path|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux29~3_combout\ = (\i_RISCV|i_Path|Mux26~0_combout\ & ((\i_RISCV|i_Path|Mux29~2_combout\ & ((dout_PSP(2)))) # (!\i_RISCV|i_Path|Mux29~2_combout\ & (\i_RISCV|i_Path|pc_out\(2))))) # (!\i_RISCV|i_Path|Mux26~0_combout\ & 
-- (((\i_RISCV|i_Path|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|pc_out\(2),
	datac => \i_RISCV|i_Path|Mux29~2_combout\,
	datad => dout_PSP(2),
	combout => \i_RISCV|i_Path|Mux29~3_combout\);

-- Location: LCCOMB_X18_Y17_N24
\i_RISCV|i_Path|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux29~4_combout\ = (!\i_RISCV|i_Control|estado_act.lui3~regout\ & \i_RISCV|i_Path|Mux29~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Path|Mux29~3_combout\,
	combout => \i_RISCV|i_Path|Mux29~4_combout\);

-- Location: LCFF_X22_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\);

-- Location: LCCOMB_X26_Y20_N8
\i_RISCV|i_Path|i_BancoReg|reg[9][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[9][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[9][2]~feeder_combout\);

-- Location: LCFF_X26_Y20_N9
\i_RISCV|i_Path|i_BancoReg|reg[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[9][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\);

-- Location: LCCOMB_X26_Y20_N18
\i_RISCV|i_Path|i_BancoReg|Mux61~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[8][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[9][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\);

-- Location: LCCOMB_X22_Y17_N14
\i_RISCV|i_Path|i_BancoReg|Mux61~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[11][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[10][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~1_combout\);

-- Location: LCCOMB_X25_Y20_N12
\i_RISCV|i_Path|i_BancoReg|reg[13][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[13][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[13][2]~feeder_combout\);

-- Location: LCFF_X25_Y20_N13
\i_RISCV|i_Path|i_BancoReg|reg[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[13][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\);

-- Location: LCCOMB_X26_Y17_N28
\i_RISCV|i_Path|i_BancoReg|Mux61~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[12][2]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\);

-- Location: LCCOMB_X26_Y17_N22
\i_RISCV|i_Path|i_BancoReg|Mux61~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[15][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~18_combout\);

-- Location: LCCOMB_X26_Y15_N12
\i_RISCV|i_Path|i_BancoReg|reg[7][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[7][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[7][2]~feeder_combout\);

-- Location: LCFF_X26_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[7][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\);

-- Location: LCFF_X25_Y15_N13
\i_RISCV|i_Path|i_BancoReg|reg[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\);

-- Location: LCCOMB_X25_Y15_N0
\i_RISCV|i_Path|i_BancoReg|Mux61~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[4][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\);

-- Location: LCCOMB_X25_Y15_N12
\i_RISCV|i_Path|i_BancoReg|Mux61~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~13_combout\);

-- Location: LCCOMB_X24_Y17_N10
\i_RISCV|i_Path|i_BancoReg|Mux61~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux61~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[1][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\);

-- Location: LCCOMB_X24_Y17_N30
\i_RISCV|i_Path|i_BancoReg|Mux61~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~15_combout\);

-- Location: LCCOMB_X21_Y16_N0
\i_RISCV|i_Path|i_BancoReg|reg[29][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[29][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[29][2]~feeder_combout\);

-- Location: LCFF_X21_Y16_N1
\i_RISCV|i_Path|i_BancoReg|reg[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[29][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\);

-- Location: LCCOMB_X23_Y17_N2
\i_RISCV|i_Path|i_BancoReg|Mux61~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[17][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[25][2]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\);

-- Location: LCCOMB_X29_Y17_N22
\i_RISCV|i_Path|i_BancoReg|Mux61~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~3_combout\);

-- Location: LCCOMB_X29_Y17_N10
\i_RISCV|i_Path|i_BancoReg|Mux61~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][2]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[23][2]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\);

-- Location: LCCOMB_X26_Y17_N8
\i_RISCV|i_Path|i_BancoReg|Mux61~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][2]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][2]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~10_combout\);

-- Location: LCFF_X22_Y20_N31
\i_RISCV|i_Path|i_BancoReg|reg[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\);

-- Location: LCCOMB_X22_Y20_N30
\i_RISCV|i_Path|i_BancoReg|Mux61~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][2]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\);

-- Location: LCCOMB_X22_Y20_N24
\i_RISCV|i_Path|i_BancoReg|Mux61~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[30][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~5_combout\);

-- Location: LCCOMB_X21_Y16_N10
\i_RISCV|i_Path|i_BancoReg|reg[20][2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[20][2]~feeder_combout\ = \i_RISCV|i_Path|Mux29~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[20][2]~feeder_combout\);

-- Location: LCFF_X21_Y16_N11
\i_RISCV|i_Path|i_BancoReg|reg[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[20][2]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\);

-- Location: LCFF_X23_Y15_N5
\i_RISCV|i_Path|i_BancoReg|reg[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux29~4_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\);

-- Location: LCCOMB_X23_Y15_N26
\i_RISCV|i_Path|i_BancoReg|Mux61~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|ir_out_m\(23))) # (!\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][2]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\);

-- Location: LCCOMB_X21_Y12_N6
\i_RISCV|i_Path|i_BancoReg|Mux61~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[28][2]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][2]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~7_combout\);

-- Location: LCCOMB_X22_Y17_N12
\i_RISCV|i_Path|i_BancoReg|Mux61~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|ir_out_m\(21))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux61~5_combout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\);

-- Location: LCCOMB_X22_Y17_N2
\i_RISCV|i_Path|i_BancoReg|Mux61~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~10_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux61~3_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux61~3_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~10_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~11_combout\);

-- Location: LCCOMB_X22_Y17_N0
\i_RISCV|i_Path|i_BancoReg|Mux61~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux61~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux61~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\);

-- Location: LCCOMB_X22_Y17_N8
\i_RISCV|i_Path|i_BancoReg|Mux61~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux61~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux61~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux61~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\);

-- Location: LCCOMB_X16_Y20_N20
\i_RISCV|i_Path|b[2]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[2]~48_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\) # ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|b[2]~47_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[2]~47_combout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux61~19_combout\,
	combout => \i_RISCV|i_Path|b[2]~48_combout\);

-- Location: LCCOMB_X23_Y21_N24
\i_RISCV|i_Path|i_ALU|ShiftRight1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~19_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[2]~126_combout\,
	datac => \i_RISCV|i_Path|a[3]~149_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~19_combout\);

-- Location: LCCOMB_X18_Y16_N0
\i_RISCV|i_Path|i_ALU|ShiftRight1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\ = (\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[9]~748_combout\)) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datac => \i_RISCV|i_Path|a[9]~748_combout\,
	datad => \i_RISCV|i_Path|a[7]~293_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\);

-- Location: LCCOMB_X14_Y16_N24
\i_RISCV|i_Path|i_ALU|ShiftRight1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~16_combout\ = (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|shamt[1]~2_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\))) # (!\i_RISCV|i_Path|shamt[1]~2_combout\ & (\i_RISCV|i_Path|a[6]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~245_combout\,
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|shamt[1]~2_combout\,
	datad => \i_RISCV|i_Path|a[8]~700_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~16_combout\);

-- Location: LCCOMB_X15_Y21_N14
\i_RISCV|i_Path|i_ALU|ShiftRight1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight1~16_combout\) # ((\i_RISCV|i_Path|shamt[0]~1_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~16_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\);

-- Location: LCCOMB_X15_Y21_N8
\i_RISCV|i_Path|i_ALU|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~5_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~19_combout\ & ((!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\)))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\) # (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~19_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~5_combout\);

-- Location: LCCOMB_X15_Y21_N0
\i_RISCV|i_Path|i_ALU|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux29~5_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux29~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~40_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~6_combout\);

-- Location: LCCOMB_X15_Y21_N24
\i_RISCV|i_Path|i_ALU|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & ((!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~3_combout\);

-- Location: LCCOMB_X14_Y21_N10
\i_RISCV|i_Path|i_ALU|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~1_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~1_combout\);

-- Location: LCCOMB_X18_Y21_N14
\i_RISCV|i_Path|i_ALU|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux29~1_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~15_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~2_combout\);

-- Location: LCCOMB_X18_Y21_N12
\i_RISCV|i_Path|i_ALU|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux29~2_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(2))) # (!\i_RISCV|i_Path|i_ALU|Mux29~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|xor_out\(2),
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~36_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~3_combout\);

-- Location: LCCOMB_X18_Y21_N2
\i_RISCV|i_Path|i_ALU|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~3_combout\) # (\i_RISCV|i_Path|i_ALU|Mux29~3_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~3_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux29~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~4_combout\);

-- Location: LCCOMB_X18_Y21_N4
\i_RISCV|i_Path|i_ALU|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux29~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux29~6_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux29~4_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux29~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~7_combout\);

-- Location: LCCOMB_X25_Y20_N24
\i_RISCV|i_Path|i_ALU|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~0_combout\ = (\i_RISCV|i_Path|b[2]~48_combout\ & ((\i_RISCV|i_Path|a[2]~126_combout\) # (!\i_RISCV|i_Control|Selector17~0_combout\))) # (!\i_RISCV|i_Path|b[2]~48_combout\ & (\i_RISCV|i_Path|a[2]~126_combout\ & 
-- !\i_RISCV|i_Control|Selector17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[2]~48_combout\,
	datac => \i_RISCV|i_Path|a[2]~126_combout\,
	datad => \i_RISCV|i_Control|Selector17~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~0_combout\);

-- Location: LCCOMB_X18_Y21_N24
\i_RISCV|i_Path|i_ALU|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux29~8_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux29~0_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux29~0_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux29~8_combout\);

-- Location: LCFF_X18_Y21_N25
\i_RISCV|i_Path|alur_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux29~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(2));

-- Location: LCCOMB_X18_Y16_N4
\i_RAM|h[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RAM|h[0]~0_combout\ = (\i_RISCV|i_Path|alur_out\(1) & ((\i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # (!\i_RISCV|i_Path|alur_out\(1) & (\i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(1),
	datab => \i_RAM|i_byte1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \i_RAM|i_byte3|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \i_RAM|h[0]~0_combout\);

-- Location: LCCOMB_X15_Y16_N8
\i_RISCV|i_Path|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux23~1_combout\ = (\i_RISCV|i_Path|Mux23~0_combout\ & ((\i_RAM|h[0]~0_combout\) # ((\i_RISCV|i_Path|Mux17~2_combout\)))) # (!\i_RISCV|i_Path|Mux23~0_combout\ & (((!\i_RISCV|i_Path|Mux17~2_combout\ & \i_RAM|dout[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Mux23~0_combout\,
	datab => \i_RAM|h[0]~0_combout\,
	datac => \i_RISCV|i_Path|Mux17~2_combout\,
	datad => \i_RAM|dout[31]~0_combout\,
	combout => \i_RISCV|i_Path|Mux23~1_combout\);

-- Location: LCCOMB_X15_Y16_N16
\i_RISCV|i_Path|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|Mux23~2_combout\ = (\i_RISCV|i_Control|WideOr9~0_combout\ & (((\i_RISCV|i_Path|Mux23~1_combout\ & !\i_RISCV|i_Control|estado_act.lui3~regout\)))) # (!\i_RISCV|i_Control|WideOr9~0_combout\ & (\i_RISCV|i_Path|pc_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|pc_out\(8),
	datab => \i_RISCV|i_Path|Mux23~1_combout\,
	datac => \i_RISCV|i_Control|estado_act.lui3~regout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Path|Mux23~2_combout\);

-- Location: LCFF_X14_Y11_N23
\i_RISCV|i_Path|i_BancoReg|reg[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\);

-- Location: LCCOMB_X27_Y11_N30
\i_RISCV|i_Path|i_BancoReg|Mux55~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[13][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\);

-- Location: LCCOMB_X14_Y11_N10
\i_RISCV|i_Path|i_BancoReg|Mux55~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~18_combout\);

-- Location: LCCOMB_X18_Y10_N28
\i_RISCV|i_Path|i_BancoReg|reg[22][8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[22][8]~feeder_combout\ = \i_RISCV|i_Path|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux23~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[22][8]~feeder_combout\);

-- Location: LCFF_X18_Y10_N29
\i_RISCV|i_Path|i_BancoReg|reg[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[22][8]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\);

-- Location: LCFF_X19_Y10_N17
\i_RISCV|i_Path|i_BancoReg|reg[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\);

-- Location: LCCOMB_X18_Y10_N26
\i_RISCV|i_Path|i_BancoReg|Mux55~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[22][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\);

-- Location: LCCOMB_X15_Y10_N12
\i_RISCV|i_Path|i_BancoReg|Mux55~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[26][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~1_combout\);

-- Location: LCFF_X22_Y19_N13
\i_RISCV|i_Path|i_BancoReg|reg[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\);

-- Location: LCFF_X22_Y12_N9
\i_RISCV|i_Path|i_BancoReg|reg[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux23~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\);

-- Location: LCCOMB_X22_Y12_N8
\i_RISCV|i_Path|i_BancoReg|Mux55~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[16][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[24][8]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\);

-- Location: LCCOMB_X22_Y19_N12
\i_RISCV|i_Path|i_BancoReg|Mux55~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[20][8]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~5_combout\);

-- Location: LCCOMB_X32_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux55~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\) # (\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (\i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[17][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\);

-- Location: LCCOMB_X32_Y13_N6
\i_RISCV|i_Path|i_BancoReg|Mux55~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[29][8]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[21][8]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~3_combout\);

-- Location: LCCOMB_X14_Y13_N14
\i_RISCV|i_Path|i_BancoReg|Mux55~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|ir_out_m\(20))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~3_combout\))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|Mux55~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~5_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\);

-- Location: LCCOMB_X31_Y12_N26
\i_RISCV|i_Path|i_BancoReg|Mux55~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\) # (\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (\i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[19][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[23][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\);

-- Location: LCCOMB_X30_Y11_N2
\i_RISCV|i_Path|i_BancoReg|Mux55~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[31][8]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[27][8]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(23),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~7_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~8_combout\);

-- Location: LCCOMB_X14_Y13_N28
\i_RISCV|i_Path|i_BancoReg|Mux55~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux55~8_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux55~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux55~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~6_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~9_combout\);

-- Location: LCCOMB_X14_Y13_N0
\i_RISCV|i_Path|i_BancoReg|Mux55~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux55~18_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux55~16_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux55~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\);

-- Location: LCCOMB_X14_Y13_N18
\i_RISCV|i_Path|b[8]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[8]~36_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Path|b[8]~35_combout\) # ((!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|WideOr9~combout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Path|b[8]~35_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux55~19_combout\,
	combout => \i_RISCV|i_Path|b[8]~36_combout\);

-- Location: LCCOMB_X20_Y18_N6
\i_RISCV|i_Path|i_ALU|xor_out[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(8) = \i_RISCV|i_Path|b[8]~36_combout\ $ (\i_RISCV|i_Path|a[8]~700_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[8]~36_combout\,
	datad => \i_RISCV|i_Path|a[8]~700_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(8));

-- Location: LCCOMB_X20_Y22_N22
\i_RISCV|i_Path|i_ALU|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~13_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\ & ((\i_RISCV|i_Control|Selector15~0_combout\ & (!\i_RISCV|i_Path|ir_out_m\(24))) # (!\i_RISCV|i_Control|Selector15~0_combout\ & 
-- ((!\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(24),
	datab => \i_RISCV|i_Control|Selector15~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~54_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~13_combout\);

-- Location: LCCOMB_X20_Y22_N14
\i_RISCV|i_Path|i_ALU|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux23~13_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~46_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~8_combout\);

-- Location: LCCOMB_X21_Y18_N22
\i_RISCV|i_Path|i_ALU|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~8_combout\ & ((\i_RISCV|i_Path|i_ALU|xor_out\(8)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~8_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~71_combout\,
	datac => \i_RISCV|i_Path|i_ALU|xor_out\(8),
	datad => \i_RISCV|i_Path|i_ALU|Mux23~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~9_combout\);

-- Location: LCCOMB_X21_Y18_N12
\i_RISCV|i_Path|i_ALU|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux23~9_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~11_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~10_combout\);

-- Location: LCCOMB_X21_Y18_N2
\i_RISCV|i_Path|i_ALU|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux23~10_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~16_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux23~10_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux23~7_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~27_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~16_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux23~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~11_combout\);

-- Location: LCCOMB_X21_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~15_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & (!\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~16_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux23~12_combout\ & 
-- ((\i_RISCV|i_Control|Selector16~0_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux23~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux23~12_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~16_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~15_combout\);

-- Location: LCCOMB_X21_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~16_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & ((\i_RISCV|i_Path|b[8]~36_combout\ & ((\i_RISCV|i_Path|a[8]~700_combout\) # (\i_RISCV|i_Path|i_ALU|Mux23~15_combout\))) # (!\i_RISCV|i_Path|b[8]~36_combout\ & 
-- (\i_RISCV|i_Path|a[8]~700_combout\ & \i_RISCV|i_Path|i_ALU|Mux23~15_combout\)))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector16~0_combout\,
	datab => \i_RISCV|i_Path|b[8]~36_combout\,
	datac => \i_RISCV|i_Path|a[8]~700_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~15_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~16_combout\);

-- Location: LCCOMB_X21_Y18_N20
\i_RISCV|i_Path|i_ALU|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux23~14_combout\ = (\i_RISCV|i_Path|i_ALU|Mux23~16_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~0_combout\) # (!\i_RISCV|i_Control|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~16_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux23~14_combout\);

-- Location: LCFF_X21_Y18_N21
\i_RISCV|i_Path|alur_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux23~14_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(8));

-- Location: LCCOMB_X15_Y15_N20
\i_RISCV|i_Path|pc_in[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[8]~49_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|alur_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|alur_out\(8),
	combout => \i_RISCV|i_Path|pc_in[8]~49_combout\);

-- Location: LCCOMB_X21_Y18_N24
\i_RISCV|i_Path|pc_in[8]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[8]~50_combout\ = (\i_RISCV|i_Path|pc_in[8]~49_combout\) # ((!\i_RISCV|i_Path|Equal5~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux23~6_combout\ & \i_RISCV|i_Path|i_ALU|Mux23~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|Equal5~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux23~6_combout\,
	datac => \i_RISCV|i_Path|pc_in[8]~49_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux23~16_combout\,
	combout => \i_RISCV|i_Path|pc_in[8]~50_combout\);

-- Location: LCFF_X19_Y20_N5
\i_RISCV|i_Path|ir_out_m[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a27\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(27));

-- Location: LCCOMB_X19_Y20_N4
\i_RISCV|i_Path|b[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[7]~39_combout\ = (\i_RISCV|i_Path|b[7]~37_combout\ & ((\i_RISCV|i_Path|ir_out_m\(27)) # ((\i_RISCV|i_Path|b[0]~38_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\)))) # (!\i_RISCV|i_Path|b[7]~37_combout\ & 
-- (\i_RISCV|i_Path|b[0]~38_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[7]~37_combout\,
	datab => \i_RISCV|i_Path|b[0]~38_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(27),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\,
	combout => \i_RISCV|i_Path|b[7]~39_combout\);

-- Location: LCCOMB_X16_Y20_N2
\i_RISCV|i_Path|i_ALU|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~0_combout\ = (\i_RISCV|i_Path|b[7]~39_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\) # (!\i_RISCV|i_Path|a[7]~293_combout\))) # (!\i_RISCV|i_Path|b[7]~39_combout\ & ((\i_RISCV|i_Path|a[7]~293_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|b[7]~39_combout\,
	datad => \i_RISCV|i_Path|a[7]~293_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~1_combout\ = (!\i_RISCV|i_Path|i_ALU|Mux28~2_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\) # (\i_RISCV|i_Path|shamt[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\);

-- Location: LCCOMB_X15_Y21_N22
\i_RISCV|i_Path|i_ALU|ShiftRight1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\))) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[0]~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~17_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\);

-- Location: LCCOMB_X16_Y20_N4
\i_RISCV|i_Path|i_ALU|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~38_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~1_combout\);

-- Location: LCCOMB_X21_Y20_N8
\i_RISCV|i_Path|i_ALU|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~13_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~2_combout\);

-- Location: LCCOMB_X21_Y20_N2
\i_RISCV|i_Path|i_ALU|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux24~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux24~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~45_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~3_combout\);

-- Location: LCCOMB_X16_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux24~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux24~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux24~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux24~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~70_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux24~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~4_combout\);

-- Location: LCCOMB_X16_Y20_N8
\i_RISCV|i_Path|i_ALU|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux24~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux24~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux24~4_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~68_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux24~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux24~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~5_combout\);

-- Location: LCCOMB_X16_Y20_N22
\i_RISCV|i_Path|i_ALU|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux24~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux24~5_combout\) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux24~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux24~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~6_combout\);

-- Location: LCCOMB_X16_Y20_N28
\i_RISCV|i_Path|i_ALU|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~7_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux24~6_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~14_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux24~6_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~14_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~14_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~14_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux24~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~7_combout\);

-- Location: LCCOMB_X16_Y20_N0
\i_RISCV|i_Path|i_ALU|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux24~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[7]~39_combout\ & (\i_RISCV|i_Path|a[7]~293_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datab => \i_RISCV|i_Path|b[7]~39_combout\,
	datac => \i_RISCV|i_Path|a[7]~293_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux24~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux24~8_combout\);

-- Location: LCFF_X16_Y20_N1
\i_RISCV|i_Path|alur_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux24~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(7));

-- Location: LCCOMB_X16_Y20_N26
\i_RISCV|i_Path|pc_in[7]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[7]~77_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(7))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Path|alur_out\(7),
	datad => \i_RISCV|i_Path|i_ALU|Mux24~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[7]~77_combout\);

-- Location: LCFF_X22_Y18_N15
\i_RISCV|i_Path|ir_out_m[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a5\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(5));

-- Location: LCCOMB_X13_Y16_N28
\i_RISCV|i_Control|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector13~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(6) & (((\i_RISCV|i_Path|ir_out_m\(5) & !\i_RISCV|i_Path|ir_out_m\(4))))) # (!\i_RISCV|i_Path|ir_out_m\(6) & (((\i_RISCV|i_Path|ir_out_m\(4))) # (!\i_RISCV|i_Path|ir_out_m\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(2),
	datab => \i_RISCV|i_Path|ir_out_m\(5),
	datac => \i_RISCV|i_Path|ir_out_m\(6),
	datad => \i_RISCV|i_Path|ir_out_m\(4),
	combout => \i_RISCV|i_Control|Selector13~1_combout\);

-- Location: LCCOMB_X13_Y16_N2
\i_RISCV|i_Control|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector13~3_combout\ = (\i_RISCV|i_Control|Selector13~1_combout\ & \i_RISCV|i_Control|Selector13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|Selector13~1_combout\,
	datad => \i_RISCV|i_Control|Selector13~0_combout\,
	combout => \i_RISCV|i_Control|Selector13~3_combout\);

-- Location: LCCOMB_X13_Y16_N24
\i_RISCV|i_Control|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector14~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(3) & (\i_RISCV|i_Path|ir_out_m\(6) & (\i_RISCV|i_Path|ir_out_m\(2) & \i_RISCV|i_Control|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(3),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Path|ir_out_m\(2),
	datad => \i_RISCV|i_Control|Selector13~3_combout\,
	combout => \i_RISCV|i_Control|Selector14~0_combout\);

-- Location: LCFF_X13_Y16_N25
\i_RISCV|i_Control|estado_act.Jalr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector14~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Jalr~regout\);

-- Location: LCCOMB_X16_Y18_N24
\i_RISCV|i_Control|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr9~0_combout\ = (!\i_RISCV|i_Control|estado_act.Jalr~regout\ & !\i_RISCV|i_Control|estado_act.Jal~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Control|WideOr9~0_combout\);

-- Location: LCCOMB_X15_Y16_N12
\i_RISCV|i_Control|WideOr9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr9~combout\ = (\i_RISCV|i_Control|estado_act.lwsw3~regout\) # ((\i_RISCV|i_Control|estado_act.Inm3~regout\) # ((!\i_RISCV|i_Control|WideOr9~0_combout\) # (!\i_RISCV|i_Control|WideOr8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	datac => \i_RISCV|i_Control|WideOr8~0_combout\,
	datad => \i_RISCV|i_Control|WideOr9~0_combout\,
	combout => \i_RISCV|i_Control|WideOr9~combout\);

-- Location: LCCOMB_X22_Y22_N6
\i_RISCV|i_Path|b[0]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[0]~38_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & !\i_RISCV|i_Control|WideOr9~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	combout => \i_RISCV|i_Path|b[0]~38_combout\);

-- Location: LCCOMB_X19_Y20_N6
\i_RISCV|i_Path|b[6]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[6]~40_combout\ = (\i_RISCV|i_Path|b[7]~37_combout\ & ((\i_RISCV|i_Path|ir_out_m\(26)) # ((\i_RISCV|i_Path|b[0]~38_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\)))) # (!\i_RISCV|i_Path|b[7]~37_combout\ & 
-- (\i_RISCV|i_Path|b[0]~38_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[7]~37_combout\,
	datab => \i_RISCV|i_Path|b[0]~38_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(26),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\,
	combout => \i_RISCV|i_Path|b[6]~40_combout\);

-- Location: LCCOMB_X16_Y20_N14
\i_RISCV|i_Path|i_ALU|or_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|or_out\(6) = (\i_RISCV|i_Path|b[6]~40_combout\) # (\i_RISCV|i_Path|a[6]~245_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[6]~40_combout\,
	datad => \i_RISCV|i_Path|a[6]~245_combout\,
	combout => \i_RISCV|i_Path|i_ALU|or_out\(6));

-- Location: LCCOMB_X15_Y21_N20
\i_RISCV|i_Path|i_ALU|ShiftRight0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\ = (\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~21_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\);

-- Location: LCCOMB_X20_Y18_N10
\i_RISCV|i_Path|i_ALU|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~2_combout\ = (\i_RISCV|i_Path|shamt[4]~4_combout\) # (((\i_RISCV|i_Path|shamt[3]~0_combout\) # (!\i_RISCV|i_Path|ir_out_m\(12))) # (!\i_RISCV|i_Control|alu_op[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datab => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datac => \i_RISCV|i_Path|shamt[3]~0_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(12),
	combout => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\);

-- Location: LCCOMB_X16_Y20_N24
\i_RISCV|i_Path|i_ALU|xor_out[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(6) = \i_RISCV|i_Path|b[6]~40_combout\ $ (\i_RISCV|i_Path|a[6]~245_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[6]~40_combout\,
	datad => \i_RISCV|i_Path|a[6]~245_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(6));

-- Location: LCCOMB_X23_Y21_N12
\i_RISCV|i_Path|i_ALU|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & ((\i_RISCV|i_Path|shamt[2]~3_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\)) # (!\i_RISCV|i_Path|shamt[2]~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~40_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~49_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~5_combout\);

-- Location: LCCOMB_X16_Y21_N30
\i_RISCV|i_Path|i_ALU|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux25~5_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux25~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~44_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~6_combout\);

-- Location: LCCOMB_X15_Y21_N12
\i_RISCV|i_Path|i_ALU|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~6_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(6))) # (!\i_RISCV|i_Path|i_ALU|Mux25~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(6),
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~66_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~7_combout\);

-- Location: LCCOMB_X15_Y21_N26
\i_RISCV|i_Path|i_ALU|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux25~7_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~18_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~8_combout\);

-- Location: LCCOMB_X15_Y21_N6
\i_RISCV|i_Path|i_ALU|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~8_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~8_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~23_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~67_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~9_combout\);

-- Location: LCCOMB_X16_Y20_N18
\i_RISCV|i_Path|i_ALU|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|or_out\(6) & (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux25~9_combout\) # 
-- (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|or_out\(6),
	datac => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~10_combout\);

-- Location: LCCOMB_X16_Y20_N12
\i_RISCV|i_Path|i_ALU|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~11_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~10_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~12_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~10_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~12_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~12_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~11_combout\);

-- Location: LCCOMB_X16_Y20_N6
\i_RISCV|i_Path|i_ALU|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~12_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[6]~245_combout\ & (\i_RISCV|i_Path|b[6]~40_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[6]~245_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[6]~40_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~12_combout\);

-- Location: LCFF_X16_Y20_N7
\i_RISCV|i_Path|alur_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux25~12_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(6));

-- Location: LCCOMB_X16_Y20_N30
\i_RISCV|i_Path|pc_in[6]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[6]~76_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(6))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datac => \i_RISCV|i_Path|alur_out\(6),
	datad => \i_RISCV|i_Path|i_ALU|Mux25~12_combout\,
	combout => \i_RISCV|i_Path|pc_in[6]~76_combout\);

-- Location: LCFF_X13_Y16_N21
\i_RISCV|i_Path|ir_out_m[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a3\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(3));

-- Location: LCCOMB_X13_Y16_N6
\i_RISCV|i_Control|Selector2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector2~1_combout\ = (!\i_RISCV|i_Control|Equal1~0_combout\ & ((\i_RISCV|i_Control|Selector2~0_combout\) # ((!\i_RISCV|i_Path|ir_out_m\(2) & \i_RISCV|i_Path|ir_out_m\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector2~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(2),
	datac => \i_RISCV|i_Path|ir_out_m\(3),
	datad => \i_RISCV|i_Control|Equal1~0_combout\,
	combout => \i_RISCV|i_Control|Selector2~1_combout\);

-- Location: LCCOMB_X13_Y15_N2
\i_RISCV|i_Control|Selector2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector2~2_combout\ = (\i_RISCV|i_Control|estado_act.Fetch~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\ & \i_RISCV|i_Control|Selector2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|Selector2~1_combout\,
	combout => \i_RISCV|i_Control|Selector2~2_combout\);

-- Location: LCFF_X13_Y15_N3
\i_RISCV|i_Control|estado_act.Decod\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector2~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Decod~regout\);

-- Location: LCFF_X13_Y15_N21
\i_RISCV|i_Path|pc_ir[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|pc_out\(5),
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|pc_ir\(5));

-- Location: LCCOMB_X13_Y15_N20
\i_RISCV|i_Path|a[5]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~246_combout\ = (\i_RISCV|i_Path|pc_ir\(5) & ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Jal~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datab => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datac => \i_RISCV|i_Path|pc_ir\(5),
	datad => \i_RISCV|i_Control|estado_act.Jal~regout\,
	combout => \i_RISCV|i_Path|a[5]~246_combout\);

-- Location: LCFF_X15_Y16_N5
\i_RISCV|i_Path|i_BancoReg|reg[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\);

-- Location: LCCOMB_X23_Y12_N0
\i_RISCV|i_Path|a[5]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~248_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(16),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[8][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[5]~248_combout\);

-- Location: LCCOMB_X15_Y16_N4
\i_RISCV|i_Path|a[5]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~249_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|a[5]~248_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\))) # (!\i_RISCV|i_Path|a[5]~248_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|a[5]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[10][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][5]~regout\,
	datad => \i_RISCV|i_Path|a[5]~248_combout\,
	combout => \i_RISCV|i_Path|a[5]~249_combout\);

-- Location: LCCOMB_X24_Y14_N24
\i_RISCV|i_Path|a[5]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~265_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\) # (\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (\i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\ & 
-- ((!\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[12][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[14][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(16),
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[5]~265_combout\);

-- Location: LCCOMB_X21_Y21_N14
\i_RISCV|i_Path|a[5]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~266_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[5]~265_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\))) # (!\i_RISCV|i_Path|a[5]~265_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[5]~265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[13][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[5]~265_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[15][5]~regout\,
	combout => \i_RISCV|i_Path|a[5]~266_combout\);

-- Location: LCFF_X18_Y19_N17
\i_RISCV|i_Path|i_BancoReg|reg[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\);

-- Location: LCFF_X24_Y17_N19
\i_RISCV|i_Path|i_BancoReg|reg[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\);

-- Location: LCCOMB_X25_Y19_N16
\i_RISCV|i_Path|i_BancoReg|reg[5][5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[5][5]~feeder_combout\ = \i_RISCV|i_Path|Mux26~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux26~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[5][5]~feeder_combout\);

-- Location: LCFF_X25_Y19_N17
\i_RISCV|i_Path|i_BancoReg|reg[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[5][5]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\);

-- Location: LCFF_X24_Y15_N29
\i_RISCV|i_Path|i_BancoReg|reg[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\);

-- Location: LCCOMB_X24_Y15_N28
\i_RISCV|i_Path|a[5]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~260_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(15))))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (((\i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[6][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(15),
	combout => \i_RISCV|i_Path|a[5]~260_combout\);

-- Location: LCCOMB_X25_Y19_N24
\i_RISCV|i_Path|a[5]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~261_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[5]~260_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\)) # (!\i_RISCV|i_Path|a[5]~260_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[5]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(15),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][5]~regout\,
	datad => \i_RISCV|i_Path|a[5]~260_combout\,
	combout => \i_RISCV|i_Path|a[5]~261_combout\);

-- Location: LCCOMB_X24_Y17_N18
\i_RISCV|i_Path|a[5]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~262_combout\ = (\i_RISCV|i_Path|a[9]~111_combout\ & (((\i_RISCV|i_Path|a[5]~261_combout\)) # (!\i_RISCV|i_Path|a[9]~110_combout\))) # (!\i_RISCV|i_Path|a[9]~111_combout\ & (\i_RISCV|i_Path|a[9]~110_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~111_combout\,
	datab => \i_RISCV|i_Path|a[9]~110_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[1][5]~regout\,
	datad => \i_RISCV|i_Path|a[5]~261_combout\,
	combout => \i_RISCV|i_Path|a[5]~262_combout\);

-- Location: LCCOMB_X24_Y17_N4
\i_RISCV|i_Path|a[5]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~263_combout\ = (\i_RISCV|i_Path|a[9]~113_combout\ & ((\i_RISCV|i_Path|a[5]~262_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\)) # (!\i_RISCV|i_Path|a[5]~262_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\))))) # 
-- (!\i_RISCV|i_Path|a[9]~113_combout\ & (((\i_RISCV|i_Path|a[5]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~113_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][5]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][5]~regout\,
	datad => \i_RISCV|i_Path|a[5]~262_combout\,
	combout => \i_RISCV|i_Path|a[5]~263_combout\);

-- Location: LCCOMB_X25_Y21_N20
\i_RISCV|i_Path|a[5]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~257_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[23][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[19][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[5]~257_combout\);

-- Location: LCCOMB_X25_Y21_N26
\i_RISCV|i_Path|a[5]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~258_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[5]~257_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\))) # (!\i_RISCV|i_Path|a[5]~257_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[5]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[27][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|a[5]~257_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[31][5]~regout\,
	combout => \i_RISCV|i_Path|a[5]~258_combout\);

-- Location: LCFF_X22_Y16_N11
\i_RISCV|i_Path|i_BancoReg|reg[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\);

-- Location: LCFF_X24_Y16_N9
\i_RISCV|i_Path|i_BancoReg|reg[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\);

-- Location: LCCOMB_X24_Y16_N8
\i_RISCV|i_Path|a[5]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~254_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|ir_out_m\(18))))) # (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|ir_out_m\(18) & (\i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[16][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(18),
	combout => \i_RISCV|i_Path|a[5]~254_combout\);

-- Location: LCCOMB_X22_Y16_N10
\i_RISCV|i_Path|a[5]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~255_combout\ = (\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|a[5]~254_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\))) # (!\i_RISCV|i_Path|a[5]~254_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & (((\i_RISCV|i_Path|a[5]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[20][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(17),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[28][5]~regout\,
	datad => \i_RISCV|i_Path|a[5]~254_combout\,
	combout => \i_RISCV|i_Path|a[5]~255_combout\);

-- Location: LCFF_X19_Y9_N7
\i_RISCV|i_Path|i_BancoReg|reg[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux26~9_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\);

-- Location: LCCOMB_X19_Y9_N6
\i_RISCV|i_Path|a[5]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~252_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|ir_out_m\(17))))) # (!\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|ir_out_m\(17) & (\i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(17) & ((\i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][5]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(18),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[18][5]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(17),
	combout => \i_RISCV|i_Path|a[5]~252_combout\);

-- Location: LCCOMB_X18_Y9_N12
\i_RISCV|i_Path|a[5]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~253_combout\ = (\i_RISCV|i_Path|ir_out_m\(18) & ((\i_RISCV|i_Path|a[5]~252_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\)) # (!\i_RISCV|i_Path|a[5]~252_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\))))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(18) & (((\i_RISCV|i_Path|a[5]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[30][5]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][5]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(18),
	datad => \i_RISCV|i_Path|a[5]~252_combout\,
	combout => \i_RISCV|i_Path|a[5]~253_combout\);

-- Location: LCCOMB_X24_Y20_N18
\i_RISCV|i_Path|a[5]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~256_combout\ = (\i_RISCV|i_Path|ir_out_m\(16) & ((\i_RISCV|i_Path|ir_out_m\(15)) # ((\i_RISCV|i_Path|a[5]~253_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(16) & (!\i_RISCV|i_Path|ir_out_m\(15) & (\i_RISCV|i_Path|a[5]~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(16),
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[5]~255_combout\,
	datad => \i_RISCV|i_Path|a[5]~253_combout\,
	combout => \i_RISCV|i_Path|a[5]~256_combout\);

-- Location: LCCOMB_X24_Y20_N8
\i_RISCV|i_Path|a[5]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~259_combout\ = (\i_RISCV|i_Path|ir_out_m\(15) & ((\i_RISCV|i_Path|a[5]~256_combout\ & ((\i_RISCV|i_Path|a[5]~258_combout\))) # (!\i_RISCV|i_Path|a[5]~256_combout\ & (\i_RISCV|i_Path|a[5]~251_combout\)))) # 
-- (!\i_RISCV|i_Path|ir_out_m\(15) & (((\i_RISCV|i_Path|a[5]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[5]~251_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(15),
	datac => \i_RISCV|i_Path|a[5]~258_combout\,
	datad => \i_RISCV|i_Path|a[5]~256_combout\,
	combout => \i_RISCV|i_Path|a[5]~259_combout\);

-- Location: LCCOMB_X24_Y17_N26
\i_RISCV|i_Path|a[5]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~264_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[9]~109_combout\)))) # (!\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[9]~109_combout\ & ((\i_RISCV|i_Path|a[5]~259_combout\))) # 
-- (!\i_RISCV|i_Path|a[9]~109_combout\ & (\i_RISCV|i_Path|a[5]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[5]~263_combout\,
	datac => \i_RISCV|i_Path|a[9]~109_combout\,
	datad => \i_RISCV|i_Path|a[5]~259_combout\,
	combout => \i_RISCV|i_Path|a[5]~264_combout\);

-- Location: LCCOMB_X24_Y17_N24
\i_RISCV|i_Path|a[5]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~267_combout\ = (\i_RISCV|i_Path|a[9]~118_combout\ & ((\i_RISCV|i_Path|a[5]~264_combout\ & ((\i_RISCV|i_Path|a[5]~266_combout\))) # (!\i_RISCV|i_Path|a[5]~264_combout\ & (\i_RISCV|i_Path|a[5]~249_combout\)))) # 
-- (!\i_RISCV|i_Path|a[9]~118_combout\ & (((\i_RISCV|i_Path|a[5]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[9]~118_combout\,
	datab => \i_RISCV|i_Path|a[5]~249_combout\,
	datac => \i_RISCV|i_Path|a[5]~266_combout\,
	datad => \i_RISCV|i_Path|a[5]~264_combout\,
	combout => \i_RISCV|i_Path|a[5]~267_combout\);

-- Location: LCCOMB_X24_Y17_N6
\i_RISCV|i_Path|a[5]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|a[5]~268_combout\ = (\i_RISCV|i_Path|a[5]~247_combout\) # ((\i_RISCV|i_Path|a[5]~246_combout\) # ((\i_RISCV|i_Path|a[5]~267_combout\ & \i_RISCV|i_Path|a[31]~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[5]~247_combout\,
	datab => \i_RISCV|i_Path|a[5]~246_combout\,
	datac => \i_RISCV|i_Path|a[5]~267_combout\,
	datad => \i_RISCV|i_Path|a[31]~98_combout\,
	combout => \i_RISCV|i_Path|a[5]~268_combout\);

-- Location: LCCOMB_X19_Y20_N12
\i_RISCV|i_Path|b[5]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[5]~41_combout\ = (\i_RISCV|i_Path|b[7]~37_combout\ & ((\i_RISCV|i_Path|ir_out_m\(25)) # ((\i_RISCV|i_Path|b[0]~38_combout\ & \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\)))) # (!\i_RISCV|i_Path|b[7]~37_combout\ & 
-- (\i_RISCV|i_Path|b[0]~38_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[7]~37_combout\,
	datab => \i_RISCV|i_Path|b[0]~38_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(25),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\,
	combout => \i_RISCV|i_Path|b[5]~41_combout\);

-- Location: LCCOMB_X19_Y20_N14
\i_RISCV|i_Path|i_ALU|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~0_combout\ = (\i_RISCV|i_Path|a[5]~268_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~3_combout\) # (!\i_RISCV|i_Path|b[5]~41_combout\))) # (!\i_RISCV|i_Path|a[5]~268_combout\ & ((\i_RISCV|i_Path|b[5]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datac => \i_RISCV|i_Path|a[5]~268_combout\,
	datad => \i_RISCV|i_Path|b[5]~41_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X20_Y20_N4
\i_RISCV|i_Path|i_ALU|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (((\i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\) # (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\ & ((!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~42_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~1_combout\);

-- Location: LCCOMB_X21_Y20_N14
\i_RISCV|i_Path|i_ALU|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\) # ((!\i_RISCV|i_Path|shamt[2]~3_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftLeft0~45_combout\,
	datab => \i_RISCV|i_Path|shamt[2]~3_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~48_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~2_combout\);

-- Location: LCCOMB_X21_Y20_N28
\i_RISCV|i_Path|i_ALU|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux26~2_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux26~2_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~42_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~3_combout\);

-- Location: LCCOMB_X20_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux26~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux26~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux26~3_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux26~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~62_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux26~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~4_combout\);

-- Location: LCCOMB_X20_Y20_N28
\i_RISCV|i_Path|i_ALU|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux26~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux26~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux26~4_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~60_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux26~1_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux26~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~5_combout\);

-- Location: LCCOMB_X19_Y20_N0
\i_RISCV|i_Path|i_ALU|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~6_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (\i_RISCV|i_Path|i_ALU|Mux26~0_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux26~5_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux26~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux26~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~6_combout\);

-- Location: LCCOMB_X19_Y20_N2
\i_RISCV|i_Path|i_ALU|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~7_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux26~6_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~10_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux26~6_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~10_combout\))))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~10_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux26~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~7_combout\);

-- Location: LCCOMB_X19_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux26~8_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|b[5]~41_combout\ & (\i_RISCV|i_Path|a[5]~268_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[5]~41_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|a[5]~268_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux26~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux26~8_combout\);

-- Location: LCFF_X19_Y20_N11
\i_RISCV|i_Path|alur_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux26~8_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(5));

-- Location: LCCOMB_X18_Y18_N14
\i_RISCV|i_Path|pc_in[5]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[5]~75_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(5))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Path|alur_out\(5),
	datad => \i_RISCV|i_Path|i_ALU|Mux26~8_combout\,
	combout => \i_RISCV|i_Path|pc_in[5]~75_combout\);

-- Location: LCFF_X15_Y18_N27
\i_RISCV|i_Path|ir_out_m[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a4\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(4));

-- Location: LCCOMB_X14_Y16_N4
\i_RISCV|i_Control|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector6~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(5) & (\i_RISCV|i_Path|ir_out_m\(4) & (\i_RISCV|i_Control|estado_act.Decod~regout\ & \i_RISCV|i_Control|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(5),
	datab => \i_RISCV|i_Path|ir_out_m\(4),
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|Equal1~1_combout\,
	combout => \i_RISCV|i_Control|Selector6~0_combout\);

-- Location: LCFF_X14_Y16_N5
\i_RISCV|i_Control|estado_act.Arit3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector6~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Arit3~regout\);

-- Location: LCCOMB_X14_Y16_N16
\i_RISCV|i_Control|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector17~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(12) & ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(12),
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|Selector17~0_combout\);

-- Location: LCCOMB_X14_Y21_N22
\i_RISCV|i_Path|i_ALU|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux25~0_combout\ = (\i_RISCV|i_Control|alu_op[2]~0_combout\ & (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Control|Selector16~0_combout\ & !\i_RISCV|i_Control|Selector15~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|alu_op[2]~0_combout\,
	datab => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Control|Selector16~0_combout\,
	datad => \i_RISCV|i_Control|Selector15~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\);

-- Location: LCFF_X19_Y21_N13
\i_RISCV|i_Path|ir_out_m[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a11\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(11));

-- Location: LCCOMB_X19_Y21_N26
\i_RISCV|i_Path|b[4]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[4]~43_combout\ = (\i_RISCV|i_Path|ir_out_m\(24) & (((\i_RISCV|i_Path|b[2]~42_combout\ & \i_RISCV|i_Path|ir_out_m\(11))) # (!\i_RISCV|i_Path|i_genInm|inm~2_combout\))) # (!\i_RISCV|i_Path|ir_out_m\(24) & (\i_RISCV|i_Path|b[2]~42_combout\ 
-- & ((\i_RISCV|i_Path|ir_out_m\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(24),
	datab => \i_RISCV|i_Path|b[2]~42_combout\,
	datac => \i_RISCV|i_Path|i_genInm|inm~2_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(11),
	combout => \i_RISCV|i_Path|b[4]~43_combout\);

-- Location: LCCOMB_X19_Y21_N16
\i_RISCV|i_Path|b[4]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|b[4]~44_combout\ = (!\i_RISCV|i_Control|estado_act.Fetch~regout\ & ((\i_RISCV|i_Control|WideOr9~combout\ & (\i_RISCV|i_Path|b[4]~43_combout\)) # (!\i_RISCV|i_Control|WideOr9~combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Path|b[4]~43_combout\,
	datac => \i_RISCV|i_Control|WideOr9~combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux59~19_combout\,
	combout => \i_RISCV|i_Path|b[4]~44_combout\);

-- Location: LCCOMB_X20_Y18_N20
\i_RISCV|i_Path|i_ALU|or_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|or_out\(4) = (\i_RISCV|i_Path|b[4]~44_combout\) # (\i_RISCV|i_Path|a[4]~222_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[4]~44_combout\,
	datad => \i_RISCV|i_Path|a[4]~222_combout\,
	combout => \i_RISCV|i_Path|i_ALU|or_out\(4));

-- Location: LCCOMB_X21_Y19_N14
\i_RISCV|i_Path|i_ALU|xor_out[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(4) = \i_RISCV|i_Path|b[4]~44_combout\ $ (\i_RISCV|i_Path|a[4]~222_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[4]~44_combout\,
	datad => \i_RISCV|i_Path|a[4]~222_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(4));

-- Location: LCCOMB_X21_Y19_N4
\i_RISCV|i_Path|i_ALU|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~0_combout\ = (\i_RISCV|i_Path|i_ALU|Mux16~13_combout\ & \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux16~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftLeft0~44_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X21_Y19_N26
\i_RISCV|i_Path|i_ALU|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~1_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux27~0_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux27~0_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~40_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~1_combout\);

-- Location: LCCOMB_X21_Y19_N12
\i_RISCV|i_Path|i_ALU|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~2_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux27~1_combout\ & ((\i_RISCV|i_Path|i_ALU|xor_out\(4)))) # (!\i_RISCV|i_Path|i_ALU|Mux27~1_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~58_combout\,
	datac => \i_RISCV|i_Path|i_ALU|xor_out\(4),
	datad => \i_RISCV|i_Path|i_ALU|Mux27~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~2_combout\);

-- Location: LCCOMB_X20_Y18_N12
\i_RISCV|i_Path|i_ALU|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~3_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux25~1_combout\) # ((\i_RISCV|i_Path|i_ALU|Mux27~2_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~2_combout\ & 
-- (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~2_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux27~2_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~3_combout\);

-- Location: LCCOMB_X20_Y18_N22
\i_RISCV|i_Path|i_ALU|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~4_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux27~3_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux27~3_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight0~10_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight0~59_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux27~3_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~4_combout\);

-- Location: LCCOMB_X20_Y18_N28
\i_RISCV|i_Path|i_ALU|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~5_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux25~4_combout\ & (\i_RISCV|i_Path|i_ALU|or_out\(4)))) # (!\i_RISCV|i_Path|i_ALU|Mux25~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~4_combout\)) # 
-- (!\i_RISCV|i_Path|i_ALU|Mux25~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux25~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|or_out\(4),
	datad => \i_RISCV|i_Path|i_ALU|Mux27~4_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~5_combout\);

-- Location: LCCOMB_X20_Y18_N18
\i_RISCV|i_Path|i_ALU|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~6_combout\ = (\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux27~5_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add0~8_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux27~5_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~8_combout\)))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~1_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~8_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux27~5_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~6_combout\);

-- Location: LCCOMB_X20_Y18_N14
\i_RISCV|i_Path|i_ALU|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux27~7_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\ & (\i_RISCV|i_Path|b[4]~44_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[4]~222_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[4]~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux27~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux27~7_combout\);

-- Location: LCFF_X20_Y18_N15
\i_RISCV|i_Path|alur_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_ALU|Mux27~7_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|alur_out\(4));

-- Location: LCCOMB_X20_Y18_N24
\i_RISCV|i_Path|pc_in[4]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[4]~48_combout\ = (\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\ & (\i_RISCV|i_Path|b[4]~44_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux25~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[4]~222_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux25~0_combout\,
	datac => \i_RISCV|i_Path|b[4]~44_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux27~6_combout\,
	combout => \i_RISCV|i_Path|pc_in[4]~48_combout\);

-- Location: LCCOMB_X20_Y18_N2
\i_RISCV|i_Path|pc_in[4]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[4]~74_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(4))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- ((\i_RISCV|i_Path|pc_in[4]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Path|alur_out\(4),
	datac => \i_RISCV|i_Path|pc_in[4]~48_combout\,
	datad => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	combout => \i_RISCV|i_Path|pc_in[4]~74_combout\);

-- Location: LCFF_X14_Y16_N23
\i_RISCV|i_Path|ir_out_m[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a13\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(13));

-- Location: LCCOMB_X14_Y16_N30
\i_RISCV|i_Control|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector16~0_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\) # ((\i_RISCV|i_Path|ir_out_m\(13) & ((\i_RISCV|i_Control|estado_act.Arit3~regout\) # (\i_RISCV|i_Control|estado_act.Inm3~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(13),
	datac => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|Selector16~0_combout\);

-- Location: LCCOMB_X18_Y24_N20
\i_RISCV|i_Path|i_ALU|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~7_combout\ = (\i_RISCV|i_Control|Selector17~0_combout\ & (\i_RISCV|i_Path|b[3]~46_combout\ & \i_RISCV|i_Path|a[3]~149_combout\)) # (!\i_RISCV|i_Control|Selector17~0_combout\ & ((\i_RISCV|i_Path|b[3]~46_combout\) # 
-- (\i_RISCV|i_Path|a[3]~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|Selector17~0_combout\,
	datac => \i_RISCV|i_Path|b[3]~46_combout\,
	datad => \i_RISCV|i_Path|a[3]~149_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~7_combout\);

-- Location: LCCOMB_X23_Y21_N30
\i_RISCV|i_Path|i_ALU|ShiftRight1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\ = (\i_RISCV|i_Path|shamt[0]~1_combout\ & (\i_RISCV|i_Path|a[4]~222_combout\)) # (!\i_RISCV|i_Path|shamt[0]~1_combout\ & ((\i_RISCV|i_Path|a[3]~149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|a[4]~222_combout\,
	datac => \i_RISCV|i_Path|a[3]~149_combout\,
	datad => \i_RISCV|i_Path|shamt[0]~1_combout\,
	combout => \i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\);

-- Location: LCCOMB_X15_Y20_N8
\i_RISCV|i_Path|i_ALU|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~12_combout\ = (\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\))) # (!\i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux28~6_combout\) # (\i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	datab => \i_RISCV|i_Path|i_ALU|ShiftRight1~24_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight1~36_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~12_combout\);

-- Location: LCCOMB_X15_Y20_N14
\i_RISCV|i_Path|i_ALU|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~13_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~12_combout\ & ((\i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~12_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~6_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|ShiftRight1~25_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~6_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~56_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~13_combout\);

-- Location: LCCOMB_X18_Y24_N10
\i_RISCV|i_Path|i_ALU|xor_out[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|xor_out\(3) = \i_RISCV|i_Path|b[3]~46_combout\ $ (\i_RISCV|i_Path|a[3]~149_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Path|b[3]~46_combout\,
	datad => \i_RISCV|i_Path|a[3]~149_combout\,
	combout => \i_RISCV|i_Path|i_ALU|xor_out\(3));

-- Location: LCCOMB_X18_Y20_N30
\i_RISCV|i_Path|i_ALU|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~8_combout\ = (!\i_RISCV|i_Path|shamt[4]~4_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\ & \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|shamt[4]~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftLeft0~10_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~37_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~8_combout\);

-- Location: LCCOMB_X18_Y20_N8
\i_RISCV|i_Path|i_ALU|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~9_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & (\i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux28~8_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~4_combout\ & (!\i_RISCV|i_Path|i_ALU|Mux28~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~4_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~5_combout\,
	datac => \i_RISCV|i_Path|i_ALU|ShiftRight1~35_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~8_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~9_combout\);

-- Location: LCCOMB_X18_Y20_N22
\i_RISCV|i_Path|i_ALU|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~10_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~9_combout\ & (\i_RISCV|i_Path|i_ALU|xor_out\(3))) # (!\i_RISCV|i_Path|i_ALU|Mux28~9_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\))))) # (!\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Path|i_ALU|xor_out\(3),
	datac => \i_RISCV|i_Path|i_ALU|Mux28~9_combout\,
	datad => \i_RISCV|i_Path|i_ALU|ShiftRight0~55_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~10_combout\);

-- Location: LCCOMB_X15_Y20_N10
\i_RISCV|i_Path|i_ALU|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~11_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~1_combout\)) # (!\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & 
-- ((\i_RISCV|i_Path|i_ALU|Mux28~10_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~1_combout\ & (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Mux28~1_combout\,
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~6_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~11_combout\);

-- Location: LCCOMB_X15_Y20_N12
\i_RISCV|i_Path|i_ALU|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~14_combout\ = (\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~11_combout\ & ((\i_RISCV|i_Path|i_ALU|Mux28~13_combout\))) # (!\i_RISCV|i_Path|i_ALU|Mux28~11_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add1~6_combout\)))) # (!\i_RISCV|i_Path|i_ALU|Mux28~3_combout\ & (((\i_RISCV|i_Path|i_ALU|Mux28~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~6_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~14_combout\);

-- Location: LCCOMB_X18_Y18_N30
\i_RISCV|i_Path|i_ALU|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Mux28~15_combout\ = (\i_RISCV|i_Control|Selector16~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~0_combout\ & (\i_RISCV|i_Path|i_ALU|Mux28~7_combout\))) # (!\i_RISCV|i_Control|Selector16~0_combout\ & 
-- (((\i_RISCV|i_Path|i_ALU|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Mux28~0_combout\,
	datab => \i_RISCV|i_Control|Selector16~0_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux28~7_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~14_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Mux28~15_combout\);

-- Location: LCCOMB_X18_Y18_N20
\i_RISCV|i_Path|pc_in[3]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[3]~73_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Path|alur_out\(3))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- \i_RISCV|i_Path|i_ALU|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|alur_out\(3),
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datad => \i_RISCV|i_Path|i_ALU|Mux28~15_combout\,
	combout => \i_RISCV|i_Path|pc_in[3]~73_combout\);

-- Location: LCFF_X13_Y16_N9
\i_RISCV|i_Path|ir_out_m[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a2~portadataout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(2));

-- Location: LCCOMB_X13_Y16_N30
\i_RISCV|i_Control|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector7~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(3) & (\i_RISCV|i_Path|ir_out_m\(6) & (!\i_RISCV|i_Path|ir_out_m\(2) & \i_RISCV|i_Control|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(3),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Path|ir_out_m\(2),
	datad => \i_RISCV|i_Control|Selector13~3_combout\,
	combout => \i_RISCV|i_Control|Selector7~0_combout\);

-- Location: LCFF_X13_Y16_N31
\i_RISCV|i_Control|estado_act.SalCond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector7~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.SalCond~regout\);

-- Location: LCCOMB_X18_Y21_N10
\i_RISCV|i_Path|pc_in[2]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|pc_in[2]~72_combout\ = (\i_RISCV|i_Control|estado_act.SalCond~regout\ & (((\i_RISCV|i_Path|alur_out\(2))))) # (!\i_RISCV|i_Control|estado_act.SalCond~regout\ & (\i_RISCV|i_Control|estado_act.Reset~regout\ & 
-- (\i_RISCV|i_Path|i_ALU|Mux29~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Reset~regout\,
	datab => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datac => \i_RISCV|i_Path|i_ALU|Mux29~8_combout\,
	datad => \i_RISCV|i_Path|alur_out\(2),
	combout => \i_RISCV|i_Path|pc_in[2]~72_combout\);

-- Location: LCFF_X13_Y16_N15
\i_RISCV|i_Path|ir_out_m[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a6\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(6));

-- Location: LCCOMB_X13_Y16_N16
\i_RISCV|i_Control|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector3~0_combout\ = (!\i_RISCV|i_Path|ir_out_m\(3) & (!\i_RISCV|i_Path|ir_out_m\(6) & (\i_RISCV|i_Path|ir_out_m\(2) & \i_RISCV|i_Control|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(3),
	datab => \i_RISCV|i_Path|ir_out_m\(6),
	datac => \i_RISCV|i_Path|ir_out_m\(2),
	datad => \i_RISCV|i_Control|Selector13~3_combout\,
	combout => \i_RISCV|i_Control|Selector3~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\i_RISCV|i_Control|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|Selector5~0_combout\ = (\i_RISCV|i_Control|Selector3~0_combout\ & !\i_RISCV|i_Path|ir_out_m\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_RISCV|i_Control|Selector3~0_combout\,
	datad => \i_RISCV|i_Path|ir_out_m\(5),
	combout => \i_RISCV|i_Control|Selector5~0_combout\);

-- Location: LCFF_X13_Y15_N13
\i_RISCV|i_Control|estado_act.auipc3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|Selector5~0_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.auipc3~regout\);

-- Location: LCCOMB_X14_Y16_N26
\i_RISCV|i_Control|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr1~0_combout\ = (\i_RISCV|i_Control|estado_act.lwsw3~regout\) # ((\i_RISCV|i_Control|estado_act.auipc3~regout\) # ((\i_RISCV|i_Control|estado_act.Decod~regout\) # (\i_RISCV|i_Control|estado_act.Fetch~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lwsw3~regout\,
	datab => \i_RISCV|i_Control|estado_act.auipc3~regout\,
	datac => \i_RISCV|i_Control|estado_act.Decod~regout\,
	datad => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	combout => \i_RISCV|i_Control|WideOr1~0_combout\);

-- Location: LCCOMB_X14_Y16_N18
\i_RISCV|i_Control|WideOr1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Control|WideOr1~1_combout\ = (!\i_RISCV|i_Control|estado_act.lw4~regout\ & (!\i_RISCV|i_Control|WideOr1~0_combout\ & (!\i_RISCV|i_Control|estado_act.Arit3~regout\ & !\i_RISCV|i_Control|estado_act.Inm3~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.lw4~regout\,
	datab => \i_RISCV|i_Control|WideOr1~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.Arit3~regout\,
	datad => \i_RISCV|i_Control|estado_act.Inm3~regout\,
	combout => \i_RISCV|i_Control|WideOr1~1_combout\);

-- Location: LCFF_X14_Y16_N19
\i_RISCV|i_Control|estado_act.Fetch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Control|WideOr1~1_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Control|estado_act.Fetch~regout\);

-- Location: LCCOMB_X16_Y18_N26
\i_RISCV|i_Path|en_pc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|en_pc~0_combout\ = (\i_RISCV|i_Control|estado_act.Jal~regout\) # ((\i_RISCV|i_Control|estado_act.Fetch~regout\) # ((\i_RISCV|i_Control|estado_act.Jalr~regout\) # (!\i_RISCV|i_Control|estado_act.Reset~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Jal~regout\,
	datab => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datac => \i_RISCV|i_Control|estado_act.Jalr~regout\,
	datad => \i_RISCV|i_Control|estado_act.Reset~regout\,
	combout => \i_RISCV|i_Path|en_pc~0_combout\);

-- Location: LCCOMB_X20_Y12_N4
\i_RISCV|i_Path|i_ALU|Equal2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~19_combout\ = (\i_RISCV|i_Path|b[16]~18_combout\ & (\i_RISCV|i_Path|a[16]~315_combout\ & (\i_RISCV|i_Path|b[15]~20_combout\ $ (!\i_RISCV|i_Path|a[15]~868_combout\)))) # (!\i_RISCV|i_Path|b[16]~18_combout\ & 
-- (!\i_RISCV|i_Path|a[16]~315_combout\ & (\i_RISCV|i_Path|b[15]~20_combout\ $ (!\i_RISCV|i_Path|a[15]~868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[16]~18_combout\,
	datab => \i_RISCV|i_Path|b[15]~20_combout\,
	datac => \i_RISCV|i_Path|a[16]~315_combout\,
	datad => \i_RISCV|i_Path|a[15]~868_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~19_combout\);

-- Location: LCCOMB_X18_Y14_N20
\i_RISCV|i_Path|i_ALU|Equal2~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~21_combout\ = (\i_RISCV|i_Path|a[19]~388_combout\ & (\i_RISCV|i_Path|b[19]~12_combout\ & (\i_RISCV|i_Path|b[26]~4_combout\ $ (!\i_RISCV|i_Path|a[26]~653_combout\)))) # (!\i_RISCV|i_Path|a[19]~388_combout\ & 
-- (!\i_RISCV|i_Path|b[19]~12_combout\ & (\i_RISCV|i_Path|b[26]~4_combout\ $ (!\i_RISCV|i_Path|a[26]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[19]~388_combout\,
	datab => \i_RISCV|i_Path|b[26]~4_combout\,
	datac => \i_RISCV|i_Path|b[19]~12_combout\,
	datad => \i_RISCV|i_Path|a[26]~653_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~21_combout\);

-- Location: LCCOMB_X16_Y15_N30
\i_RISCV|i_Path|i_ALU|Equal2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~22_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~20_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~19_combout\ & \i_RISCV|i_Path|i_ALU|Equal2~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Equal2~20_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~19_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~21_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~22_combout\);

-- Location: LCCOMB_X19_Y20_N8
\i_RISCV|i_Path|i_ALU|Equal2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~12_combout\ = (\i_RISCV|i_Path|b[6]~40_combout\ & (\i_RISCV|i_Path|a[6]~244_combout\ & (\i_RISCV|i_Path|a[5]~267_combout\ $ (!\i_RISCV|i_Path|b[5]~41_combout\)))) # (!\i_RISCV|i_Path|b[6]~40_combout\ & 
-- (!\i_RISCV|i_Path|a[6]~244_combout\ & (\i_RISCV|i_Path|a[5]~267_combout\ $ (!\i_RISCV|i_Path|b[5]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[6]~40_combout\,
	datab => \i_RISCV|i_Path|a[5]~267_combout\,
	datac => \i_RISCV|i_Path|a[6]~244_combout\,
	datad => \i_RISCV|i_Path|b[5]~41_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~12_combout\);

-- Location: LCCOMB_X15_Y20_N6
\i_RISCV|i_Path|i_ALU|Equal2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~24_combout\ = \i_RISCV|i_Path|a[0]~173_combout\ $ (((!\i_RISCV|i_Control|estado_act.Fetch~regout\ & (!\i_RISCV|i_Control|WideOr9~combout\ & \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	datab => \i_RISCV|i_Control|WideOr9~combout\,
	datac => \i_RISCV|i_Path|a[0]~173_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~24_combout\);

-- Location: LCCOMB_X15_Y15_N4
\i_RISCV|i_Path|i_ALU|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~8_combout\ = (\i_RISCV|i_Path|a[27]~676_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\ $ (!\i_RISCV|i_Path|a[28]~555_combout\)))) # (!\i_RISCV|i_Path|a[27]~676_combout\ 
-- & (!\i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\ $ (!\i_RISCV|i_Path|a[28]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[27]~676_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux35~19_combout\,
	datac => \i_RISCV|i_Path|a[28]~555_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux36~19_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~8_combout\);

-- Location: LCCOMB_X14_Y15_N8
\i_RISCV|i_Path|i_ALU|Equal2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~9_combout\ = (\i_RISCV|i_Path|a[29]~580_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\ $ (!\i_RISCV|i_Path|a[30]~507_combout\)))) # (!\i_RISCV|i_Path|a[29]~580_combout\ 
-- & (!\i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\ $ (!\i_RISCV|i_Path|a[30]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[29]~580_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux33~19_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux34~19_combout\,
	datad => \i_RISCV|i_Path|a[30]~507_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~9_combout\);

-- Location: LCCOMB_X15_Y15_N26
\i_RISCV|i_Path|i_ALU|Equal2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~10_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~8_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~9_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\ $ (!\i_RISCV|i_Path|a[31]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux32~19_combout\,
	datab => \i_RISCV|i_Path|a[31]~532_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~8_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~9_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~10_combout\);

-- Location: LCCOMB_X15_Y15_N24
\i_RISCV|i_Path|i_ALU|Equal2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~11_combout\ = (!\i_RISCV|i_Path|i_ALU|Equal2~24_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~10_combout\ & (\i_RISCV|i_Path|b[3]~46_combout\ $ (!\i_RISCV|i_Path|a[3]~148_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[3]~46_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Equal2~24_combout\,
	datac => \i_RISCV|i_Path|a[3]~148_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~11_combout\);

-- Location: LCCOMB_X16_Y15_N8
\i_RISCV|i_Path|i_ALU|Equal2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~13_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~12_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~11_combout\ & (\i_RISCV|i_Path|b[4]~44_combout\ $ (!\i_RISCV|i_Path|a[4]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[4]~44_combout\,
	datab => \i_RISCV|i_Path|a[4]~221_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~12_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~11_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~13_combout\);

-- Location: LCCOMB_X15_Y14_N22
\i_RISCV|i_Path|i_ALU|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~4_combout\ = (\i_RISCV|i_Path|b[21]~9_combout\ & (\i_RISCV|i_Path|a[21]~461_combout\ & (\i_RISCV|i_Path|a[20]~413_combout\ $ (!\i_RISCV|i_Path|b[20]~10_combout\)))) # (!\i_RISCV|i_Path|b[21]~9_combout\ & 
-- (!\i_RISCV|i_Path|a[21]~461_combout\ & (\i_RISCV|i_Path|a[20]~413_combout\ $ (!\i_RISCV|i_Path|b[20]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|b[21]~9_combout\,
	datab => \i_RISCV|i_Path|a[21]~461_combout\,
	datac => \i_RISCV|i_Path|a[20]~413_combout\,
	datad => \i_RISCV|i_Path|b[20]~10_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~4_combout\);

-- Location: LCCOMB_X15_Y14_N8
\i_RISCV|i_Path|i_ALU|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~5_combout\ = (\i_RISCV|i_Path|a[22]~438_combout\ & (\i_RISCV|i_Path|b[22]~8_combout\ & (\i_RISCV|i_Path|b[23]~7_combout\ $ (!\i_RISCV|i_Path|a[23]~484_combout\)))) # (!\i_RISCV|i_Path|a[22]~438_combout\ & 
-- (!\i_RISCV|i_Path|b[22]~8_combout\ & (\i_RISCV|i_Path|b[23]~7_combout\ $ (!\i_RISCV|i_Path|a[23]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[22]~438_combout\,
	datab => \i_RISCV|i_Path|b[22]~8_combout\,
	datac => \i_RISCV|i_Path|b[23]~7_combout\,
	datad => \i_RISCV|i_Path|a[23]~484_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~5_combout\);

-- Location: LCCOMB_X15_Y12_N22
\i_RISCV|i_Path|i_ALU|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~6_combout\ = (\i_RISCV|i_Path|a[25]~628_combout\ & (\i_RISCV|i_Path|b[25]~5_combout\ & (\i_RISCV|i_Path|a[24]~605_combout\ $ (!\i_RISCV|i_Path|b[24]~6_combout\)))) # (!\i_RISCV|i_Path|a[25]~628_combout\ & 
-- (!\i_RISCV|i_Path|b[25]~5_combout\ & (\i_RISCV|i_Path|a[24]~605_combout\ $ (!\i_RISCV|i_Path|b[24]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|a[25]~628_combout\,
	datab => \i_RISCV|i_Path|a[24]~605_combout\,
	datac => \i_RISCV|i_Path|b[25]~5_combout\,
	datad => \i_RISCV|i_Path|b[24]~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~6_combout\);

-- Location: LCCOMB_X15_Y14_N2
\i_RISCV|i_Path|i_ALU|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~7_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~3_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~4_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~5_combout\ & \i_RISCV|i_Path|i_ALU|Equal2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Equal2~3_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Equal2~4_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~5_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~6_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~7_combout\);

-- Location: LCCOMB_X16_Y15_N20
\i_RISCV|i_Path|i_ALU|Equal2~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_ALU|Equal2~23_combout\ = (\i_RISCV|i_Path|i_ALU|Equal2~18_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~22_combout\ & (\i_RISCV|i_Path|i_ALU|Equal2~13_combout\ & \i_RISCV|i_Path|i_ALU|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|Equal2~18_combout\,
	datab => \i_RISCV|i_Path|i_ALU|Equal2~22_combout\,
	datac => \i_RISCV|i_Path|i_ALU|Equal2~13_combout\,
	datad => \i_RISCV|i_Path|i_ALU|Equal2~7_combout\,
	combout => \i_RISCV|i_Path|i_ALU|Equal2~23_combout\);

-- Location: LCCOMB_X16_Y18_N12
\i_RISCV|i_Path|en_pc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|en_pc~1_combout\ = \i_RISCV|i_Path|ir_out_m\(12) $ (((\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & ((\i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\))) # (!\i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\ & 
-- (\i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_ALU|i1_sr|Equal0~0_combout\,
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Path|i_ALU|i1_sr|Add0~64_combout\,
	datad => \i_RISCV|i_Path|i_ALU|i1_sr|Add1~64_combout\,
	combout => \i_RISCV|i_Path|en_pc~1_combout\);

-- Location: LCCOMB_X16_Y18_N30
\i_RISCV|i_Path|en_pc~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|en_pc~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(14) & (((\i_RISCV|i_Path|en_pc~1_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(14) & (\i_RISCV|i_Path|ir_out_m\(12) $ ((\i_RISCV|i_Path|i_ALU|Equal2~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(14),
	datab => \i_RISCV|i_Path|ir_out_m\(12),
	datac => \i_RISCV|i_Path|i_ALU|Equal2~23_combout\,
	datad => \i_RISCV|i_Path|en_pc~1_combout\,
	combout => \i_RISCV|i_Path|en_pc~2_combout\);

-- Location: LCCOMB_X16_Y18_N0
\i_RISCV|i_Path|en_pc~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|en_pc~3_combout\ = (\i_RISCV|i_Path|en_pc~0_combout\) # ((\i_RISCV|i_Control|estado_act.SalCond~regout\ & \i_RISCV|i_Path|en_pc~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_RISCV|i_Path|en_pc~0_combout\,
	datac => \i_RISCV|i_Control|estado_act.SalCond~regout\,
	datad => \i_RISCV|i_Path|en_pc~2_combout\,
	combout => \i_RISCV|i_Path|en_pc~3_combout\);

-- Location: LCCOMB_X23_Y15_N16
\i_RISCV|i_Path|ir_out_m[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|ir_out_m[21]~feeder_combout\ = \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_ROM|memory_rtl_0|auto_generated|ram_block1a21\,
	combout => \i_RISCV|i_Path|ir_out_m[21]~feeder_combout\);

-- Location: LCFF_X23_Y15_N17
\i_RISCV|i_Path|ir_out_m[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|ir_out_m[21]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Control|estado_act.Fetch~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|ir_out_m\(21));

-- Location: LCCOMB_X30_Y16_N6
\i_RISCV|i_Path|i_BancoReg|reg[11][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[11][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[11][0]~feeder_combout\);

-- Location: LCFF_X30_Y16_N7
\i_RISCV|i_Path|i_BancoReg|reg[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[11][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\);

-- Location: LCCOMB_X26_Y17_N12
\i_RISCV|i_Path|i_BancoReg|Mux63~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|ir_out_m\(20) & (\i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[9][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[8][0]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\);

-- Location: LCCOMB_X26_Y17_N14
\i_RISCV|i_Path|i_BancoReg|Mux63~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~1_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[10][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(21),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[11][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~0_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~1_combout\);

-- Location: LCCOMB_X26_Y20_N30
\i_RISCV|i_Path|i_BancoReg|Mux63~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(20))))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[14][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[12][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(21),
	datad => \i_RISCV|i_Path|ir_out_m\(20),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\);

-- Location: LCCOMB_X25_Y20_N8
\i_RISCV|i_Path|i_BancoReg|Mux63~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~18_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[15][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[13][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~17_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~18_combout\);

-- Location: LCFF_X24_Y17_N9
\i_RISCV|i_Path|i_BancoReg|reg[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\);

-- Location: LCCOMB_X24_Y17_N2
\i_RISCV|i_Path|i_BancoReg|reg[1][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[1][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[1][0]~feeder_combout\);

-- Location: LCFF_X24_Y17_N3
\i_RISCV|i_Path|i_BancoReg|reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[1][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\);

-- Location: LCFF_X25_Y15_N17
\i_RISCV|i_Path|i_BancoReg|reg[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\);

-- Location: LCCOMB_X25_Y15_N30
\i_RISCV|i_Path|i_BancoReg|Mux63~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|ir_out_m\(21))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\)) # 
-- (!\i_RISCV|i_Path|ir_out_m\(21) & ((\i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[6][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(20),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[4][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(21),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\);

-- Location: LCCOMB_X25_Y15_N16
\i_RISCV|i_Path|i_BancoReg|Mux63~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~13_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[7][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[5][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~12_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~13_combout\);

-- Location: LCCOMB_X24_Y17_N12
\i_RISCV|i_Path|i_BancoReg|Mux63~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux63~13_combout\) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~4_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[1][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux63~13_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux54~3_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\);

-- Location: LCCOMB_X24_Y17_N8
\i_RISCV|i_Path|i_BancoReg|Mux63~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~15_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\))))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~2_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[3][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[2][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~14_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~15_combout\);

-- Location: LCCOMB_X27_Y18_N20
\i_RISCV|i_Path|i_BancoReg|Mux63~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|ir_out_m\(23)) # ((\i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (!\i_RISCV|i_Path|ir_out_m\(23) & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(22),
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[19][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|reg[23][0]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\);

-- Location: LCCOMB_X27_Y17_N18
\i_RISCV|i_Path|i_BancoReg|Mux63~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~10_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[31][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[27][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~9_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~10_combout\);

-- Location: LCFF_X23_Y17_N29
\i_RISCV|i_Path|i_BancoReg|reg[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\);

-- Location: LCFF_X23_Y17_N15
\i_RISCV|i_Path|i_BancoReg|reg[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\);

-- Location: LCCOMB_X23_Y17_N14
\i_RISCV|i_Path|i_BancoReg|Mux63~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[25][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[17][0]~regout\,
	datad => \i_RISCV|i_Path|ir_out_m\(22),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\);

-- Location: LCCOMB_X27_Y21_N0
\i_RISCV|i_Path|i_BancoReg|Mux63~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~3_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[21][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[29][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~3_combout\);

-- Location: LCFF_X22_Y16_N1
\i_RISCV|i_Path|i_BancoReg|reg[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\);

-- Location: LCCOMB_X23_Y15_N6
\i_RISCV|i_Path|i_BancoReg|Mux63~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(22))))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((!\i_RISCV|i_Path|ir_out_m\(22) & 
-- \i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[24][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(23),
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|i_BancoReg|reg[16][0]~regout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\);

-- Location: LCCOMB_X22_Y16_N0
\i_RISCV|i_Path|i_BancoReg|Mux63~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~7_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\ & (\i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[28][0]~regout\,
	datab => \i_RISCV|i_Path|ir_out_m\(22),
	datac => \i_RISCV|i_Path|i_BancoReg|reg[20][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~6_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~7_combout\);

-- Location: LCCOMB_X24_Y19_N8
\i_RISCV|i_Path|i_BancoReg|reg[26][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[26][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[26][0]~feeder_combout\);

-- Location: LCFF_X24_Y19_N9
\i_RISCV|i_Path|i_BancoReg|reg[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[26][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\);

-- Location: LCFF_X23_Y20_N15
\i_RISCV|i_Path|i_BancoReg|reg[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|Mux31~2_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\);

-- Location: LCCOMB_X24_Y19_N18
\i_RISCV|i_Path|i_BancoReg|reg[18][0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|reg[18][0]~feeder_combout\ = \i_RISCV|i_Path|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|Mux31~2_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|reg[18][0]~feeder_combout\);

-- Location: LCFF_X24_Y19_N19
\i_RISCV|i_Path|i_BancoReg|reg[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|reg[18][0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RISCV|i_Path|i_BancoReg|Equal0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\);

-- Location: LCCOMB_X24_Y19_N12
\i_RISCV|i_Path|i_BancoReg|Mux63~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\ = (\i_RISCV|i_Path|ir_out_m\(22) & ((\i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\) # ((\i_RISCV|i_Path|ir_out_m\(23))))) # (!\i_RISCV|i_Path|ir_out_m\(22) & (((\i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\ & 
-- !\i_RISCV|i_Path|ir_out_m\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|reg[22][0]~regout\,
	datab => \i_RISCV|i_Path|i_BancoReg|reg[18][0]~regout\,
	datac => \i_RISCV|i_Path|ir_out_m\(22),
	datad => \i_RISCV|i_Path|ir_out_m\(23),
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\);

-- Location: LCCOMB_X24_Y19_N26
\i_RISCV|i_Path|i_BancoReg|Mux63~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~5_combout\ = (\i_RISCV|i_Path|ir_out_m\(23) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\ & ((\i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\)))) # (!\i_RISCV|i_Path|ir_out_m\(23) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(23),
	datab => \i_RISCV|i_Path|i_BancoReg|reg[26][0]~regout\,
	datac => \i_RISCV|i_Path|i_BancoReg|reg[30][0]~regout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~4_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~5_combout\);

-- Location: LCCOMB_X23_Y17_N12
\i_RISCV|i_Path|i_BancoReg|Mux63~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\ = (\i_RISCV|i_Path|ir_out_m\(21) & (((\i_RISCV|i_Path|ir_out_m\(20)) # (\i_RISCV|i_Path|i_BancoReg|Mux63~5_combout\)))) # (!\i_RISCV|i_Path|ir_out_m\(21) & (\i_RISCV|i_Path|i_BancoReg|Mux63~7_combout\ & 
-- (!\i_RISCV|i_Path|ir_out_m\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(21),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux63~7_combout\,
	datac => \i_RISCV|i_Path|ir_out_m\(20),
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~5_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\);

-- Location: LCCOMB_X23_Y17_N10
\i_RISCV|i_Path|i_BancoReg|Mux63~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~11_combout\ = (\i_RISCV|i_Path|ir_out_m\(20) & ((\i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux63~10_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux63~3_combout\))))) # (!\i_RISCV|i_Path|ir_out_m\(20) & (((\i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|ir_out_m\(20),
	datab => \i_RISCV|i_Path|i_BancoReg|Mux63~10_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux63~3_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~8_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~11_combout\);

-- Location: LCCOMB_X23_Y17_N24
\i_RISCV|i_Path|i_BancoReg|Mux63~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\)) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & 
-- ((\i_RISCV|i_Path|i_BancoReg|Mux63~11_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\ & (\i_RISCV|i_Path|i_BancoReg|Mux63~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux54~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux63~15_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~11_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\);

-- Location: LCCOMB_X22_Y17_N26
\i_RISCV|i_Path|i_BancoReg|Mux63~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\ = (\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\ & ((\i_RISCV|i_Path|i_BancoReg|Mux63~18_combout\))) # (!\i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\ & 
-- (\i_RISCV|i_Path|i_BancoReg|Mux63~1_combout\)))) # (!\i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\ & (((\i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_RISCV|i_Path|i_BancoReg|Mux54~0_combout\,
	datab => \i_RISCV|i_Path|i_BancoReg|Mux63~1_combout\,
	datac => \i_RISCV|i_Path|i_BancoReg|Mux63~18_combout\,
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~16_combout\,
	combout => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\);

-- Location: LCCOMB_X22_Y17_N24
\dout_PSP[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \dout_PSP[0]~feeder_combout\ = \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \i_RISCV|i_Path|i_BancoReg|Mux63~19_combout\,
	combout => \dout_PSP[0]~feeder_combout\);

-- Location: LCFF_X22_Y17_N25
\dout_PSP[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \dout_PSP[0]~feeder_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(0));

-- Location: LCFF_X22_Y17_N19
\dout_PSP[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \i_RISCV|i_Path|i_BancoReg|Mux62~25_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(1));

-- Location: LCFF_X15_Y19_N7
\dout_PSP[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_BancoReg|Mux58~19_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(5));

-- Location: LCFF_X19_Y8_N13
\dout_PSP[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_BancoReg|Mux57~19_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(6));

-- Location: LCFF_X18_Y20_N17
\dout_PSP[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \i_RISCV|i_Path|i_BancoReg|Mux56~19_combout\,
	aclr => \ALT_INV_reset_n~clkctrl_outclk\,
	sload => VCC,
	ena => \i_RAM|we0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => dout_PSP(7));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(0));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(1));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(2));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(3));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(4));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(5));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(6));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\out_pins[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => dout_PSP(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_out_pins(7));
END structure;


