Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 15 16:44:45 2023
| Host         : DESKTOP-PB1UBV9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              64 |           31 |
| Yes          | No                    | Yes                    |              31 |           16 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                 |                                            |                1 |              1 |         1.00 |
|  s_clk_BUFG    |                                                 | buttons_IBUF[3]                            |                3 |              4 |         1.33 |
|  s_clk_BUFG    | my_otter/OTTER_FSM/Q[1]                         |                                            |                4 |              4 |         1.00 |
|  s_clk_BUFG    | my_otter/OTTER_ALU/E[0]                         |                                            |                1 |              4 |         4.00 |
|  s_clk_BUFG    |                                                 |                                            |                5 |              5 |         1.00 |
|  s_clk_BUFG    | my_otter/OTTER_ALU/memory_reg_bram_0_i_49_0[0]  |                                            |                3 |              8 |         2.67 |
|  s_clk_BUFG    | my_otter/OTTER_ALU/memory_reg_bram_0_i_49_1[0]  |                                            |                8 |             16 |         2.00 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/FSM_onehot_PS_reg[2]_0[0] | my_otter/OTTER_MEMORY/ioBuffer[15]_i_1_n_0 |                6 |             16 |         2.67 |
|  s_clk_BUFG    | my_otter/OTTER_FSM/Q[2]                         | my_otter/OTTER_FSM/Q[0]                    |               16 |             31 |         1.94 |
|  s_clk_BUFG    | reg_file_reg_r1_0_31_0_5_i_61_n_0               |                                            |               15 |             32 |         2.13 |
|  s_clk_BUFG    | my_otter/OTTER_MEMORY/p_0_in__0                 |                                            |               11 |             88 |         8.00 |
+----------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


