// Seed: 364262012
module module_0;
  assign id_0 = (id_0);
  initial begin
    id_0 = 1;
  end
  logic id_1;
  assign id_0 = 1'h0;
  type_8(
      1, 1'b0, id_0, 1, id_0
  );
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_3 = id_2;
  logic id_5 = 1 - id_4;
  logic id_6;
endmodule
