Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Sat Nov 28 13:57:48 2015
| Host             : szk running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.180 |
| Dynamic (W)              | 0.108 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.038 |     7140 |       --- |             --- |
|   LUT as Logic |     0.035 |     4378 |     20800 |           21.04 |
|   CARRY4       |     0.002 |      623 |      8150 |            7.64 |
|   F7/F8 Muxes  |    <0.001 |      495 |     32600 |            1.51 |
|   Register     |    <0.001 |      690 |     41600 |            1.65 |
|   BUFG         |    <0.001 |        4 |        32 |           12.50 |
|   Others       |     0.000 |       78 |       --- |             --- |
| Signals        |     0.034 |     4783 |       --- |             --- |
| DSPs           |     0.005 |        5 |        90 |            5.55 |
| I/O            |     0.028 |       30 |       106 |           28.30 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.180 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.089 |       0.080 |      0.010 |
| Vccaux    |       1.800 |     0.014 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| top                                 |     0.108 |
|   button1                           |     0.028 |
|     Baud                            |    <0.001 |
|     Dsend                           |    <0.001 |
|       TxD                           |    <0.001 |
|       pulse_en                      |    <0.001 |
|         last_value_storage          |    <0.001 |
|     ReceiveBag                      |    <0.001 |
|       pulse0                        |    <0.001 |
|         last_value_storage          |    <0.001 |
|       pulse1                        |    <0.001 |
|         last_value_storage          |    <0.001 |
|     RxD                             |    <0.001 |
|       one_pulse                     |    <0.001 |
|         last_value_storage          |    <0.001 |
|     compute                         |     0.027 |
|     jump                            |    <0.001 |
|       one_pulse                     |    <0.001 |
|         last_value_storage          |    <0.001 |
|   calScore_unit                     |    <0.001 |
|   calculateXY_unit                  |     0.004 |
|   clkdiv_unit                       |    <0.001 |
|   draw_unit                         |     0.029 |
|     back_unit                       |    <0.001 |
|       U0                            |    <0.001 |
|     bird_unit                       |     0.003 |
|       U0                            |     0.003 |
|     bird_unit0                      |     0.004 |
|       U0                            |     0.004 |
|     bird_unit2                      |     0.004 |
|       U0                            |     0.004 |
|         synth_options.dist_mem_inst |     0.004 |
|           gen_rom.rom_inst          |     0.004 |
|     calposition_back1               |     0.001 |
|     calposition_back5               |    <0.001 |
|     calposition_back6               |     0.001 |
|     calposition_back7               |     0.001 |
|     calposition_bird0               |     0.008 |
|     pipe_unit                       |     0.003 |
|       U0                            |     0.003 |
|   expand1                           |    <0.001 |
|   key1                              |    <0.001 |
|     m0                              |    <0.001 |
|   key2                              |    <0.001 |
|     m0                              |    <0.001 |
|   key3                              |    <0.001 |
|     m0                              |    <0.001 |
|   key4                              |    <0.001 |
|     m0                              |    <0.001 |
|   m0                                |    <0.001 |
|   pipe1                             |     0.001 |
|   pipe2                             |     0.001 |
|   pipe3                             |     0.002 |
|   pipe4                             |     0.001 |
|   run_uint                          |    <0.001 |
|   status_unit                       |     0.002 |
|   vsync_unit                        |    <0.001 |
+-------------------------------------+-----------+


