Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 09:35:53 2024
| Host         : L0343 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file WaveGen_wrapper_timing_summary_routed.rpt -pb WaveGen_wrapper_timing_summary_routed.pb -rpx WaveGen_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : WaveGen_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    118         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (0)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: WaveGen_i/Recursive_Filter_0/inst/decimation_ovf_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: WaveGen_i/Recursive_Filter_1/inst/decimation_ovf_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: WaveGen_i/xadc_wiz_0/inst/DRDY (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: WaveGen_i/xadc_wiz_0/inst/EOC (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.787        0.000                      0                  155        0.255        0.000                      0                  155        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.787        0.000                      0                  155        0.255        0.000                      0                  155        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 2.228ns (37.110%)  route 3.776ns (62.890%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.582     9.012    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.150     9.162 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[11]_i_1/O
                         net (fo=3, routed)           0.676     9.838    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[11]
    SLICE_X7Y43          LUT6 (Prop_lut6_I5_O)        0.328    10.166 r  WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_i_3/O
                         net (fo=1, routed)           0.472    10.638    WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.158 r  WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.158    WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_n_0
    SLICE_X6Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y41          FDRE (Setup_fdre_C_D)       -0.150    14.945    WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/xadc_wiz_0/inst/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.623ns (31.996%)  route 3.449ns (68.004%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.582 r  WaveGen_i/xadc_wiz_0/inst/EOC
                         net (fo=1, routed)           1.768     8.350    WaveGen_i/xadc_wiz_0/eoc_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.446 r  WaveGen_i/xadc_wiz_0/eoc_out_BUFG_inst/O
                         net (fo=67, routed)          1.682    10.127    WaveGen_i/xadc_wiz_0/den_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.420    14.761    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.172    WaveGen_i/xadc_wiz_0/inst
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.386ns (29.529%)  route 3.308ns (70.471%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.928     9.848    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[10]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.386ns (29.529%)  route 3.308ns (70.471%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.928     9.848    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[11]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.386ns (29.529%)  route 3.308ns (70.471%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.928     9.848    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[8]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.386ns (29.529%)  route 3.308ns (70.471%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.928     9.848    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[9]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.386ns (30.486%)  route 3.160ns (69.514%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.780     9.701    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[12]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.386ns (30.486%)  route 3.160ns (69.514%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.780     9.701    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[13]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.386ns (30.486%)  route 3.160ns (69.514%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.780     9.701    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[14]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.386ns (30.486%)  route 3.160ns (69.514%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.633     5.154    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]/Q
                         net (fo=5, routed)           1.045     6.655    WaveGen_i/Advanced_Timer_0/inst/timer_reg[2]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.124     6.779 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.779    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_i_7_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.312 r  WaveGen_i/Advanced_Timer_0/inst/timer1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.312    WaveGen_i/Advanced_Timer_0/inst/timer1_carry_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.429 f  WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0/CO[3]
                         net (fo=33, routed)          1.335     8.764    WaveGen_i/Advanced_Timer_0/inst/timer1_carry__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I3_O)        0.156     8.920 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1/O
                         net (fo=32, routed)          0.780     9.701    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff[15]_i_1_n_0
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516    14.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X7Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_reg[15]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.660    14.435    WaveGen_i/Advanced_Timer_0/inst/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.247ns (63.008%)  route 0.145ns (36.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.449    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y44          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.148     1.597 r  WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[4]/Q
                         net (fo=4, routed)           0.145     1.742    WaveGen_i/Advanced_Timer_0/inst/prescaler[4]
    SLICE_X8Y45          LUT6 (Prop_lut6_I4_O)        0.099     1.841 r  WaveGen_i/Advanced_Timer_0/inst/prescaler[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    WaveGen_i/Advanced_Timer_0/inst/prescaler[5]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.836     1.963    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y45          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[5]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.121     1.586    WaveGen_i/Advanced_Timer_0/inst/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.700    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[8]
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.808    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[8]
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X14Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/Q
                         net (fo=3, routed)           0.175     1.781    WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ
    SLICE_X14Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_i_1/O
                         net (fo=1, routed)           0.000     1.826    WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_i_1_n_0
    SLICE_X14Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X14Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.120     1.562    WaveGen_i/CLK_KHZ_10_50_0/inst/clk_10KHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.448    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/Q
                         net (fo=3, routed)           0.175     1.787    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg_n_0_[12]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[12]_i_1/O
                         net (fo=1, routed)           0.000     1.832    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[12]
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     1.568    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.560     1.443    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.704    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[12]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.812    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[12]
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.828     1.955    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.705    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[16]
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.813    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[16]
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.956    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.559     1.442    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.699    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[5]
    SLICE_X15Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.814    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[5]
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.954    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y31         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X15Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.558     1.441    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y30         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.703    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[3]
    SLICE_X15Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.814    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[3]
    SLICE_X15Y30         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.826     1.953    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y30         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.561     1.444    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/Q
                         net (fo=2, routed)           0.117     1.702    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[13]
    SLICE_X15Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.817    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[13]
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.829     1.956    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y33         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X15Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.560     1.443    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.122     1.706    WaveGen_i/CLK_KHZ_10_50_0/inst/counter[11]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.817    WaveGen_i/CLK_KHZ_10_50_0/inst/p_1_in[11]
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.828     1.955    WaveGen_i/CLK_KHZ_10_50_0/inst/clk
    SLICE_X15Y32         FDRE                                         r  WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X15Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    WaveGen_i/CLK_KHZ_10_50_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      WaveGen_i/xadc_wiz_0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y40    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y39   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y40    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y40    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y40    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y40    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y41   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y42   WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.017ns  (logic 6.079ns (33.742%)  route 11.938ns (66.258%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.854     8.649    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.801 r  WaveGen_i/B4DC_0/thousands[0]_INST_0/O
                         net (fo=7, routed)           1.027     9.829    WaveGen_i/Sseg_decoder_0/inst/thousands[0]
    SLICE_X15Y34         LUT4 (Prop_lut4_I1_O)        0.348    10.177 r  WaveGen_i/Sseg_decoder_0/inst/led[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.177    WaveGen_i/Sseg_decoder_0/inst/led[6]_INST_0_i_6_n_0
    SLICE_X15Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    10.394 r  WaveGen_i/Sseg_decoder_0/inst/led[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.394    WaveGen_i/Sseg_decoder_0/inst/led[6]_INST_0_i_2_n_0
    SLICE_X15Y34         MUXF8 (Prop_muxf8_I1_O)      0.094    10.488 r  WaveGen_i/Sseg_decoder_0/inst/led[6]_INST_0/O
                         net (fo=1, routed)           3.806    14.294    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723    18.017 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.017    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.852ns  (logic 6.070ns (34.000%)  route 11.783ns (66.000%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.862     8.657    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.146     8.803 r  WaveGen_i/B4DC_0/hundreds[2]_INST_0/O
                         net (fo=7, routed)           1.224    10.028    WaveGen_i/Sseg_decoder_0/inst/hundreds[2]
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.328    10.356 r  WaveGen_i/Sseg_decoder_0/inst/led[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.356    WaveGen_i/Sseg_decoder_0/inst/led[0]_INST_0_i_4_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.247    10.603 r  WaveGen_i/Sseg_decoder_0/inst/led[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.603    WaveGen_i/Sseg_decoder_0/inst/led[0]_INST_0_i_1_n_0
    SLICE_X14Y35         MUXF8 (Prop_muxf8_I0_O)      0.098    10.701 r  WaveGen_i/Sseg_decoder_0/inst/led[0]_INST_0/O
                         net (fo=1, routed)           3.446    14.147    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706    17.852 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.852    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.717ns  (logic 6.088ns (34.364%)  route 11.629ns (65.636%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.862     8.657    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.146     8.803 r  WaveGen_i/B4DC_0/hundreds[2]_INST_0/O
                         net (fo=7, routed)           1.071     9.875    WaveGen_i/Sseg_decoder_0/inst/hundreds[2]
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.328    10.203 r  WaveGen_i/Sseg_decoder_0/inst/led[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.203    WaveGen_i/Sseg_decoder_0/inst/led[1]_INST_0_i_4_n_0
    SLICE_X14Y34         MUXF7 (Prop_muxf7_I1_O)      0.247    10.450 r  WaveGen_i/Sseg_decoder_0/inst/led[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.450    WaveGen_i/Sseg_decoder_0/inst/led[1]_INST_0_i_1_n_0
    SLICE_X14Y34         MUXF8 (Prop_muxf8_I0_O)      0.098    10.548 r  WaveGen_i/Sseg_decoder_0/inst/led[1]_INST_0/O
                         net (fo=1, routed)           3.445    13.993    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.724    17.717 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.717    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.489ns  (logic 6.068ns (34.695%)  route 11.421ns (65.305%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.854     8.649    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.801 r  WaveGen_i/B4DC_0/thousands[0]_INST_0/O
                         net (fo=7, routed)           0.871     9.672    WaveGen_i/Sseg_decoder_0/inst/thousands[0]
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.348    10.020 r  WaveGen_i/Sseg_decoder_0/inst/led[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.020    WaveGen_i/Sseg_decoder_0/inst/led[4]_INST_0_i_6_n_0
    SLICE_X13Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    10.237 r  WaveGen_i/Sseg_decoder_0/inst/led[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.237    WaveGen_i/Sseg_decoder_0/inst/led[4]_INST_0_i_2_n_0
    SLICE_X13Y35         MUXF8 (Prop_muxf8_I1_O)      0.094    10.331 r  WaveGen_i/Sseg_decoder_0/inst/led[4]_INST_0/O
                         net (fo=1, routed)           3.446    13.777    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.712    17.489 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.489    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.470ns  (logic 6.084ns (34.823%)  route 11.387ns (65.177%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.854     8.649    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.152     8.801 r  WaveGen_i/B4DC_0/thousands[0]_INST_0/O
                         net (fo=7, routed)           1.011     9.812    WaveGen_i/Sseg_decoder_0/inst/thousands[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.348    10.160 r  WaveGen_i/Sseg_decoder_0/inst/led[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.160    WaveGen_i/Sseg_decoder_0/inst/led[3]_INST_0_i_6_n_0
    SLICE_X13Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    10.377 r  WaveGen_i/Sseg_decoder_0/inst/led[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.377    WaveGen_i/Sseg_decoder_0/inst/led[3]_INST_0_i_2_n_0
    SLICE_X13Y34         MUXF8 (Prop_muxf8_I1_O)      0.094    10.471 r  WaveGen_i/Sseg_decoder_0/inst/led[3]_INST_0/O
                         net (fo=1, routed)           3.271    13.743    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728    17.470 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.470    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.327ns  (logic 5.869ns (33.874%)  route 11.457ns (66.126%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.854     8.649    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.773 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0/O
                         net (fo=7, routed)           1.137     9.911    WaveGen_i/Sseg_decoder_0/inst/hundreds[3]
    SLICE_X15Y36         LUT4 (Prop_lut4_I0_O)        0.124    10.035 r  WaveGen_i/Sseg_decoder_0/inst/led[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.035    WaveGen_i/Sseg_decoder_0/inst/led[2]_INST_0_i_4_n_0
    SLICE_X15Y36         MUXF7 (Prop_muxf7_I1_O)      0.245    10.280 r  WaveGen_i/Sseg_decoder_0/inst/led[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.280    WaveGen_i/Sseg_decoder_0/inst/led[2]_INST_0_i_1_n_0
    SLICE_X15Y36         MUXF8 (Prop_muxf8_I0_O)      0.104    10.384 r  WaveGen_i/Sseg_decoder_0/inst/led[2]_INST_0/O
                         net (fo=1, routed)           3.216    13.599    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727    17.327 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.327    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.261ns  (logic 5.838ns (33.824%)  route 11.423ns (66.176%))
  Logic Levels:           11  (FDRE=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/Q
                         net (fo=14, routed)          1.962     2.421    WaveGen_i/B4DC_0/data[15]
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.545 r  WaveGen_i/B4DC_0/ones[3]_INST_0_i_15/O
                         net (fo=7, routed)           1.023     3.567    WaveGen_i/B4DC_0/ones[3]_INST_0_i_15_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124     3.691 r  WaveGen_i/B4DC_0/tens[3]_INST_0_i_23/O
                         net (fo=8, routed)           1.230     4.921    WaveGen_i/B4DC_0/tens[3]_INST_0_i_23_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.150     5.071 r  WaveGen_i/B4DC_0/thousands[3]_INST_0_i_8/O
                         net (fo=6, routed)           1.028     6.099    WaveGen_i/B4DC_0/p_0_in1_in[0]
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.356     6.455 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7/O
                         net (fo=5, routed)           1.008     7.464    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_7_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.796 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1/O
                         net (fo=4, routed)           0.854     8.649    WaveGen_i/B4DC_0/hundreds[3]_INST_0_i_1_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.124     8.773 r  WaveGen_i/B4DC_0/hundreds[3]_INST_0/O
                         net (fo=7, routed)           1.033     9.806    WaveGen_i/Sseg_decoder_0/inst/hundreds[3]
    SLICE_X15Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.930 r  WaveGen_i/Sseg_decoder_0/inst/led[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.930    WaveGen_i/Sseg_decoder_0/inst/led[5]_INST_0_i_4_n_0
    SLICE_X15Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    10.175 r  WaveGen_i/Sseg_decoder_0/inst/led[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.175    WaveGen_i/Sseg_decoder_0/inst/led[5]_INST_0_i_1_n_0
    SLICE_X15Y35         MUXF8 (Prop_muxf8_I0_O)      0.104    10.279 r  WaveGen_i/Sseg_decoder_0/inst/led[5]_INST_0/O
                         net (fo=1, routed)           3.285    13.565    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696    17.261 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.261    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/old_output_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.090ns (42.276%)  route 5.585ns (57.724%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[11]/C
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[11]/Q
                         net (fo=19, routed)          1.427     1.886    WaveGen_i/BarGraph_0/inst/data[3]
    SLICE_X12Y35         LUT3 (Prop_lut3_I0_O)        0.124     2.010 r  WaveGen_i/BarGraph_0/inst/led[13]_INST_0/O
                         net (fo=1, routed)           4.158     6.168    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.675 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.675    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/old_output_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.098ns (43.896%)  route 5.238ns (56.104%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[10]/C
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[10]/Q
                         net (fo=18, routed)          1.420     1.879    WaveGen_i/BarGraph_0/inst/data[2]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.003 r  WaveGen_i/BarGraph_0/inst/led[14]_INST_0/O
                         net (fo=1, routed)           3.818     5.821    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.337 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.337    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/old_output_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.101ns (45.150%)  route 4.982ns (54.850%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[9]/C
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[9]/Q
                         net (fo=16, routed)          0.991     1.450    WaveGen_i/BarGraph_0/inst/data[1]
    SLICE_X13Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.574 r  WaveGen_i/BarGraph_0/inst/led[12]_INST_0/O
                         net (fo=1, routed)           3.991     5.565    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.083 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.083    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[0]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[0]
    SLICE_X15Y39         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_0/inst/old_output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[0]/C
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[0]/Q
                         net (fo=1, routed)           0.099     0.263    WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[0]
    SLICE_X13Y41         FDRE                                         r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.326%)  route 0.123ns (46.674%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[8]/C
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[8]/Q
                         net (fo=1, routed)           0.123     0.264    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[8]
    SLICE_X12Y42         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.727%)  route 0.126ns (47.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[12]/C
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[12]/Q
                         net (fo=1, routed)           0.126     0.267    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[12]
    SLICE_X13Y42         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[1]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[1]/Q
                         net (fo=1, routed)           0.140     0.281    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[1]
    SLICE_X14Y40         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.099%)  route 0.146ns (50.901%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[6]/C
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[6]/Q
                         net (fo=1, routed)           0.146     0.287    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[6]
    SLICE_X14Y40         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_0/inst/old_output_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.324%)  route 0.127ns (43.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[13]/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[13]/Q
                         net (fo=1, routed)           0.127     0.291    WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[13]
    SLICE_X13Y45         FDRE                                         r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_0/inst/old_output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.704%)  route 0.130ns (44.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[3]/C
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[3]/Q
                         net (fo=1, routed)           0.130     0.294    WaveGen_i/Recursive_Filter_0/inst/out_buffer_reg[3]
    SLICE_X12Y42         FDRE                                         r  WaveGen_i/Recursive_Filter_0/inst/old_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[2]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[2]/Q
                         net (fo=1, routed)           0.160     0.301    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[2]
    SLICE_X13Y40         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[15]/C
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[15]/Q
                         net (fo=1, routed)           0.170     0.311    WaveGen_i/Recursive_Filter_1/inst/out_buffer_reg[15]
    SLICE_X15Y44         FDRE                                         r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 4.008ns (44.490%)  route 5.001ns (55.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.634     5.155    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/Q
                         net (fo=1, routed)           5.001    10.674    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    14.164 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000    14.164    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 1.400ns (31.848%)  route 2.996ns (68.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 r  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     7.600 r  WaveGen_i/ADC_Buff_0/inst/aux_data_14__0/O
                         net (fo=9, routed)           1.851     9.451    WaveGen_i/ADC_Buff_0/inst/aux_data_14__0_n_0
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 1.400ns (31.848%)  route 2.996ns (68.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 r  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     7.600 r  WaveGen_i/ADC_Buff_0/inst/aux_data_14__0/O
                         net (fo=9, routed)           1.851     9.451    WaveGen_i/ADC_Buff_0/inst/aux_data_14__0_n_0
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 1.400ns (31.848%)  route 2.996ns (68.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 r  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     7.600 r  WaveGen_i/ADC_Buff_0/inst/aux_data_14__0/O
                         net (fo=9, routed)           1.851     9.451    WaveGen_i/ADC_Buff_0/inst/aux_data_14__0_n_0
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.396ns  (logic 1.400ns (31.848%)  route 2.996ns (68.152%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 r  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     7.600 r  WaveGen_i/ADC_Buff_0/inst/aux_data_14__0/O
                         net (fo=9, routed)           1.851     9.451    WaveGen_i/ADC_Buff_0/inst/aux_data_14__0_n_0
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.347ns  (logic 1.400ns (32.210%)  route 2.947ns (67.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 r  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     7.600 r  WaveGen_i/ADC_Buff_0/inst/aux_data_14__0/O
                         net (fo=9, routed)           1.802     9.401    WaveGen_i/ADC_Buff_0/inst/aux_data_14__0_n_0
    SLICE_X14Y49         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.305ns  (logic 1.428ns (33.172%)  route 2.877ns (66.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 f  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.152     7.628 r  WaveGen_i/ADC_Buff_0/inst/aux_data_6__0/O
                         net (fo=9, routed)           1.732     9.360    WaveGen_i/ADC_Buff_0/inst/aux_data_6__0_n_0
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.305ns  (logic 1.428ns (33.172%)  route 2.877ns (66.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 f  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.152     7.628 r  WaveGen_i/ADC_Buff_0/inst/aux_data_6__0/O
                         net (fo=9, routed)           1.732     9.360    WaveGen_i/ADC_Buff_0/inst/aux_data_6__0_n_0
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.305ns  (logic 1.428ns (33.172%)  route 2.877ns (66.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 f  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.152     7.628 r  WaveGen_i/ADC_Buff_0/inst/aux_data_6__0/O
                         net (fo=9, routed)           1.732     9.360    WaveGen_i/ADC_Buff_0/inst/aux_data_6__0_n_0
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.305ns  (logic 1.428ns (33.172%)  route 2.877ns (66.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.534     5.055    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_CHANNEL[3])
                                                      1.276     6.331 f  WaveGen_i/xadc_wiz_0/inst/CHANNEL[3]
                         net (fo=3, routed)           1.145     7.476    WaveGen_i/ADC_Buff_0/inst/channel[3]
    SLICE_X28Y76         LUT5 (Prop_lut5_I0_O)        0.152     7.628 r  WaveGen_i/ADC_Buff_0/inst/aux_data_6__0/O
                         net (fo=9, routed)           1.732     9.360    WaveGen_i/ADC_Buff_0/inst/aux_data_6__0_n_0
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.256ns (30.019%)  route 0.597ns (69.981%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[14]
                         net (fo=2, routed)           0.597     2.284    WaveGen_i/ADC_Buff_0/inst/data[10]
    SLICE_X14Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.256ns (28.267%)  route 0.650ns (71.733%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[14]
                         net (fo=2, routed)           0.650     2.337    WaveGen_i/ADC_Buff_0/inst/data[10]
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.256ns (27.700%)  route 0.668ns (72.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[15]
                         net (fo=2, routed)           0.668     2.355    WaveGen_i/ADC_Buff_0/inst/data[11]
    SLICE_X14Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.256ns (27.664%)  route 0.669ns (72.336%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[13]
                         net (fo=2, routed)           0.669     2.357    WaveGen_i/ADC_Buff_0/inst/data[9]
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.256ns (27.125%)  route 0.688ns (72.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[15]
                         net (fo=2, routed)           0.688     2.375    WaveGen_i/ADC_Buff_0/inst/data[11]
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.256ns (26.726%)  route 0.702ns (73.274%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[10]
                         net (fo=2, routed)           0.702     2.389    WaveGen_i/ADC_Buff_0/inst/data[6]
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.256ns (26.720%)  route 0.702ns (73.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[11]
                         net (fo=2, routed)           0.702     2.389    WaveGen_i/ADC_Buff_0/inst/data[7]
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.256ns (26.575%)  route 0.707ns (73.425%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[8]
                         net (fo=2, routed)           0.707     2.395    WaveGen_i/ADC_Buff_0/inst/data[4]
    SLICE_X14Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.256ns (26.463%)  route 0.711ns (73.537%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[9]
                         net (fo=2, routed)           0.711     2.399    WaveGen_i/ADC_Buff_0/inst/data[5]
    SLICE_X15Y48         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_14_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WaveGen_i/xadc_wiz_0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.256ns (26.433%)  route 0.712ns (73.567%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.548     1.431    WaveGen_i/xadc_wiz_0/dclk_in
    XADC_X0Y0            XADC                                         r  WaveGen_i/xadc_wiz_0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  WaveGen_i/xadc_wiz_0/inst/DO[8]
                         net (fo=2, routed)           0.712     2.400    WaveGen_i/ADC_Buff_0/inst/data[4]
    SLICE_X14Y47         FDRE                                         r  WaveGen_i/ADC_Buff_0/inst/aux_data_6_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.893ns  (logic 11.598ns (68.654%)  route 5.295ns (31.346%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.198 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.420 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2/O[0]
                         net (fo=1, routed)           0.975    14.394    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2_n_7
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.325    14.719 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[13]_i_1/O
                         net (fo=3, routed)           0.780    15.500    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[13]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.328    15.828 r  WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_i_2/O
                         net (fo=1, routed)           0.662    16.489    WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_i_2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.893 r  WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.893    WaveGen_i/Advanced_Timer_0/inst/timer_out0_carry__0_n_0
    SLICE_X6Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y41          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/timer_out_reg[0]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.371ns  (logic 10.956ns (71.276%)  route 4.415ns (28.724%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.198 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.532 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2/O[1]
                         net (fo=3, routed)           0.968    14.500    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2_n_6
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.303    14.803 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[14]_i_1/O
                         net (fo=1, routed)           0.568    15.371    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[14]
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.858    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[14]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.361ns  (logic 10.866ns (70.739%)  route 4.495ns (29.261%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.198 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.420 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2/O[0]
                         net (fo=1, routed)           0.975    14.394    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2_n_7
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.325    14.719 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[13]_i_1/O
                         net (fo=3, routed)           0.641    15.361    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[13]
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.449     4.790    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[13]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.340ns  (logic 10.728ns (69.937%)  route 4.612ns (30.063%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.304 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/O[1]
                         net (fo=3, routed)           1.214    14.518    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_6
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.303    14.821 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[6]_i_1/O
                         net (fo=1, routed)           0.519    15.340    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[6]
    SLICE_X4Y40          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.515     4.856    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X4Y40          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[6]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.181ns  (logic 10.640ns (70.087%)  route 4.541ns (29.913%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.192 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/O[0]
                         net (fo=1, routed)           1.018    14.210    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_7
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.327    14.537 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[5]_i_1/O
                         net (fo=3, routed)           0.644    15.181    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[5]
    SLICE_X6Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.516     4.857    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[5]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.150ns  (logic 10.768ns (71.075%)  route 4.382ns (28.925%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.323 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/O[2]
                         net (fo=1, routed)           0.901    14.223    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_5
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.324    14.547 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[11]_i_1/O
                         net (fo=3, routed)           0.603    15.150    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[11]
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.858    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[11]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.090ns  (logic 10.754ns (71.267%)  route 4.336ns (28.733%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.306 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/O[0]
                         net (fo=1, routed)           0.824    14.130    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_7
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.327    14.457 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[9]_i_1/O
                         net (fo=3, routed)           0.633    15.090    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[9]
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.449     4.790    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[9]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.055ns  (logic 10.853ns (72.088%)  route 4.202ns (27.912%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.084 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.084    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.198 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.198    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__1_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.437 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2/O[2]
                         net (fo=1, routed)           0.663    14.100    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__2_n_5
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.295    14.395 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[15]_i_1/O
                         net (fo=3, routed)           0.660    15.055    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[15]
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.517     4.858    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X6Y43          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[15]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.969ns  (logic 10.627ns (70.991%)  route 4.342ns (29.009%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.209 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/O[2]
                         net (fo=1, routed)           0.808    14.016    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_5
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.297    14.313 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[7]_i_1/O
                         net (fo=3, routed)           0.656    14.969    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[7]
    SLICE_X4Y40          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.515     4.856    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X4Y40          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[7]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.780ns  (logic 10.710ns (72.464%)  route 4.070ns (27.536%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/C
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[8]/Q
                         net (fo=16, routed)          0.845     1.369    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[8]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_P[19])
                                                      3.841     5.210 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.886     6.096    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_D[7]_P[13])
                                                      5.070    11.166 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff2/P[13]
                         net (fo=1, routed)           1.148    12.314    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff1[1]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.970 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.970    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.283 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0/O[3]
                         net (fo=3, routed)           0.672    13.955    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff0_carry__0_n_4
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.306    14.261 r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[8]_i_1/O
                         net (fo=1, routed)           0.519    14.780    WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff[8]
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.449     4.790    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X8Y42          FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/capture_compare_value_buff_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.866ns (68.330%)  route 0.401ns (31.670%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[22]
                         net (fo=2, routed)           0.176     1.156    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[10]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.267 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.267    WaveGen_i/Advanced_Timer_0/inst/p_0_in[10]
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[10]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.267ns  (logic 0.866ns (68.330%)  route 0.401ns (31.670%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[26])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[26]
                         net (fo=2, routed)           0.176     1.156    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[14]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.267 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.267    WaveGen_i/Advanced_Timer_0/inst/p_0_in[14]
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[14]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.864ns (65.333%)  route 0.458ns (34.667%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[24])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[24]
                         net (fo=2, routed)           0.233     1.213    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[12]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.322 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.322    WaveGen_i/Advanced_Timer_0/inst/p_0_in[12]
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.864ns (65.333%)  route 0.458ns (34.667%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[20])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[20]
                         net (fo=2, routed)           0.233     1.213    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[8]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.322 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.322    WaveGen_i/Advanced_Timer_0/inst/p_0_in[8]
    SLICE_X10Y40         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y40         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[8]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.870ns (65.533%)  route 0.458ns (34.467%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[25])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[25]
                         net (fo=2, routed)           0.232     1.213    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[13]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.328 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.328    WaveGen_i/Advanced_Timer_0/inst/p_0_in[13]
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[13]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.870ns (65.462%)  route 0.459ns (34.538%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[21])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[21]
                         net (fo=2, routed)           0.234     1.214    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[9]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.329 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.329    WaveGen_i/Advanced_Timer_0/inst/p_0_in[9]
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[9]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.951ns (70.320%)  route 0.401ns (29.680%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[22]
                         net (fo=2, routed)           0.176     1.156    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[10]
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     1.352 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.352    WaveGen_i/Advanced_Timer_0/inst/p_0_in[11]
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y41         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[11]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.352ns  (logic 0.951ns (70.320%)  route 0.401ns (29.680%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[26])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[26]
                         net (fo=2, routed)           0.176     1.156    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[14]
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     1.352 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.352    WaveGen_i/Advanced_Timer_0/inst/p_0_in[15]
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y42         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[15]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.865ns (63.534%)  route 0.496ns (36.466%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[15]
                         net (fo=2, routed)           0.271     1.251    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[3]
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.361 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.361    WaveGen_i/Advanced_Timer_0/inst/p_0_in[3]
    SLICE_X10Y39         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.961    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y39         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[3]/C

Slack:                    inf
  Source:                 WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.865ns (63.534%)  route 0.496ns (36.466%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE                         0.000     0.000 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  WaveGen_i/Recursive_Filter_1/inst/old_output_reg[14]/Q
                         net (fo=15, routed)          0.225     0.371    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value[14]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      0.609     0.980 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff2/P[19]
                         net (fo=2, routed)           0.271     1.251    WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff1[7]
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.361 r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.361    WaveGen_i/Advanced_Timer_0/inst/p_0_in[7]
    SLICE_X10Y40         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.835     1.962    WaveGen_i/Advanced_Timer_0/inst/clk
    SLICE_X10Y40         FDRE                                         r  WaveGen_i/Advanced_Timer_0/inst/auto_reload_register_value_buff_reg[7]/C





