{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744571610515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744571610516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 21:13:30 2025 " "Processing started: Sun Apr 13 21:13:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744571610516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571610516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interview -c interview " "Command: quartus_map --read_settings_files=on --write_settings_files=off interview -c interview" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571610516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744571610817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744571610817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_top " "Found entity 1: quadra_top" {  } { { "../rtl-model/quadra_top.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744571625101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quadra_tb " "Found entity 1: quadra_tb" {  } { { "../rtl-model/quadra_tb.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744571625103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625103 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \".\", or an identifier quadra.sv(49) " "Verilog HDL syntax error at quadra.sv(49) near end of file ;  expecting \".\", or an identifier" {  } { { "../rtl-model/quadra.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv" 49 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625106 ""}
{ "Error" "EVRFX_VERI_MISSING_ENDIF" "quadra.sv(49) " "Verilog HDL syntax error at quadra.sv(49): unexpected end of file in If Statement" {  } { { "../rtl-model/quadra.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv" 49 0 0 } }  } 0 10187 "Verilog HDL syntax error at %1!s!: unexpected end of file in If Statement" 0 0 "Analysis & Synthesis" 0 -1 1744571625106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/quadra.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625106 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lut lut.sv(6) " "Verilog HDL error at lut.sv(6): module \"lut\" cannot be declared more than once" {  } { { "../rtl-model/lut.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1744571625108 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lut lut.sv(6) " "HDL info at lut.sv(6): see declaration for object \"lut\"" {  } { { "lut.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744571625109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/lut.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625109 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "square square.sv(9) " "Verilog HDL error at square.sv(9): module \"square\" cannot be declared more than once" {  } { { "../rtl-model/square.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1744571625110 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "square square.sv(9) " "HDL info at square.sv(9): see declaration for object \"square\"" {  } { { "square.sv" "" { Text "/home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744571625110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/user/Documents/intel_interview_mycode/code/rtl-model/square.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "/home/user/Documents/intel_interview_mycode/code/fpgamodel/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744571625111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625111 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744571625192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 13 21:13:45 2025 " "Processing ended: Sun Apr 13 21:13:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744571625192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744571625192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744571625192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625192 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744571625903 ""}
