
    <html>
        <body>
            <search-app>
                <article class="result" itemscope="" itemtype="http://schema.org/ScholarlyArticle">
    <h1 itemprop="pageTitle">US20180245240A1 - Method for producing semiconductor epitaxial wafer and semiconductor epitaxial wafer 
        - Google Patents</h1><section itemprop="abstract" itemscope="">
<h2>Abstract</h2>
<div html="" itemprop="content"><abstract lang="EN" load-source="docdb" mxw-id="PA237970997" source="national office">
<div class="abstract">A method for producing a semiconductor epitaxial wafer, including steps of: fabricating an epitaxial wafer by epitaxially growing a semiconductor layer on a silicon-based substrate; observing the outer edge portion of the fabricated epitaxial wafer; and removing portions in which a crack, epitaxial layer peeling, and a reaction mark observed in the step of observing are present. As a result, a method for producing a semiconductor epitaxial wafer in which a completely crack-free semiconductor epitaxial wafer can be obtained, is provided.</div>
</abstract>
</div>
</section><section itemprop="description" itemscope="">
<h2>Description</h2>
<div html="" itemprop="content"><ul class="description" lang="EN" load-source="patent-office" mxw-id="PDES140435923">
<li> <para-num num="[0001]"> </para-num> <div class="description-line" id="p-0002" num="0001">This is a Divisional of application Ser. No. 15/121,177 filed Aug. 24, 2016, which is a National Stage Application of PCT/JP2015/000597 filed Feb. 10, 2015, which claims the benefit of Japanese Application No. 2014-042815 (filed Mar. 5, 2014. The entire disclosures of the prior applications are hereby incorporated by reference herein their entirety.</div>
</li> <heading id="h-0001">BACKGROUND OF THE INVENTION</heading>
<heading id="h-0002">1. Field of the Invention</heading>
<li> <para-num num="[0002]"> </para-num> <div class="description-line" id="p-0003" num="0002">The present invention relates to a method for producing a semiconductor epitaxial wafer having an epitaxial growth layer on a silicon-based substrate and to a semiconductor epitaxial wafer.</div>
</li> <heading id="h-0003">2. Description of the Related Art</heading>
<li> <para-num num="[0003]"> </para-num> <div class="description-line" id="p-0004" num="0003">In order to produce a semiconductor epitaxial wafer, epitaxial growth is performed on the front surface of a silicon-based substrate (for example, a silicon substrate or a silicon carbide substrate) or the like by using a commercially available epitaxial production apparatus, whereby a hetero-homo epitaxial wafer is produced.</div>
</li> <li> <para-num num="[0004]"> </para-num> <div class="description-line" id="p-0005" num="0004">In an epitaxial wafer having an epitaxial growth layer composed of a nitride semiconductor, the epitaxial growth layer disposed on a silicon-based substrate, the film thickness of the epitaxial growth layer increases on the outer edge portion and a crown (a projection protruding from the main surface of the growth layer) in the epitaxial growth layer appears.</div>
</li> <li> <para-num num="[0005]"> </para-num> <div class="description-line" id="p-0006" num="0005">Conditions such as the thickness of each layer of the epitaxial growth layer are selected such that warpage of the silicon-based substrate and stress in the epitaxial growth layer are optimized in a central part of a wafer which is used as a semiconductor device. As a result, if the crown appears, the balance between the stress produced in the epitaxial growth layer and the warpage of the substrate is lost, which affects the epitaxial growth layer and causes hexagonal patterned cracks or the like to appear in the epitaxial growth layer near the outer edge portion.</div>
</li> <li> <para-num num="[0006]"> </para-num> <div class="description-line" id="p-0007" num="0006">In order to prevent the appearance of such a crown, a method of, for example, chamfering the outer edge portion of a silicon-based substrate and forming an epitaxial growth layer thereon is proposed (for example, Patent Literature 1).</div>
</li> <li> <para-num num="[0007]"> </para-num> <div class="description-line" id="p-0008" num="0007">Moreover, as measures against cracks, performing epitaxial growth after roughening the surface near a Si substrate edge (Patent Literature 2), using, as a substrate for hetero epitaxial growth, a silicon substrate whose principal surface is the (111) plane having orientation flat in a direction obtained by rotating the &lt;110&gt; direction at an angle of 30°, 90°, or 150° in a counterclockwise direction by using the &lt;111&gt; direction as a rotation axis (Patent Literature 3), performing epitaxial growth in a state in which the periphery portion of a silicon-based substrate is covered with a ring (Patent Literature 4), and so forth are proposed.</div>
</li> <li> <para-num num="[0008]"> </para-num> <div class="description-line" id="p-0009" num="0008">Furthermore, in an epitaxial wafer having a GaN layer and an AlN layer epitaxially grown on a silicon substrate, if a crack appears at the edge portion of the wafer during epitaxial growth, gas of TMA (trimethylaluminum) or TMG (trimethylgallium) which is the source gas enters through an opening of the crack and reacts with Si, whereby a reaction mark appears.</div>
</li> <li> <para-num num="[0009]"> </para-num> <div class="description-line" id="p-0010" num="0009">As measures against such a reaction mark, growing a thick GaN film epitaxially on a SOI substrate via a buffer film (an AlN film) is proposed (Patent Literature 5).</div>
</li> <heading id="h-0004">CITATION LIST</heading>
<heading id="h-0005">Patent Literature</heading>
<li> <para-num num="[0010]"> </para-num> <div class="description-line" id="p-0011" num="0010">[Patent Literature 1] Japanese Unexamined Patent Publication (Kokai) No. 59-227117</div>
</li> <li> <para-num num="[0011]"> </para-num> <div class="description-line" id="p-0012" num="0011">[Patent Literature 2] International Publication No. WO2011/161975</div>
</li> <li> <para-num num="[0012]"> </para-num> <div class="description-line" id="p-0013" num="0012">[Patent Literature 3] Japanese Unexamined Patent Publication (Kokai) No 2011-165962</div>
</li> <li> <para-num num="[0013]"> </para-num> <div class="description-line" id="p-0014" num="0013">[Patent Literature 4] Japanese Unexamined Patent Publication (Kokai) No. 2013-171898</div>
</li> <li> <para-num num="[0014]"> </para-num> <div class="description-line" id="p-0015" num="0014">[Patent Literature 5] Japanese Unexamined Patent Publication (Kokai) No. 2007-246289</div>
</li> <heading id="h-0006">SUMMARY OF THE INVENTION</heading>
<li> <para-num num="[0015]"> </para-num> <div class="description-line" id="p-0016" num="0015">However, under the present circumstances, even in an epitaxial wafer generally called “crack-free”, a crack is present in about a few-mm range from the outer edge portion due to the appearance of a crown.</div>
</li> <li> <para-num num="[0016]"> </para-num> <div class="description-line" id="p-0017" num="0016">It is feared that this crack extends in a device production process and a production line is contaminated by inducing peeling of an epitaxial growth layer in a device production process. For this reason, a completely crack-free epitaxial substrate is desired.</div>
</li> <li> <para-num num="[0017]"> </para-num> <div class="description-line" id="p-0018" num="0017">The present invention has been made in view of the problem, and a purpose thereof is to provide a method for producing a semiconductor epitaxial wafer in which a completely crack-free semiconductor epitaxial wafer can be obtained.</div>
</li> <li> <para-num num="[0018]"> </para-num> <div class="description-line" id="p-0019" num="0018">To attain the above purpose, the present invention provides a method for producing a semiconductor epitaxial wafer, including: fabricating an epitaxial wafer by epitaxially growing a semiconductor layer on a silicon-based substrate; observing the outer edge portion of the fabricated epitaxial wafer; and removing portions in which a crack, epitaxial layer peeling, and a reaction mark observed in the step of observing are present.</div>
</li> <li> <para-num num="[0019]"> </para-num> <div class="description-line" id="p-0020" num="0019">As described above, by observing the outer edge portion of the fabricated epitaxial wafer and removing the portions in which the observed crack, epitaxial layer peeling, and reaction mark are present, it is possible to obtain a completely crack-free semiconductor epitaxial wafer easily and suppress contamination of a production line caused as a result of a crack extending or causing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <li> <para-num num="[0020]"> </para-num> <div class="description-line" id="p-0021" num="0020">At this time, it is preferable that, in the step of removing, the portions in which the crack, the epitaxial layer peeling, and the reaction mark are present are ground without change in the outer diameter of the silicon-based substrate of the epitaxial wafer.</div>
</li> <li> <para-num num="[0021]"> </para-num> <div class="description-line" id="p-0022" num="0021">As described above, by grinding the portions in which the crack, the epitaxial layer peeling, and the reaction mark are present without changing the outer diameter of the silicon-based substrate of the epitaxial wafer, there is no need to give consideration to a change in the diameter of the epitaxial wafer in a subsequent process, whereby it is possible to use the same apparatus and jig corresponding to the diameter of a yet-to-be-ground silicon-based substrate.</div>
</li> <li> <para-num num="[0022]"> </para-num> <div class="description-line" id="p-0023" num="0022">At this time, it is preferable that, after the step of removing, a ground surface of the epitaxial wafer is turned into a mirror surface or a quasi-mirror surface by mixed acid etching.</div>
</li> <li> <para-num num="[0023]"> </para-num> <div class="description-line" id="p-0024" num="0023">As described above, by turning the ground surface of the epitaxial wafer into a mirror surface or a quasi-mirror surface by mixed acid etching, it is possible to suppress particle generation from the ground portion.</div>
</li> <li> <para-num num="[0024]"> </para-num> <div class="description-line" id="p-0025" num="0024">At this time, it is preferable that an overhang portion of the epitaxial layer, the overhang portion formed as a result of the silicon-based substrate being etched by the mixed acid etching, is removed by chamfering.</div>
</li> <li> <para-num num="[0025]"> </para-num> <div class="description-line" id="p-0026" num="0025">As described above, by removing the overhang portion of the epitaxial layer by chamfering, it is possible to prevent the overhang portion from being chipped in a subsequent process.</div>
</li> <li> <para-num num="[0026]"> </para-num> <div class="description-line" id="p-0027" num="0026">At this time, it is possible to adopt a configuration in which the semiconductor layer is composed of a nitride semiconductor.</div>
</li> <li> <para-num num="[0027]"> </para-num> <div class="description-line" id="p-0028" num="0027">As a semiconductor layer to be epitaxially grown, the nitride semiconductor can be suitably used.</div>
</li> <li> <para-num num="[0028]"> </para-num> <div class="description-line" id="p-0029" num="0028">At this time, the nitride semiconductor may be one or more than one of AlN, GaN, InN, and a mixed crystal thereof.</div>
</li> <li> <para-num num="[0029]"> </para-num> <div class="description-line" id="p-0030" num="0029">As a nitride semiconductor that is used in a semiconductor layer to be epitaxially grown, the materials can be suitably used.</div>
</li> <li> <para-num num="[0030]"> </para-num> <div class="description-line" id="p-0031" num="0030">Moreover, the present invention provides a semiconductor epitaxial wafer in which a semiconductor layer is epitaxially grown on a silicon-based substrate, wherein, at the outer edge portion of the semiconductor epitaxial wafer, at least part of the semiconductor layer is removed.</div>
</li> <li> <para-num num="[0031]"> </para-num> <div class="description-line" id="p-0032" num="0031">As described above, as a result of at least part of the epitaxially grown semiconductor layer being removed on the outer edge portion of the semiconductor epitaxial wafer, it is possible to remove the portions in which a crack, epitaxial layer peeling, and a reaction mark which appear on the outer edge portion of the semiconductor epitaxial wafer are present, which makes it possible to obtain a completely crack-free semiconductor epitaxial wafer easily and obtain a semiconductor epitaxial wafer that does not cause extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <li> <para-num num="[0032]"> </para-num> <div class="description-line" id="p-0033" num="0032">At this time, it is preferable that surface of the region in which at least part of the semiconductor layer is removed, is a mirror surface or a quasi-mirror surface.</div>
</li> <li> <para-num num="[0033]"> </para-num> <div class="description-line" id="p-0034" num="0033">With such a configuration, it is possible to suppress particle generation from the removal portion.</div>
</li> <li> <para-num num="[0034]"> </para-num> <div class="description-line" id="p-0035" num="0034">At this time, it is possible to adopt a configuration in which, in a region where at least part of the semiconductor layer is removed, the silicon-based substrate is exposed.</div>
</li> <li> <para-num num="[0035]"> </para-num> <div class="description-line" id="p-0036" num="0035">Such a configuration can ensure more reliable removal of the portions in which the crack, the epitaxial layer peeling, and the reaction mark which appear on the outer edge portion of the semiconductor epitaxial wafer are present.</div>
</li> <li> <para-num num="[0036]"> </para-num> <div class="description-line" id="p-0037" num="0036">At this time, it is possible to adopt a configuration in which the semiconductor layer is composed of a nitride semiconductor.</div>
</li> <li> <para-num num="[0037]"> </para-num> <div class="description-line" id="p-0038" num="0037">In an epitaxial wafer of a nitride semiconductor, a crack, epitaxial layer peeling, and a reaction mark appear on the periphery portion thereof without exception; therefore, the present invention is particularly useful when a semiconductor layer which is epitaxially grown is a nitride semiconductor.</div>
</li> <li> <para-num num="[0038]"> </para-num> <div class="description-line" id="p-0039" num="0038">At this time, the nitride semiconductor may be one or more than one of AlN, GaN, InN, and a mixed crystal thereof.</div>
</li> <li> <para-num num="[0039]"> </para-num> <div class="description-line" id="p-0040" num="0039">When the present invention is applied to a semiconductor epitaxial wafer using the above materials as a nitride semiconductor that is used in a semiconductor layer to be epitaxially grown, it is possible to obtain a completely crack-free semiconductor epitaxial wafer more effectively.</div>
</li> <li> <para-num num="[0040]"> </para-num> <div class="description-line" id="p-0041" num="0040">As described above, according to the present invention, it is possible to obtain a completely crack-free semiconductor epitaxial wafer easily and suppress extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <description-of-drawings>
<heading id="h-0007">BRIEF DESCRIPTION OF DRAWINGS</heading>
<li> <para-num num="[0041]"> </para-num> <div class="description-line" id="p-0042" num="0041"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a diagram depicting an example of a production flow of a method for producing a semiconductor epitaxial wafer according to the present invention;</div>
</li> <li> <para-num num="[0042]"> </para-num> <div class="description-line" id="p-0043" num="0042"> <figref idrefs="DRAWINGS">FIG. 2 (<i>a</i>)</figref> is a photograph of the ground semiconductor epitaxial wafer when the semiconductor epitaxial wafer is viewed from diagonally above, <figref idrefs="DRAWINGS">FIG. 2 (<i>b</i>)</figref> is a sectional view of the periphery portion of the ground semiconductor epitaxial wafer, and <figref idrefs="DRAWINGS">FIG. 2(<i>c</i>)</figref> and <figref idrefs="DRAWINGS">FIG. 2(<i>d</i>)</figref> are enlarged photographs of an area near the border between an epitaxial layer portion and a terrace chamfered portion on the periphery portion of the ground semiconductor epitaxial wafer;</div>
</li> <li> <para-num num="[0043]"> </para-num> <div class="description-line" id="p-0044" num="0043"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a diagram depicting a crack and a reaction mark observed on the periphery portion of a semiconductor epitaxial wafer of Comparative Example; and</div>
</li> <li> <para-num num="[0044]"> </para-num> <div class="description-line" id="p-0045" num="0044"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a diagram depicting an overhang portion of an epitaxial layer, the overhang portion being formed in a production process of the method for producing a semiconductor epitaxial wafer according to the present invention.</div>
</li> </description-of-drawings>
<heading id="h-0008">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
<li> <para-num num="[0045]"> </para-num> <div class="description-line" id="p-0046" num="0045">Hereinafter, the present invention will be described in detail as an example of an embodiment with reference to the drawings, but the present invention is not restricted thereto.</div>
</li> <li> <para-num num="[0046]"> </para-num> <div class="description-line" id="p-0047" num="0046">As mentioned earlier, under the present circumstances, even in an epitaxial wafer called “crack-free”, a crack is present in about a few-mm range from the outer edge due to the appearance of a crown, and it is feared that this crack extends in a device production process and a production line is contaminated by inducing peeling of an epitaxial growth layer in a device production process. For this reason, a completely crack-free epitaxial substrate is desired.</div>
</li> <li> <para-num num="[0047]"> </para-num> <div class="description-line" id="p-0048" num="0047">Thus, the present inventors have earnestly studied a method for producing a semiconductor epitaxial wafer which can obtain a completely crack-free semiconductor epitaxial wafer easily and suppress extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <li> <para-num num="[0048]"> </para-num> <div class="description-line" id="p-0049" num="0048">As a result, the present inventors have found that, by observing the outer edge portion of a fabricated epitaxial wafer and removing the portions in which the observed crack, epitaxial layer peeling, and reaction mark are present, it is possible to obtain a completely crack-free semiconductor epitaxial wafer easily and suppress extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process, thereby bringing the present invention to completion.</div>
</li> <li> <para-num num="[0049]"> </para-num> <div class="description-line" id="p-0050" num="0049">Hereinafter, with reference to <figref idrefs="DRAWINGS">FIG. 1</figref>, the method for producing a semiconductor epitaxial wafer according to the present invention will be explained.</div>
</li> <li> <para-num num="[0050]"> </para-num> <div class="description-line" id="p-0051" num="0050">First, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>a</i>)</figref>, a silicon-based substrate is prepared and placed in an epitaxial growth furnace. The silicon-based substrate is, for example, a silicon (Si) substrate or a silicon carbide (SiC) substrate.</div>
</li> <li> <para-num num="[0051]"> </para-num> <div class="description-line" id="p-0052" num="0051">Next, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>b</i>)</figref>, by using an epitaxial growth method such as metal-organic chemical vapor deposition (MOCVD), an epitaxial growth layer is formed on the silicon-based substrate set at a temperature higher than or equal to 900° C., for example, at 1200° C.</div>
</li> <li> <para-num num="[0052]"> </para-num> <div class="description-line" id="p-0053" num="0052">The composition of this epitaxial layer is not limited to a particular composition; the epitaxial layer may be composed of a nitride semiconductor and this nitride semiconductor may be one or more than one of AlN, GaN, InN, and a mixed crystal thereof. For example, it is possible to, after forming an AlN layer, grow a buffer layer formed of alternately stacked AlGaN layers and GaN layers, and form a GaN layer on the surface thereof, and growth is performed such that the resultant layer has a thickness of about 3 to 10 μm as a whole.</div>
</li> <li> <para-num num="[0053]"> </para-num> <div class="description-line" id="p-0054" num="0053">Next, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>c</i>)</figref>, the epitaxial wafer outer edge portion is observed to check the presence or absence of a crack, a reaction mark, and epitaxial layer peeling and the location where the crack, the reaction mark, or the epitaxial layer peeling appeared. The observation method is not limited to a particular method; for example, it is possible to make visual observations of a crack and a reaction mark under collimated light and observe film peeling and a reaction mark under a microscope.</div>
</li> <li> <para-num num="[0054]"> </para-num> <div class="description-line" id="p-0055" num="0054">Next, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>d</i>)</figref>, the portion where the crack appeared, the portion where the reaction mark appeared, and the portion where the peeling of epitaxial layer appeared are removed by grinding.</div>
</li> <li> <para-num num="[0055]"> </para-num> <div class="description-line" id="p-0056" num="0055">At this time, it is preferable to grind the portions in which the crack, the epitaxial layer peeling, and the reaction mark are present without changing the outer diameter of the silicon-based substrate of the epitaxial wafer.</div>
</li> <li> <para-num num="[0056]"> </para-num> <div class="description-line" id="p-0057" num="0056">As described above, by grinding the portions in which the crack, the epitaxial layer peeling, and the reaction mark are present without changing the outer diameter of the silicon-based substrate of the epitaxial wafer, there is no need to give consideration to a change in the diameter of the epitaxial wafer in a subsequent process, whereby it is possible to use the same apparatus and jig corresponding to the diameter of a yet-to-be-ground silicon-based substrate.</div>
</li> <li> <para-num num="[0057]"> </para-num> <div class="description-line" id="p-0058" num="0057">Here, it is possible to perform grinding by using a commercially available grinding wheel such that outer edge portion of the wafer is ground in the width range of 1 to 15 mm to a depth which is deeper than the thickness of the epitaxial layer by about 1 to 250 μm.</div>
</li> <li> <para-num num="[0058]"> </para-num> <div class="description-line" id="p-0059" num="0058">In this case, the ground surface obtained after the epitaxial layer is completely removed is in a state in which the silicon-based substrate is exposed; however, it is necessary simply to eliminate defects such as cracks and the like, and complete removal of the epitaxial layer is not necessarily required.</div>
</li> <li> <para-num num="[0059]"> </para-num> <div class="description-line" id="p-0060" num="0059">Moreover, the removal method is not limited to grinding and etching or polishing may be used.</div>
</li> <li> <para-num num="[0060]"> </para-num> <div class="description-line" id="p-0061" num="0060">Next, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>e</i>)</figref>, the ground surface of the outer edge portion is etched by using, for example, a mixed acid to turn it into a mirror surface or a quasi-mirror surface. As described above, by turning the ground surface into a mirror surface or a quasi-mirror surface by etching, it is possible to suppress particle generation from the ground portion.</div>
</li> <li> <para-num num="[0061]"> </para-num> <div class="description-line" id="p-0062" num="0061">Incidentally, when a grinding wheel whose grit size is fine is used, etching does not necessarily have to be performed because surface roughness of the ground surface is reduced.</div>
</li> <li> <para-num num="[0062]"> </para-num> <div class="description-line" id="p-0063" num="0062">Moreover, the ground surface may be turned into a mirror surface by using CMP (chemical mechanical polishing).</div>
</li> <li> <para-num num="[0063]"> </para-num> <div class="description-line" id="p-0064" num="0063">Next, as depicted in <figref idrefs="DRAWINGS">FIG. 1(<i>f</i>)</figref>, an overhang portion (refer to <figref idrefs="DRAWINGS">FIG. 4</figref>) on the outer edge portion of the epitaxial layer, the overhang portion being formed by etching, is removed by chamfering. As described above, by removing the overhang portion, it is possible to prevent the overhang portion from being chipped in a subsequent process.</div>
</li> <li> <para-num num="[0064]"> </para-num> <div class="description-line" id="p-0065" num="0064">By producing a semiconductor epitaxial wafer in accordance with the production flow depicted in <figref idrefs="DRAWINGS">FIG. 1</figref>, it is possible to obtain a completely crack-free semiconductor epitaxial wafer easily and suppress extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <li> <para-num num="[0065]"> </para-num> <div class="description-line" id="p-0066" num="0065">Next, a semiconductor epitaxial wafer according to the present invention will be explained.</div>
</li> <li> <para-num num="[0066]"> </para-num> <div class="description-line" id="p-0067" num="0066">The semiconductor epitaxial wafer according to the present invention is a semiconductor epitaxial wafer having a semiconductor layer epitaxially grown on a silicon-based substrate, wherein at least part of the semiconductor layer is removed at the outer edge portion of the semiconductor epitaxial wafer.</div>
</li> <li> <para-num num="[0067]"> </para-num> <div class="description-line" id="p-0068" num="0067">As a result of at least part of the epitaxially grown semiconductor layer being removed at the outer edge portion of the semiconductor epitaxial wafer, it is possible to remove the portions in which the crack, the epitaxial layer peeling, and the reaction mark which appear on the outer edge portion of the semiconductor epitaxial wafer are present, which makes it possible to obtain a completely crack-free semiconductor epitaxial wafer easily and suppress extending of the crack and contamination of a production line caused by inducing peeling of an epitaxial growth layer in a subsequent process such as a device production process.</div>
</li> <li> <para-num num="[0068]"> </para-num> <div class="description-line" id="p-0069" num="0068">Moreover, it is preferable that surface of a region where at least part of the epitaxially grown semiconductor layer is removed, is a mirror surface or a quasi-mirror surface.</div>
</li> <li> <para-num num="[0069]"> </para-num> <div class="description-line" id="p-0070" num="0069">Such a configuration makes it possible to suppress particle generation form the removal portion.</div>
</li> <li> <para-num num="[0070]"> </para-num> <div class="description-line" id="p-0071" num="0070">Furthermore, it is possible to adopt a configuration in which, in a region where at least part of the epitaxially grown semiconductor layer is removed, the silicon-based substrate is exposed.</div>
</li> <li> <para-num num="[0071]"> </para-num> <div class="description-line" id="p-0072" num="0071">Such a configuration ensures more reliable removal of the portions in which the crack, the epitaxial layer peeling, and the reaction mark which appear on the outer edge portion of the semiconductor epitaxial wafer are present.</div>
</li> <li> <para-num num="[0072]"> </para-num> <div class="description-line" id="p-0073" num="0072">Moreover, it is possible to adopt a configuration in which the epitaxially grown semiconductor layer is composed of a nitride semiconductor.</div>
</li> <li> <para-num num="[0073]"> </para-num> <div class="description-line" id="p-0074" num="0073">In an epitaxial wafer of a nitride semiconductor, a crack, epitaxial layer peeling, and a reaction mark appear on the periphery portion thereof without exception; therefore, the present invention is particularly useful when a semiconductor layer to be epitaxially grown is a nitride semiconductor.</div>
</li> <li> <para-num num="[0074]"> </para-num> <div class="description-line" id="p-0075" num="0074">This nitride semiconductor may be one or more than one of AlN, GaN, InN, and a mixed crystal thereof.</div>
</li> <li> <para-num num="[0075]"> </para-num> <div class="description-line" id="p-0076" num="0075">When the present invention is applied to a semiconductor epitaxial wafer using the above materials as a nitride semiconductor that is used in a semiconductor layer to be epitaxially grown, it is possible to obtain a completely crack-free semiconductor epitaxial wafer more effectively.</div>
</li> <heading id="h-0009">EXAMPLES</heading>
<li> <para-num num="[0076]"> </para-num> <div class="description-line" id="p-0077" num="0076">Hereinafter, the present invention will be described more specifically with Example and Comparative Example, but the present invention is not restricted to these examples.</div>
</li> <heading id="h-0010">Comparative Example</heading>
<li> <para-num num="[0077]"> </para-num> <div class="description-line" id="p-0078" num="0077">After an AlN layer was formed on a silicon substrate of 150 mm diameter and 1 mm thickness by epitaxial growth, a buffer layer formed of alternately stacked AlGaN layers and GaN layers was grown and a GaN layer was formed on the surface thereof.</div>
</li> <li> <para-num num="[0078]"> </para-num> <div class="description-line" id="p-0079" num="0078">The total thickness of the epitaxial layer was 10 μm.</div>
</li> <li> <para-num num="[0079]"> </para-num> <div class="description-line" id="p-0080" num="0079">When the outer edge portion of this semiconductor epitaxial wafer was observed with collimated light, cracks were observed almost all around the outer edge.</div>
</li> <li> <para-num num="[0080]"> </para-num> <div class="description-line" id="p-0081" num="0080">Moreover, epitaxial layer peelings were scattered all around the outer edge portion and reaction marks were sparsely scattered all around the outer edge portion.</div>
</li> <li> <para-num num="[0081]"> </para-num> <div class="description-line" id="p-0082" num="0081">In <figref idrefs="DRAWINGS">FIG. 3</figref>, the state of the crack and the reaction mark on the periphery portion of the semiconductor epitaxial wafer fabricated in the manner described above is depicted.</div>
</li> <heading id="h-0011">Example</heading>
<li> <para-num num="[0082]"> </para-num> <div class="description-line" id="p-0083" num="0082">A semiconductor epitaxial wafer was fabricated in the same manner as Comparative Example.</div>
</li> <li> <para-num num="[0083]"> </para-num> <div class="description-line" id="p-0084" num="0083">After the outer edge portion of the fabricated semiconductor epitaxial wafer was observed with collimated light, a crack portion, an epitaxial layer peeling (epitaxial layer burr) portion, and a reaction mark portion on outer edge portion of the semiconductor epitaxial wafer were ground (subjected to terrace chamfering) by a grinding wheel in an area 10 mm wide and 50 μm deep.</div>
</li> <li> <para-num num="[0084]"> </para-num> <div class="description-line" id="p-0085" num="0084">The ground semiconductor epitaxial wafer is depicted in <figref idrefs="DRAWINGS">FIG. 2</figref>.</div>
</li> <li> <para-num num="[0085]"> </para-num> <div class="description-line" id="p-0086" num="0085"> <figref idrefs="DRAWINGS">FIG. 2 (<i>a</i>)</figref> is a photograph of the ground semiconductor epitaxial wafer when the semiconductor epitaxial wafer is viewed from diagonally above, <figref idrefs="DRAWINGS">FIG. 2 (<i>b</i>)</figref> is a sectional view of the periphery portion of the ground semiconductor epitaxial wafer, and <figref idrefs="DRAWINGS">FIGS. 2(<i>c</i>) and 2(<i>d</i>)</figref> are enlarged photographs of an area near the border between an epitaxial layer portion and a terrace chamfered portion on the periphery portion of the ground semiconductor epitaxial wafer.</div>
</li> <li> <para-num num="[0086]"> </para-num> <div class="description-line" id="p-0087" num="0086">As is clear from <figref idrefs="DRAWINGS">FIG. 2</figref>, all the crack portions, epitaxial layer peeling (epitaxial layer burr) portions, and reaction mark portions on outer edge portion of the wafer are completely removed.</div>
</li> <li> <para-num num="[0087]"> </para-num> <div class="description-line" id="p-0088" num="0087">In addition, by performing mixed acid etching on the ground portion, the ground portion was turned into a mirror surface or a quasi-mirror surface.</div>
</li> <li> <para-num num="[0088]"> </para-num> <div class="description-line" id="p-0089" num="0088">Then, an overhang portion of the epitaxial layer, the overhang portion being formed by the mixed acid etching, was removed by tape chamfering.</div>
</li> <li> <para-num num="[0089]"> </para-num> <div class="description-line" id="p-0090" num="0089">It is to be understood that the present invention is not limited in any way by the embodiment thereof described above. The above embodiment is merely an example, and anything that has substantially the same structure as the technical idea recited in the claims of the present invention and that offers similar workings and benefits falls within the technical scope of the present invention.</div>
</li> </ul>
</div>
</section><section itemprop="claims" itemscope="">
<h2>Claims (<span itemprop="count">8</span>)</h2>
<div html="" itemprop="content"><div class="claims" lang="EN" load-source="patent-office" mxw-id="PCLM134024617">
<div class="claim"> <div class="claim" id="CLM-00001" num="00001">
<div class="claim-text"> <b>1</b>. A semiconductor epitaxial wafer in which a semiconductor layer is, epitaxially grown on a silicon-based substrate, wherein
<div class="claim-text">at an outer edge portion of the semiconductor epitaxial wafer, at least part of the semiconductor layer is removed.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00002" num="00002">
<div class="claim-text"> <b>2</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<div class="claim-text">surface of a region where at least part of the semiconductor layer is removed, is a mirror surface or a quasi-mirror surface.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00003" num="00003">
<div class="claim-text"> <b>3</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<div class="claim-text">in a region where at least part of the semiconductor layer is removed, the silicon-based substrate is exposed.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00004" num="00004">
<div class="claim-text"> <b>4</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein
<div class="claim-text">in a region where at least part of the semiconductor layer is removed, the silicon-based substrate is exposed.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00005" num="00005">
<div class="claim-text"> <b>5</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein
<div class="claim-text">the semiconductor layer is composed of a nitride semiconductor.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00006" num="00006">
<div class="claim-text"> <b>6</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein
<div class="claim-text">the semiconductor layer is composed of a nitride semiconductor.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00007" num="00007">
<div class="claim-text"> <b>7</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein
<div class="claim-text">the semiconductor layer is composed of a nitride semiconductor.</div> </div>
</div>
</div> <div class="claim-dependent"> <div class="claim" id="CLM-00008" num="00008">
<div class="claim-text"> <b>8</b>. The semiconductor epitaxial wafer according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein
<div class="claim-text">the nitride semiconductor is one or more than one of AlN, GaN, InN, and a mixed crystal thereof.</div> </div>
</div>
</div> </div>
</div>
</section>
                </article>
            </search-app>
        </body>
    </html>
    