m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/wrk/paeg/users/keshava/alto/caher/work/11_jul/srcs/ip/ip_repo/bufgmux_v1_0/hdl/src/verilog
vclock_mux
!s110 1531293291
!i10b 1
!s100 M71lNH^]1B6eaBe`mPaAG2
IgQSPNjo;Vk;`80:iI<@:31
V`JN@9S9cnhjKRR_L]QIcM3
R0
w1531293287
8clock_mux.v
Fclock_mux.v
L0 22
OL;L;10.3d;59
r1
!s85 0
31
!s108 1531293290.959800
!s107 clock_mux.v|
!s90 clock_mux.v|
!i113 0
o-L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
