0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/DSD/debugexam/debugging/debugging.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sim_1/new/Counter_4bit_tb.sv,1733819592,systemVerilog,,,,Counter_4bit_tb,,,,,,,,
/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/counter_4bit.sv,1733819998,systemVerilog,,/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/d_flipflop.sv,,counter_4bit,,,,,,,,
/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/d_flipflop.sv,1733819954,systemVerilog,,/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv,,d_flipflop,,,,,,,,
/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv,1733820033,systemVerilog,,/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/mux2x1.sv,,d_latch_asyn_rstn,,,,,,,,
/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sources_1/imports/4-bit-counter/mux2x1.sv,1733819192,systemVerilog,,/home/it/chipxprt/DSD/debugexam/debugging/debugging.srcs/sim_1/new/Counter_4bit_tb.sv,,mux2x1,,,,,,,,
