
---------- Begin Simulation Statistics ----------
final_tick                               125003736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848016                       # Number of bytes of host memory used
host_op_rate                                   197890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1419.42                       # Real time elapsed on the host
host_tick_rate                               88066564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000003                       # Number of instructions simulated
sim_ops                                     280889904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125004                       # Number of seconds simulated
sim_ticks                                125003736500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993274                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25063391                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25065077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            284697                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48763625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724199                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          724529                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              330                       # Number of indirect misses.
system.cpu.branchPred.lookups                60073947                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2592919                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 124018446                       # number of cc regfile reads
system.cpu.cc_regfile_writes                118155942                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            284213                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   57549898                       # Number of branches committed
system.cpu.commit.bw_lim_events              11181505                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          247154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         8117723                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250123465                       # Number of instructions committed
system.cpu.commit.committedOps              281013366                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    239007895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.175749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.135044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    149034271     62.36%     62.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     34320142     14.36%     76.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16307721      6.82%     83.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9497836      3.97%     87.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7863082      3.29%     90.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3170999      1.33%     92.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4601462      1.93%     94.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3030877      1.27%     95.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11181505      4.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    239007895                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2518297                       # Number of function calls committed.
system.cpu.commit.int_insts                 242281012                       # Number of committed integer instructions.
system.cpu.commit.loads                      43935312                       # Number of loads committed
system.cpu.commit.membars                      246912                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       178910      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        193688660     68.93%     68.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1527745      0.54%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          415903      0.15%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          415901      0.15%     69.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          357828      0.13%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         484255      0.17%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        43935312     15.63%     85.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       40008849     14.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         281013366                       # Class of committed instruction
system.cpu.commit.refs                       83944161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   4185745                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000003                       # Number of Instructions Simulated
system.cpu.committedOps                     280889904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.000030                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.000030                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              46235848                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   488                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             24991633                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              290803681                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                136435105                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  55576657                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 289809                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   941                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1693138                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    60073947                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  39717189                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      91593880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                162526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      259664647                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  580586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.240289                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          148346352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           28380509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038628                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          240230557                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.213064                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.477848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                181821443     75.69%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6212557      2.59%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5241347      2.18%     80.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7764308      3.23%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  9863950      4.11%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5455122      2.27%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1793888      0.75%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2691338      1.12%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19386604      8.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            240230557                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         9776917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               368323                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 58925437                       # Number of branches executed
system.cpu.iew.exec_nop                        123493                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.155129                       # Inst execution rate
system.cpu.iew.exec_refs                     87233098                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   40528276                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  934175                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              44912611                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             252308                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4333                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             40865857                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           289173278                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              46704822                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            764161                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             288790877                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                647173                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 289809                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                647375                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         56882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2235886                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          590                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1367                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1956944                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       977295                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       857007                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1367                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       164583                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         203740                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 270762450                       # num instructions consuming a value
system.cpu.iew.wb_count                     286413820                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.523639                       # average fanout of values written-back
system.cpu.iew.wb_producers                 141781686                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.145621                       # insts written-back per cycle
system.cpu.iew.wb_sent                      286453423                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                322678655                       # number of integer regfile reads
system.cpu.int_regfile_writes               192530069                       # number of integer regfile writes
system.cpu.ipc                               0.999970                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.999970                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181095      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             198572307     68.58%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1611504      0.56%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               422460      0.15%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               422457      0.15%     69.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               362200      0.13%     69.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              488683      0.17%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46923285     16.21%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            40571045     14.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              289555039                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4308140                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014878                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1111666     25.80%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     25.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 805382     18.69%     44.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2391088     55.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              289144533                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          814711200                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    282199576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         292845420                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  288797477                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 289555039                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              252308                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8159858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5975                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           5154                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4051440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     240230557                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.205321                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.875861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           144178529     60.02%     60.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23924026      9.96%     69.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22635370      9.42%     79.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16839927      7.01%     86.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11961256      4.98%     91.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8084448      3.37%     94.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8610238      3.58%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2062304      0.86%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1934459      0.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       240230557                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.158186                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                4537551                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            8943549                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4214244                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           4365589                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1391602                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           878269                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             44912611                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40865857                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               195804368                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 987649                       # number of misc regfile writes
system.cpu.numCycles                        250007474                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1475770                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             306370285                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5424                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                136841134                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     28                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             467120337                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              290333055                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           317952216                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  56886183                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4013304                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 289809                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5061126                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 11581877                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        324772606                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       39676535                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             847814                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4007945                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         252335                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          5291787                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    516902372                       # The number of ROB reads
system.cpu.rob.rob_writes                   579484884                       # The number of ROB writes
system.cpu.timesIdled                         3172711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5174025                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2180916                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   241                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       284654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        585934                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5542576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11085645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23302                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       284215                       # Transaction distribution
system.membus.trans_dist::CleanEvict              439                       # Transaction distribution
system.membus.trans_dist::ReadExReq            231968                       # Transaction distribution
system.membus.trans_dist::ReadExResp           231968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69297                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       887199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 887199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37470720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37470720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301280                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1769280500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1583109750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5300714                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       767667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4892613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242340                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242340                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4892850                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       407864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14678313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1950401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16628714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    626269632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72553984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              698823616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          307888                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18189760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5850957                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062983                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5827654     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23303      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5850957                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10918887500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         975313500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7339325399                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              4892305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               349484                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5241789                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4892305                       # number of overall hits
system.l2.overall_hits::.cpu.data              349484                       # number of overall hits
system.l2.overall_hits::total                 5241789                       # number of overall hits
system.l2.demand_misses::.cpu.inst                545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             300720                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301265                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               545                       # number of overall misses
system.l2.overall_misses::.cpu.data            300720                       # number of overall misses
system.l2.overall_misses::total                301265                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42415500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26776769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26819184500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42415500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26776769000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26819184500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4892850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           650204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5543054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4892850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          650204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5543054                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.462501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054350                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.462501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054350                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77826.605505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89042.195398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89021.905963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77826.605505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89042.195398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89021.905963                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284215                       # number of writebacks
system.l2.writebacks::total                    284215                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        300720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       300720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301265                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36965500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23769569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23806534500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36965500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23769569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23806534500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.462501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.462501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054350                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67826.605505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79042.195398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79021.905963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67826.605505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79042.195398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79021.905963                       # average overall mshr miss latency
system.l2.replacements                         307888                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       483452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           483452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       483452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       483452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4892613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4892613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4892613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4892613                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             10372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10372                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          231968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              231968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20290525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20290525500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242340                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87471.226635                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87471.226635                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       231968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17970845500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17970845500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77471.226635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77471.226635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4892305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4892305                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42415500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42415500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4892850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4892850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77826.605505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77826.605505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36965500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36965500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67826.605505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67826.605505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        339112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            339112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        68752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6486243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6486243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       407864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        407864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168566                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94342.615488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94342.615488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        68752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5798723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5798723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168566                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84342.615488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84342.615488                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16234.789603                       # Cycle average of tags in use
system.l2.tags.total_refs                    11085561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    324272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.185995                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     307.759954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.718506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15885.311143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990893                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3427                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177694576                       # Number of tag accesses
system.l2.tags.data_accesses                177694576                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19246080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19280960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18189760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18189760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          300720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       284215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             284215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            279032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         153964038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154243069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       279032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           279032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      145513730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145513730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      145513730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           279032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        153964038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            299756800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    284215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    300619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000887999750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16194                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              883932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301265                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     284215                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301265                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17886                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5608533000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1505820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11255358000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18622.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37372.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   214053                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  174943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301265                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.787515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.935882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.053305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122920     62.60%     62.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25668     13.07%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14781      7.53%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10405      5.30%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7369      3.75%     92.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3722      1.90%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4118      2.10%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2167      1.10%     97.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5207      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.596764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.477731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.522697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16193     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.549216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.507334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.209773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5417     33.45%     33.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.17%     33.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7941     49.04%     82.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2160     13.34%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              548      3.38%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               94      0.58%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16194                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19274496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18188288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19280960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18189760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       154.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       145.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125003185500                       # Total gap between requests
system.mem_ctrls.avgGap                     213505.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19239616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18188288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 279031.659185643657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 153912327.252713769674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 145501954.655571460724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       300720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       284215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14536500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11240821500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2881702365500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26672.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37379.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10139163.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            704039700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            374205975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1074327240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          742038660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9867430560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44098488900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10865865600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67726396635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.794978                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27809384750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4174040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  93020311750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            697970700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            370968840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1075983720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          741443580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9867430560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44204950080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10776214080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67734961560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.863495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27574665500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4174040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  93255031000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     34745303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34745303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34745303                       # number of overall hits
system.cpu.icache.overall_hits::total        34745303                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4971886                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4971886                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4971886                       # number of overall misses
system.cpu.icache.overall_misses::total       4971886                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  64964904499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  64964904499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  64964904499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  64964904499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39717189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39717189                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39717189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39717189                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.125182                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.125182                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.125182                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.125182                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13066.450940                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13066.450940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13066.450940                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13066.450940                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4892613                       # number of writebacks
system.cpu.icache.writebacks::total           4892613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        79036                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        79036                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        79036                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        79036                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4892850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4892850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4892850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4892850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  59330592499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  59330592499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  59330592499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  59330592499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.123192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.123192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12125.978213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12125.978213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12125.978213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12125.978213                       # average overall mshr miss latency
system.cpu.icache.replacements                4892613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34745303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34745303                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4971886                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4971886                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  64964904499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  64964904499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39717189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39717189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.125182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.125182                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13066.450940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13066.450940                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        79036                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        79036                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4892850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4892850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  59330592499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  59330592499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.123192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12125.978213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12125.978213                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.978402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39638153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4892850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.101240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.978402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925697                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84327228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84327228                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81297852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81297852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81419185                       # number of overall hits
system.cpu.dcache.overall_hits::total        81419185                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       900276                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         900276                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       916841                       # number of overall misses
system.cpu.dcache.overall_misses::total        916841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45291260733                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45291260733                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45291260733                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45291260733                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     82198128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82198128                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     82336026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     82336026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011135                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50308.195190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50308.195190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49399.253233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49399.253233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4408320                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             56898                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.477591                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       483452                       # number of writebacks
system.cpu.dcache.writebacks::total            483452                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       250065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       250065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       250065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       250065                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       650211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       650211                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       650218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       650218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31546780630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31546780630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31547025130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31547025130                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007910                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007897                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007897                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48517.759051                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48517.759051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48517.612754                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48517.612754                       # average overall mshr miss latency
system.cpu.dcache.replacements                 649963                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41901528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41901528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       534661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        534661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15772054500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15772054500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42436189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42436189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29499.167697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29499.167697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       126560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       126560                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       408101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10706636000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10706636000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26235.260389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26235.260389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39396324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39396324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       365602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       365602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29518793238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29518793238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80740.240037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80740.240037                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123505                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20839744635                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20839744635                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006089                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86080.144054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86080.144054                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       121333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        121333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16565                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16565                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       137898                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       137898                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.120125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.120125                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       244500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       244500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 34928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       128330                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       128330                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data       123442                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       123442                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data   1728318500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1728318500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       251772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       251772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.490293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.490293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14001.057177                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14001.057177                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data       123441                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       123441                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.959697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            82444646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            650219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.795197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.959697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         166319639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        166319639                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 125003736500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 125003736500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
