{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705463624992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:53:44 2024 " "Processing started: Wed Jan 17 10:53:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705463624996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705463625318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgamoduleoffaulttolerantunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgamoduleoffaulttolerantunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGAmoduleOfFaultTolerantUnit-behavioral " "Found design unit 1: FPGAmoduleOfFaultTolerantUnit-behavioral" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGAmoduleOfFaultTolerantUnit " "Found entity 1: FPGAmoduleOfFaultTolerantUnit" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoTMR-behavioral " "Found design unit 1: NoTMR-behavioral" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoTMR " "Found entity 1: NoTMR" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TMR-behavioral " "Found design unit 1: TMR-behavioral" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""} { "Info" "ISGN_ENTITY_NAME" "1 TMR " "Found entity 1: TMR" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gtmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gtmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GTMR-behavioral " "Found design unit 1: GTMR-behavioral" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""} { "Info" "ISGN_ENTITY_NAME" "1 GTMR " "Found entity 1: GTMR" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAmoduleOfFaultTolerantUnit " "Elaborating entity \"FPGAmoduleOfFaultTolerantUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705463626169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NoTMR_error_count FPGAmoduleOfFaultTolerantUnit.vhd(29) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(29): object \"NoTMR_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_1_error_count FPGAmoduleOfFaultTolerantUnit.vhd(32) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(32): object \"TMR_CRC24_1_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_2_error_count FPGAmoduleOfFaultTolerantUnit.vhd(33) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(33): object \"TMR_CRC24_2_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TMR_CRC24_3_error_count FPGAmoduleOfFaultTolerantUnit.vhd(34) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(34): object \"TMR_CRC24_3_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_1_error_count FPGAmoduleOfFaultTolerantUnit.vhd(37) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(37): object \"GTMR_CRC24_1_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_2_error_count FPGAmoduleOfFaultTolerantUnit.vhd(38) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(38): object \"GTMR_CRC24_2_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_3_error_count FPGAmoduleOfFaultTolerantUnit.vhd(39) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(39): object \"GTMR_CRC24_3_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_4_error_count FPGAmoduleOfFaultTolerantUnit.vhd(40) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(40): object \"GTMR_CRC24_4_error_count\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GTMR_CRC24_4_tact_enable FPGAmoduleOfFaultTolerantUnit.vhd(43) " "Verilog HDL or VHDL warning at FPGAmoduleOfFaultTolerantUnit.vhd(43): object \"GTMR_CRC24_4_tact_enable\" assigned a value but never read" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NoTMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(137) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(137): signal \"NoTMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(139) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(139): signal \"TMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GTMR_CRC24 FPGAmoduleOfFaultTolerantUnit.vhd(141) " "VHDL Process Statement warning at FPGAmoduleOfFaultTolerantUnit.vhd(141): signal \"GTMR_CRC24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626171 "|FPGAmoduleOfFaultTolerantUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoTMR NoTMR:NoTMR_instance " "Elaborating entity \"NoTMR\" for hierarchy \"NoTMR:NoTMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "NoTMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626201 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR NoTMR.vhd(40) " "VHDL Signal Declaration warning at NoTMR.vhd(40): used explicit default value for signal \"LFSR\" because signal was never assigned a value" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626201 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMR TMR:TMR_instance " "Elaborating entity \"TMR\" for hierarchy \"TMR:TMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "TMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626201 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_1 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_1\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_2 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_2\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_3 TMR.vhd(47) " "VHDL Signal Declaration warning at TMR.vhd(47): used explicit default value for signal \"LFSR_3\" because signal was never assigned a value" {  } { { "TMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/TMR.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626217 "|FPGAmoduleOfFaultTolerantUnit|TMR:TMR_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GTMR GTMR:GTMR_instance " "Elaborating entity \"GTMR\" for hierarchy \"GTMR:GTMR_instance\"" {  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "GTMR_instance" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626217 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_1 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_1\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_2 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_2\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_3 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_3\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_4 GTMR.vhd(56) " "VHDL Signal Declaration warning at GTMR.vhd(56): used explicit default value for signal \"LFSR_4\" because signal was never assigned a value" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_CRC24_4 GTMR.vhd(920) " "VHDL Process Statement warning at GTMR.vhd(920): signal \"enable_CRC24_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 920 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(924) " "VHDL Process Statement warning at GTMR.vhd(924): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(930) " "VHDL Process Statement warning at GTMR.vhd(930): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 930 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data GTMR.vhd(936) " "VHDL Process Statement warning at GTMR.vhd(936): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 936 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_1 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_1\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_4 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_4\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_CRC24_4_tact_enable GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"temp_CRC24_4_tact_enable\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_2 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_2\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_CRC24_3 GTMR.vhd(918) " "VHDL Process Statement warning at GTMR.vhd(918): inferring latch(es) for signal or variable \"enable_CRC24_3\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_CRC24_4 GTMR.vhd(970) " "VHDL Process Statement warning at GTMR.vhd(970): signal \"enable_CRC24_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 970 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_3 GTMR.vhd(972) " "VHDL Process Statement warning at GTMR.vhd(972): signal \"error_CRC24_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 972 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_2 GTMR.vhd(974) " "VHDL Process Statement warning at GTMR.vhd(974): signal \"error_CRC24_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 974 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error_CRC24_1 GTMR.vhd(976) " "VHDL Process Statement warning at GTMR.vhd(976): signal \"error_CRC24_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 976 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_3 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_3\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_2 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_2\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error_CRC24_1 GTMR.vhd(968) " "VHDL Process Statement warning at GTMR.vhd(968): inferring latch(es) for signal or variable \"error_CRC24_1\", which holds its previous value in one or more paths through the process" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_1\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_1\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_2\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_2\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[0\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[0\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[1\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[1\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[2\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[2\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[3\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[3\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[4\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[4\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[5\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[5\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[6\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[6\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[7\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[7\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[8\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[8\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626232 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[9\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[9\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[10\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[10\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[11\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[11\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[12\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[12\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[13\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[13\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[14\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[14\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[15\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[15\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[16\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[16\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[17\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[17\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[18\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[18\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[19\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[19\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[20\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[20\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[21\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[21\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[22\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[22\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[23\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[23\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[24\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[24\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[25\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[25\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[26\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[26\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[27\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[27\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[28\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[28\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[29\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[29\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[30\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[30\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_CRC24_3\[31\] GTMR.vhd(968) " "Inferred latch for \"error_CRC24_3\[31\]\" at GTMR.vhd(968)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 968 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_3 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_3\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_2 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_2\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[0\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[0\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[1\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[1\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[2\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[2\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[3\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[3\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[4\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[4\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[5\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[5\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[6\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[6\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[7\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[7\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[8\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[8\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[9\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[9\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[10\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[10\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[11\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[11\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[12\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[12\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[13\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[13\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626248 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[14\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[14\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[15\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[15\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[16\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[16\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[17\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[17\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[18\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[18\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[19\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[19\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[20\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[20\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[21\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[21\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[22\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[22\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_CRC24_4_tact_enable\[23\] GTMR.vhd(918) " "Inferred latch for \"temp_CRC24_4_tact_enable\[23\]\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_4 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_4\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_CRC24_1 GTMR.vhd(918) " "Inferred latch for \"enable_CRC24_1\" at GTMR.vhd(918)" {  } { { "GTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/GTMR.vhd" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705463626250 "|FPGAmoduleOfFaultTolerantUnit|GTMR:GTMR_instance"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NoTMR:NoTMR_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NoTMR:NoTMR_instance\|Mod1\"" {  } { { "NoTMR.vhd" "Mod1" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NoTMR:NoTMR_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NoTMR:NoTMR_instance\|Mult0\"" {  } { { "NoTMR.vhd" "Mult0" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NoTMR:NoTMR_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NoTMR:NoTMR_instance\|Mod0\"" {  } { { "NoTMR.vhd" "Mod0" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1705463626771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_divide:Mod1\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463626877 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463626877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463626955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463626955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 27 " "Parameter \"LPM_WIDTHB\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627241 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463627241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pft " "Found entity 1: mult_pft" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705463627288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705463627288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NoTMR:NoTMR_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"NoTMR:NoTMR_instance\|lpm_divide:Mod0\"" {  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NoTMR:NoTMR_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"NoTMR:NoTMR_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705463627304 ""}  } { { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1705463627304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_mult7 " "Synthesized away node \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_mult7\"" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } } { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627430 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance|lpm_mult:Mult0|mult_pft:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_out8 " "Synthesized away node \"NoTMR:NoTMR_instance\|lpm_mult:Mult0\|mult_pft:auto_generated\|mac_out8\"" {  } { { "db/mult_pft.tdf" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/db/mult_pft.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "NoTMR.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/NoTMR.vhd" 96 -1 0 } } { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463627430 "|FPGAmoduleOfFaultTolerantUnit|NoTMR:NoTMR_instance|lpm_mult:Mult0|mult_pft:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1705463627430 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1705463627430 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1705463627704 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1705463627704 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705463629956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "544 " "544 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1705463630494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705463630783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705463630783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3043 " "Implemented 3043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3034 " "Implemented 3034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705463631032 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1705463631032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705463631032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:53:51 2024 " "Processing ended: Wed Jan 17 10:53:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705463631053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705463632040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463632040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:53:51 2024 " "Processing started: Wed Jan 17 10:53:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463632040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705463632040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705463632040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705463632129 ""}
{ "Info" "0" "" "Project  = FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Project  = FPGAmoduleOfFaultTolerantUnit" 0 0 "Fitter" 0 0 1705463632143 ""}
{ "Info" "0" "" "Revision = FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Revision = FPGAmoduleOfFaultTolerantUnit" 0 0 "Fitter" 0 0 1705463632143 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1705463632244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAmoduleOfFaultTolerantUnit EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FPGAmoduleOfFaultTolerantUnit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705463632261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705463632287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705463632287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705463632562 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705463632575 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1705463632793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1705463632793 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1705463632793 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705463632793 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5499 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1705463632809 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5501 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1705463632809 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5503 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1705463632809 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5505 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1705463632809 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5507 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1705463632809 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705463632809 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705463632809 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 3 " "No exact pin location assignment(s) for 1 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx_pin " "Pin tx_pin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { tx_pin } } } { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx_pin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1705463633237 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1705463633237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAmoduleOfFaultTolerantUnit.sdc " "Synopsys Design Constraints File file not found: 'FPGAmoduleOfFaultTolerantUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705463633585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705463633585 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705463633599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705463633599 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705463633599 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1705463633696 ""}  } { { "FPGAmoduleOfFaultTolerantUnit.vhd" "" { Text "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/FPGAmoduleOfFaultTolerantUnit.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 0 { 0 ""} 0 5493 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705463633696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705463633996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705463634043 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "13 Embedded multiplier block " "Packed 13 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1705463634043 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "13 " "Created 13 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1705463634043 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705463634043 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1705463634059 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1705463634059 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1705463634059 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1705463634061 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1705463634061 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1705463634061 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx " "Node \"tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1705463634075 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tx_enable " "Node \"tx_enable\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tx_enable" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1705463634075 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1705463634075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705463634075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705463634912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705463635557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705463635573 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705463640943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705463640943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705463641292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1705463642475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705463642475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705463645849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1705463645849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705463645849 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1705463645884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705463645918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705463646353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705463646373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705463646668 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705463647110 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705463647487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/output_files/FPGAmoduleOfFaultTolerantUnit.fit.smsg " "Generated suppressed messages file C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/output_files/FPGAmoduleOfFaultTolerantUnit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705463647661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463648122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:54:08 2024 " "Processing ended: Wed Jan 17 10:54:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463648122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463648122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463648122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705463648122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705463649003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463649003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:54:08 2024 " "Processing started: Wed Jan 17 10:54:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463649003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705463649003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705463649003 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705463649613 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705463649636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463649866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:54:09 2024 " "Processing ended: Wed Jan 17 10:54:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463649866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463649866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463649866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705463649866 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705463650533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705463650932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463650937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:54:10 2024 " "Processing started: Wed Jan 17 10:54:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463650937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705463650937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_sta FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705463650937 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1705463651018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705463651123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1705463651152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1705463651152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAmoduleOfFaultTolerantUnit.sdc " "Synopsys Design Constraints File file not found: 'FPGAmoduleOfFaultTolerantUnit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1705463651357 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1705463651357 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651359 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_stop start_stop " "create_clock -period 1.000 -name start_stop start_stop" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651359 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651359 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1705463651439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651439 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1705463651439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1705463651455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1705463651658 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1705463651658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -104.908 " "Worst-case setup slack is -104.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -104.908     -6771.298 clk  " " -104.908     -6771.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 start_stop  " "    0.318         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463651672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 clk  " "    0.345         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 start_stop  " "    0.385         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463651684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463651685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463651687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -211.318 clk  " "   -3.000      -211.318 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 start_stop  " "   -3.000        -4.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463651689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463651689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1705463652228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1705463652244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1705463652747 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1705463652872 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1705463652872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -93.501 " "Worst-case setup slack is -93.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -93.501     -6017.137 clk  " "  -93.501     -6017.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398         0.000 start_stop  " "    0.398         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463652883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 clk  " "    0.300         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 start_stop  " "    0.341         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463652895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463652897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463652898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -211.292 clk  " "   -3.000      -211.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 start_stop  " "   -3.000        -4.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463652898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463652898 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1705463653405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1705463653504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1705463653504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -59.917 " "Worst-case setup slack is -59.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -59.917     -3804.517 clk  " "  -59.917     -3804.517 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626         0.000 start_stop  " "    0.626         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463653504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 clk  " "    0.180         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 start_stop  " "    0.208         0.000 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463653519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463653522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1705463653524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -204.759 clk  " "   -3.000      -204.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.160 start_stop  " "   -3.000        -4.160 start_stop " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1705463653528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1705463653528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1705463654214 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1705463654214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463654269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:54:14 2024 " "Processing ended: Wed Jan 17 10:54:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463654269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463654269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463654269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705463654269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705463655135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705463655135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 10:54:15 2024 " "Processing started: Wed Jan 17 10:54:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705463655135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705463655135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGAmoduleOfFaultTolerantUnit -c FPGAmoduleOfFaultTolerantUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705463655135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_6_1200mv_85c_slow.vho C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_6_1200mv_85c_slow.vho in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463655804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_6_1200mv_0c_slow.vho C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_6_1200mv_0c_slow.vho in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463656071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_min_1200mv_0c_fast.vho C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_min_1200mv_0c_fast.vho in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463656339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit.vho C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit.vho in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463656602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_6_1200mv_85c_vhd_slow.sdo C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463656801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_6_1200mv_0c_vhd_slow.sdo C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463656985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_min_1200mv_0c_vhd_fast.sdo C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463657173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGAmoduleOfFaultTolerantUnit_vhd.sdo C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/ simulation " "Generated file FPGAmoduleOfFaultTolerantUnit_vhd.sdo in folder \"C:/Users/sidni/Documents/Quartus/FPGAmoduleOfFaultTolerantUnit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1705463657369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705463657413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 10:54:17 2024 " "Processing ended: Wed Jan 17 10:54:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705463657413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705463657413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705463657413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705463657413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705463658004 ""}
