{
	"configurations" : 
	[
		{
			"directories" : 
			[
				{
					"build" : ".",
					"jsonFile" : "directory-.-Debug-d0094a50bb2071803777.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.28"
					},
					"projectIndex" : 0,
					"source" : ".",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"name" : "Debug",
			"projects" : 
			[
				{
					"directoryIndexes" : 
					[
						0
					],
					"name" : "KCoreFPGA",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"targets" : 
			[
				{
					"directoryIndex" : 0,
					"id" : "ALL_BUILD::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ALL_BUILD-Debug-28d0ea83f14d488822f4.json",
					"name" : "ALL_BUILD",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Continuous::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Continuous-Debug-9b03285afc852659a7f3.json",
					"name" : "Continuous",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Experimental::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Experimental-Debug-b1239a6e5288e4759691.json",
					"name" : "Experimental",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "KCoreFPGA::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-KCoreFPGA-Debug-5d47dbfe19441f02eef7.json",
					"name" : "KCoreFPGA",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Nightly::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Nightly-Debug-5ce528434ef7b320ba64.json",
					"name" : "Nightly",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "NightlyMemoryCheck::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-NightlyMemoryCheck-Debug-850bc9c784234ac74d7a.json",
					"name" : "NightlyMemoryCheck",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "ZERO_CHECK::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ZERO_CHECK-Debug-df1d7428a2ccad1cd261.json",
					"name" : "ZERO_CHECK",
					"projectIndex" : 0
				}
			]
		},
		{
			"directories" : 
			[
				{
					"build" : ".",
					"jsonFile" : "directory-.-Release-d0094a50bb2071803777.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.28"
					},
					"projectIndex" : 0,
					"source" : ".",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"name" : "Release",
			"projects" : 
			[
				{
					"directoryIndexes" : 
					[
						0
					],
					"name" : "KCoreFPGA",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"targets" : 
			[
				{
					"directoryIndex" : 0,
					"id" : "ALL_BUILD::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ALL_BUILD-Release-28d0ea83f14d488822f4.json",
					"name" : "ALL_BUILD",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Continuous::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Continuous-Release-9b03285afc852659a7f3.json",
					"name" : "Continuous",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Experimental::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Experimental-Release-b1239a6e5288e4759691.json",
					"name" : "Experimental",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "KCoreFPGA::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-KCoreFPGA-Release-9722cc6678e07d9df9ec.json",
					"name" : "KCoreFPGA",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Nightly::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Nightly-Release-5ce528434ef7b320ba64.json",
					"name" : "Nightly",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "NightlyMemoryCheck::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-NightlyMemoryCheck-Release-850bc9c784234ac74d7a.json",
					"name" : "NightlyMemoryCheck",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "ZERO_CHECK::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ZERO_CHECK-Release-df1d7428a2ccad1cd261.json",
					"name" : "ZERO_CHECK",
					"projectIndex" : 0
				}
			]
		},
		{
			"directories" : 
			[
				{
					"build" : ".",
					"jsonFile" : "directory-.-MinSizeRel-d0094a50bb2071803777.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.28"
					},
					"projectIndex" : 0,
					"source" : ".",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"name" : "MinSizeRel",
			"projects" : 
			[
				{
					"directoryIndexes" : 
					[
						0
					],
					"name" : "KCoreFPGA",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"targets" : 
			[
				{
					"directoryIndex" : 0,
					"id" : "ALL_BUILD::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ALL_BUILD-MinSizeRel-28d0ea83f14d488822f4.json",
					"name" : "ALL_BUILD",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Continuous::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Continuous-MinSizeRel-9b03285afc852659a7f3.json",
					"name" : "Continuous",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Experimental::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Experimental-MinSizeRel-b1239a6e5288e4759691.json",
					"name" : "Experimental",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "KCoreFPGA::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-KCoreFPGA-MinSizeRel-e9f1807b5880c66ac230.json",
					"name" : "KCoreFPGA",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Nightly::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Nightly-MinSizeRel-5ce528434ef7b320ba64.json",
					"name" : "Nightly",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "NightlyMemoryCheck::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-NightlyMemoryCheck-MinSizeRel-850bc9c784234ac74d7a.json",
					"name" : "NightlyMemoryCheck",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "ZERO_CHECK::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ZERO_CHECK-MinSizeRel-df1d7428a2ccad1cd261.json",
					"name" : "ZERO_CHECK",
					"projectIndex" : 0
				}
			]
		},
		{
			"directories" : 
			[
				{
					"build" : ".",
					"jsonFile" : "directory-.-RelWithDebInfo-d0094a50bb2071803777.json",
					"minimumCMakeVersion" : 
					{
						"string" : "3.28"
					},
					"projectIndex" : 0,
					"source" : ".",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"name" : "RelWithDebInfo",
			"projects" : 
			[
				{
					"directoryIndexes" : 
					[
						0
					],
					"name" : "KCoreFPGA",
					"targetIndexes" : 
					[
						0,
						1,
						2,
						3,
						4,
						5,
						6
					]
				}
			],
			"targets" : 
			[
				{
					"directoryIndex" : 0,
					"id" : "ALL_BUILD::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ALL_BUILD-RelWithDebInfo-28d0ea83f14d488822f4.json",
					"name" : "ALL_BUILD",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Continuous::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Continuous-RelWithDebInfo-9b03285afc852659a7f3.json",
					"name" : "Continuous",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Experimental::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Experimental-RelWithDebInfo-b1239a6e5288e4759691.json",
					"name" : "Experimental",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "KCoreFPGA::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-KCoreFPGA-RelWithDebInfo-e45d5b5b96a376353926.json",
					"name" : "KCoreFPGA",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "Nightly::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-Nightly-RelWithDebInfo-5ce528434ef7b320ba64.json",
					"name" : "Nightly",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "NightlyMemoryCheck::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-NightlyMemoryCheck-RelWithDebInfo-850bc9c784234ac74d7a.json",
					"name" : "NightlyMemoryCheck",
					"projectIndex" : 0
				},
				{
					"directoryIndex" : 0,
					"id" : "ZERO_CHECK::@6890427a1f51a3e7e1df",
					"jsonFile" : "target-ZERO_CHECK-RelWithDebInfo-df1d7428a2ccad1cd261.json",
					"name" : "ZERO_CHECK",
					"projectIndex" : 0
				}
			]
		}
	],
	"kind" : "codemodel",
	"paths" : 
	{
		"build" : "D:/CodeRepository/parallel-K-core-decompostion-on-FPGA/build",
		"source" : "D:/CodeRepository/parallel-K-core-decompostion-on-FPGA"
	},
	"version" : 
	{
		"major" : 2,
		"minor" : 6
	}
}
