============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  03:17:05 pm
  Module:                 sdrc_bank_ctl
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5249 ps) Late External Delay Assertion at pin b2r_ack
          Group: clk
     Startpoint: (F) a2b_req_depth[0]
          Clock: (R) clk
       Endpoint: (R) b2r_ack
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
     Required Time:=    8000                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     751                  
             Slack:=    5249                  

Exceptions/Constraints:
  input_delay              2000            constraints_top.sdc_line_5_46_1  
  output_delay             2000            constraints_top.sdc_line_9_139_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  a2b_req_depth[0] -       -     F     (arrival)      2  0.6     0     0    2000    (-,-) 
  g10485__7410/Y   -       A->Y  F     AND2X1         1  0.4    24    54    2054    (-,-) 
  g10407__9945/Y   -       A0->Y R     OAI32X1        2  0.4   138   132    2185    (-,-) 
  g10396__1705/Y   -       B->Y  F     NAND2X1        4  1.0   100   135    2321    (-,-) 
  g10326__3680/Y   -       B->Y  R     NOR2X1         2  0.8    70    94    2415    (-,-) 
  g10265__1881/Y   -       A1->Y F     AOI221X1       1  0.2   105   127    2542    (-,-) 
  g10250__2398/Y   -       B0->Y F     AO21X1         6  1.7    60   164    2706    (-,-) 
  g9152/Y          -       A->Y  R     INVXL          1  0.0    17    45    2751    (-,-) 
  b2r_ack          <<<     -     R     (port)         -    -     -     0    2751    (-,-) 
#-----------------------------------------------------------------------------------------

