Timing Analyzer report for lab11step3
Thu Apr 18 14:41:45 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Board'
 13. Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Hold: 'Board'
 15. Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst|inst10'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'Board'
 24. Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'
 25. Slow 1200mV 0C Model Hold: 'Board'
 26. Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'Board'
 34. Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'
 35. Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'
 36. Fast 1200mV 0C Model Hold: 'Board'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; lab11step3                                                 ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE6E22C6                                                ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Board                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Board }                          ;
; clock_divider_1024:cece|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:cece|inst10 } ;
; clock_divider_1024:inst|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider_1024:inst|inst10 } ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                            ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 381.83 MHz ; 250.0 MHz       ; Board                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 390.47 MHz ; 390.47 MHz      ; clock_divider_1024:inst|inst10 ;                                                               ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                     ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -1.619 ; -5.517        ;
; clock_divider_1024:inst|inst10 ; -1.561 ; -5.860        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; Board                          ; 0.356 ; 0.000         ;
; clock_divider_1024:inst|inst10 ; 0.357 ; 0.000         ;
+--------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -3.000 ; -13.000       ;
; clock_divider_1024:inst|inst10 ; -1.000 ; -10.000       ;
; clock_divider_1024:cece|inst10 ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Board'                                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.619 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.550      ;
; -1.608 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.539      ;
; -1.490 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.421      ;
; -1.397 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.328      ;
; -1.373 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.304      ;
; -1.260 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.191      ;
; -1.164 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 2.095      ;
; -1.062 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.993      ;
; -1.053 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.984      ;
; -0.928 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 1.975      ; 3.587      ;
; -0.696 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.627      ;
; -0.685 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.616      ;
; -0.618 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.549      ;
; -0.607 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.538      ;
; -0.601 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.532      ;
; -0.567 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.498      ;
; -0.563 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.494      ;
; -0.561 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.492      ;
; -0.489 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.420      ;
; -0.474 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.405      ;
; -0.450 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.381      ;
; -0.375 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.306      ;
; -0.374 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.305      ;
; -0.372 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.303      ;
; -0.371 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.302      ;
; -0.364 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.295      ;
; -0.364 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.295      ;
; -0.363 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.294      ;
; -0.360 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.291      ;
; -0.337 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.268      ;
; -0.311 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.242      ;
; -0.307 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 1.975      ; 3.466      ;
; -0.304 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.235      ;
; -0.246 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.177      ;
; -0.245 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.176      ;
; -0.242 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.173      ;
; -0.241 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.172      ;
; -0.161 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.092      ;
; -0.146 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.077      ;
; -0.129 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.060      ;
; -0.128 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.059      ;
; -0.125 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.056      ;
; -0.082 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 1.013      ;
; -0.028 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.959      ;
; 0.010  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.921      ;
; 0.079  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.852      ;
; 0.082  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.849      ;
; 0.272  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
; 0.272  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.064     ; 0.659      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.561 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.493      ;
; -1.547 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.479      ;
; -1.464 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.396      ;
; -1.385 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.317      ;
; -1.325 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.257      ;
; -1.252 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.184      ;
; -1.154 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 2.086      ;
; -1.050 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.982      ;
; -1.034 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.966      ;
; -0.801 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.733      ;
; -0.798 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.730      ;
; -0.797 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.729      ;
; -0.761 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.693      ;
; -0.758 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.690      ;
; -0.757 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.689      ;
; -0.656 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.588      ;
; -0.652 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.584      ;
; -0.642 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.574      ;
; -0.638 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.570      ;
; -0.626 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.558      ;
; -0.623 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.555      ;
; -0.622 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.554      ;
; -0.559 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.491      ;
; -0.555 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.487      ;
; -0.493 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 1.803      ; 3.000      ;
; -0.480 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.412      ;
; -0.476 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.408      ;
; -0.420 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.352      ;
; -0.417 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.349      ;
; -0.416 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.348      ;
; -0.414 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.346      ;
; -0.413 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.345      ;
; -0.347 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.279      ;
; -0.343 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.275      ;
; -0.298 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.230      ;
; -0.297 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.229      ;
; -0.294 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.226      ;
; -0.292 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.224      ;
; -0.249 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.181      ;
; -0.245 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.177      ;
; -0.155 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.087      ;
; -0.143 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 1.075      ;
; -0.023 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.955      ;
; 0.102  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 1.803      ; 2.905      ;
; 0.190  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.742      ;
; 0.193  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.739      ;
; 0.193  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.739      ;
; 0.273  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.063     ; 0.659      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Board'                                                                                                                             ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.356 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.580      ;
; 0.531 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.752      ;
; 0.533 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.754      ;
; 0.570 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.791      ;
; 0.572 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.793      ;
; 0.696 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.917      ;
; 0.702 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.923      ;
; 0.705 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.926      ;
; 0.707 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.928      ;
; 0.708 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.929      ;
; 0.715 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 0.936      ;
; 0.788 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.009      ;
; 0.789 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 2.051      ; 3.226      ;
; 0.791 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.012      ;
; 0.793 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.014      ;
; 0.794 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.015      ;
; 0.856 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.077      ;
; 0.858 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.079      ;
; 0.864 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.085      ;
; 0.869 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.090      ;
; 0.886 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.107      ;
; 0.888 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.109      ;
; 0.888 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.109      ;
; 0.889 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.110      ;
; 0.890 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.111      ;
; 0.891 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.112      ;
; 0.891 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.112      ;
; 0.977 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.198      ;
; 1.008 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.229      ;
; 1.013 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.234      ;
; 1.072 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.293      ;
; 1.074 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.295      ;
; 1.094 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.315      ;
; 1.113 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.334      ;
; 1.121 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.342      ;
; 1.154 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.375      ;
; 1.189 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.410      ;
; 1.191 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.412      ;
; 1.376 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 2.051      ; 3.313      ;
; 1.485 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.706      ;
; 1.492 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.713      ;
; 1.589 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.810      ;
; 1.657 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 1.878      ;
; 1.809 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 2.030      ;
; 1.814 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 2.035      ;
; 1.895 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 2.116      ;
; 1.990 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 2.211      ;
; 1.992 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.064      ; 2.213      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                       ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.357 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.580      ;
; 0.409 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.629      ;
; 0.409 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.629      ;
; 0.410 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.630      ;
; 0.426 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 1.895      ; 2.687      ;
; 0.569 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.789      ;
; 0.694 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.914      ;
; 0.717 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 0.937      ;
; 0.799 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.019      ;
; 0.801 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.021      ;
; 0.858 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.080      ;
; 0.863 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.083      ;
; 0.872 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.092      ;
; 0.874 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.094      ;
; 0.986 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.206      ;
; 0.988 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 1.895      ; 2.749      ;
; 0.988 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.208      ;
; 1.002 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.222      ;
; 1.002 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.222      ;
; 1.006 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.226      ;
; 1.010 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.230      ;
; 1.012 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.232      ;
; 1.092 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.312      ;
; 1.094 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.314      ;
; 1.144 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.364      ;
; 1.146 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.366      ;
; 1.160 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.380      ;
; 1.160 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.380      ;
; 1.164 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.384      ;
; 1.169 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.389      ;
; 1.171 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.391      ;
; 1.294 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.514      ;
; 1.294 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.514      ;
; 1.298 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.518      ;
; 1.372 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.592      ;
; 1.372 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.592      ;
; 1.376 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.596      ;
; 1.468 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.688      ;
; 1.475 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.695      ;
; 1.586 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.806      ;
; 1.659 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.879      ;
; 1.773 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 1.993      ;
; 1.797 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 2.017      ;
; 1.879 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 2.099      ;
; 1.931 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 2.151      ;
; 1.956 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.063      ; 2.176      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                     ; Note                                                          ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
; 426.62 MHz ; 250.0 MHz       ; Board                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 437.64 MHz ; 437.64 MHz      ; clock_divider_1024:inst|inst10 ;                                                               ;
+------------+-----------------+--------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -1.344 ; -3.955        ;
; clock_divider_1024:inst|inst10 ; -1.285 ; -4.403        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; Board                          ; 0.310 ; 0.000         ;
; clock_divider_1024:inst|inst10 ; 0.311 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -3.000 ; -13.000       ;
; clock_divider_1024:inst|inst10 ; -1.000 ; -10.000       ;
; clock_divider_1024:cece|inst10 ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Board'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.344 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 2.282      ;
; -1.334 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 2.272      ;
; -1.235 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 2.173      ;
; -1.139 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 2.077      ;
; -1.127 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 2.065      ;
; -1.024 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.962      ;
; -0.944 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.882      ;
; -0.845 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.783      ;
; -0.830 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.768      ;
; -0.735 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 1.798      ; 3.198      ;
; -0.516 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.454      ;
; -0.506 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.444      ;
; -0.442 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.380      ;
; -0.432 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.370      ;
; -0.427 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.365      ;
; -0.407 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.345      ;
; -0.396 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.334      ;
; -0.391 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.329      ;
; -0.333 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.271      ;
; -0.311 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.249      ;
; -0.299 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.237      ;
; -0.230 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.168      ;
; -0.230 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.168      ;
; -0.227 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.165      ;
; -0.225 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.163      ;
; -0.220 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.158      ;
; -0.220 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.158      ;
; -0.217 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.155      ;
; -0.207 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.145      ;
; -0.197 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 1.798      ; 3.160      ;
; -0.196 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.134      ;
; -0.166 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.104      ;
; -0.160 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.098      ;
; -0.121 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.059      ;
; -0.121 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.059      ;
; -0.118 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.056      ;
; -0.116 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 1.054      ;
; -0.031 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.969      ;
; -0.021 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.959      ;
; -0.013 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.951      ;
; -0.013 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.951      ;
; -0.010 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.948      ;
; 0.034  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.904      ;
; 0.082  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.856      ;
; 0.116  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.822      ;
; 0.176  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.762      ;
; 0.180  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.758      ;
; 0.355  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.057     ; 0.583      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -1.285 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 2.224      ;
; -1.272 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 2.211      ;
; -1.205 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 2.144      ;
; -1.124 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 2.063      ;
; -1.076 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 2.015      ;
; -1.010 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.949      ;
; -0.929 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.868      ;
; -0.825 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.764      ;
; -0.816 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.755      ;
; -0.619 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.558      ;
; -0.615 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.554      ;
; -0.615 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.554      ;
; -0.574 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.513      ;
; -0.571 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.510      ;
; -0.570 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.509      ;
; -0.480 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.419      ;
; -0.476 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.415      ;
; -0.467 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.406      ;
; -0.463 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.402      ;
; -0.455 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.394      ;
; -0.452 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.391      ;
; -0.451 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.390      ;
; -0.400 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.339      ;
; -0.396 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.335      ;
; -0.387 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 1.608      ; 2.680      ;
; -0.319 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.258      ;
; -0.315 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.254      ;
; -0.271 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.210      ;
; -0.270 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.209      ;
; -0.267 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.206      ;
; -0.267 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.206      ;
; -0.266 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.205      ;
; -0.205 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.144      ;
; -0.201 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.140      ;
; -0.157 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.096      ;
; -0.156 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.095      ;
; -0.154 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.093      ;
; -0.152 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.091      ;
; -0.124 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.063      ;
; -0.120 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 1.059      ;
; -0.028 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.967      ;
; -0.020 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.959      ;
; 0.086  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.853      ;
; 0.160  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 1.608      ; 2.633      ;
; 0.273  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.666      ;
; 0.275  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.664      ;
; 0.276  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.663      ;
; 0.356  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
; 0.356  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.056     ; 0.583      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Board'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.310 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.519      ;
; 0.479 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.680      ;
; 0.482 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.683      ;
; 0.510 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.711      ;
; 0.515 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.716      ;
; 0.627 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.828      ;
; 0.636 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.837      ;
; 0.637 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.838      ;
; 0.639 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.840      ;
; 0.640 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.841      ;
; 0.647 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.848      ;
; 0.705 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.906      ;
; 0.711 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.912      ;
; 0.712 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.913      ;
; 0.714 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.915      ;
; 0.717 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 1.865      ; 2.936      ;
; 0.768 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.969      ;
; 0.790 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.991      ;
; 0.794 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.995      ;
; 0.794 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.995      ;
; 0.795 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.996      ;
; 0.797 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.998      ;
; 0.797 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.998      ;
; 0.798 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.999      ;
; 0.798 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 0.999      ;
; 0.800 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.001      ;
; 0.805 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.006      ;
; 0.880 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.081      ;
; 0.913 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.114      ;
; 0.913 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.114      ;
; 0.963 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.164      ;
; 0.966 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.167      ;
; 0.988 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.189      ;
; 0.991 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.192      ;
; 1.033 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.234      ;
; 1.033 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.234      ;
; 1.071 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.272      ;
; 1.074 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.275      ;
; 1.264 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 1.865      ; 2.983      ;
; 1.364 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.565      ;
; 1.364 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.565      ;
; 1.419 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.620      ;
; 1.482 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.683      ;
; 1.627 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.828      ;
; 1.627 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.828      ;
; 1.702 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.903      ;
; 1.785 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.986      ;
; 1.788 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.057      ; 1.989      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.311 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.519      ;
; 0.365 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.565      ;
; 0.365 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.565      ;
; 0.366 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.566      ;
; 0.409 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 1.691      ; 2.434      ;
; 0.508 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.708      ;
; 0.636 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.836      ;
; 0.654 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.854      ;
; 0.718 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.918      ;
; 0.720 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.920      ;
; 0.780 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.980      ;
; 0.782 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.982      ;
; 0.795 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.995      ;
; 0.796 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.996      ;
; 0.797 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.997      ;
; 0.798 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 0.998      ;
; 0.893 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.093      ;
; 0.895 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.095      ;
; 0.915 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.115      ;
; 0.917 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.117      ;
; 0.923 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.123      ;
; 0.923 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.123      ;
; 0.927 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.127      ;
; 0.961 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 1.691      ; 2.486      ;
; 0.986 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.186      ;
; 0.988 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.188      ;
; 1.032 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.232      ;
; 1.034 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.234      ;
; 1.055 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.255      ;
; 1.057 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.257      ;
; 1.059 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.259      ;
; 1.059 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.259      ;
; 1.063 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.263      ;
; 1.195 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.395      ;
; 1.195 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.395      ;
; 1.199 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.399      ;
; 1.270 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.470      ;
; 1.271 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.471      ;
; 1.274 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.474      ;
; 1.348 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.548      ;
; 1.354 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.554      ;
; 1.416 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.616      ;
; 1.478 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.678      ;
; 1.591 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.791      ;
; 1.613 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.813      ;
; 1.684 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.884      ;
; 1.730 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.930      ;
; 1.753 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.056      ; 1.953      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                      ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -0.479 ; -0.479        ;
; clock_divider_1024:inst|inst10 ; -0.445 ; -0.509        ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; clock_divider_1024:inst|inst10 ; 0.158 ; 0.000         ;
; Board                          ; 0.186 ; 0.000         ;
+--------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; Board                          ; -3.000 ; -13.650       ;
; clock_divider_1024:inst|inst10 ; -1.000 ; -10.000       ;
; clock_divider_1024:cece|inst10 ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Board'                                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.479 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.429      ;
; -0.474 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.424      ;
; -0.421 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.500        ; 1.136      ; 2.139      ;
; -0.399 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.349      ;
; -0.362 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.312      ;
; -0.338 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.288      ;
; -0.278 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.228      ;
; -0.216 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.166      ;
; -0.174 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.124      ;
; -0.166 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 1.000        ; -0.037     ; 1.116      ;
; 0.051  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.899      ;
; 0.056  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.894      ;
; 0.089  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.861      ;
; 0.094  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.856      ;
; 0.094  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.856      ;
; 0.108  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.842      ;
; 0.131  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.819      ;
; 0.139  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.811      ;
; 0.168  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.782      ;
; 0.169  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.781      ;
; 0.192  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.758      ;
; 0.228  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.722      ;
; 0.229  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.721      ;
; 0.229  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.721      ;
; 0.230  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.720      ;
; 0.231  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.719      ;
; 0.233  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.717      ;
; 0.234  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.716      ;
; 0.234  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.716      ;
; 0.252  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.698      ;
; 0.256  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.694      ;
; 0.260  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.690      ;
; 0.265  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 1.000        ; 1.136      ; 1.953      ;
; 0.308  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.642      ;
; 0.309  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.641      ;
; 0.309  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.641      ;
; 0.314  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.636      ;
; 0.341  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.609      ;
; 0.352  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.598      ;
; 0.369  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.581      ;
; 0.370  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.580      ;
; 0.370  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.580      ;
; 0.386  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.564      ;
; 0.421  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.529      ;
; 0.447  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.503      ;
; 0.479  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.471      ;
; 0.483  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.467      ;
; 0.591  ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 1.000        ; -0.037     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider_1024:inst|inst10'                                                                                                                        ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.445 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.395      ;
; -0.434 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.384      ;
; -0.382 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.332      ;
; -0.349 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.299      ;
; -0.308 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.258      ;
; -0.272 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.222      ;
; -0.211 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.161      ;
; -0.166 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.116      ;
; -0.159 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 1.109      ;
; -0.106 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.500        ; 1.046      ; 1.754      ;
; -0.024 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.974      ;
; -0.020 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.970      ;
; -0.020 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.970      ;
; -0.006 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.956      ;
; -0.002 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.952      ;
; -0.002 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.952      ;
; 0.074  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.876      ;
; 0.075  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.875      ;
; 0.075  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.875      ;
; 0.078  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.872      ;
; 0.078  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.872      ;
; 0.086  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.864      ;
; 0.086  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.864      ;
; 0.138  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.812      ;
; 0.138  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.812      ;
; 0.171  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.779      ;
; 0.171  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.779      ;
; 0.195  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.755      ;
; 0.199  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.751      ;
; 0.199  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.751      ;
; 0.212  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.738      ;
; 0.212  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.738      ;
; 0.248  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.702      ;
; 0.248  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.702      ;
; 0.260  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.690      ;
; 0.261  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.689      ;
; 0.266  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.684      ;
; 0.266  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.684      ;
; 0.309  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.641      ;
; 0.309  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.641      ;
; 0.346  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.604      ;
; 0.353  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.597      ;
; 0.426  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.524      ;
; 0.533  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; 1.046      ; 1.615      ;
; 0.547  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.403      ;
; 0.548  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.402      ;
; 0.550  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.400      ;
; 0.591  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 1.000        ; -0.037     ; 0.359      ;
+--------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider_1024:inst|inst10'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.158 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 1.100      ; 1.457      ;
; 0.186 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst1  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.314      ;
; 0.216 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst2  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.337      ;
; 0.217 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.338      ;
; 0.303 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.424      ;
; 0.365 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.486      ;
; 0.377 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.498      ;
; 0.424 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.545      ;
; 0.424 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.545      ;
; 0.449 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst3  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst4  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.573      ;
; 0.464 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.585      ;
; 0.516 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.637      ;
; 0.519 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.640      ;
; 0.522 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.643      ;
; 0.534 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.655      ;
; 0.576 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.697      ;
; 0.576 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.697      ;
; 0.606 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.730      ;
; 0.609 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.730      ;
; 0.612 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.733      ;
; 0.620 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst9  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.741      ;
; 0.620 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst8  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.741      ;
; 0.678 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.799      ;
; 0.681 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.802      ;
; 0.710 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst7  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.831      ;
; 0.710 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst5  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.831      ;
; 0.713 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst6  ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.834      ;
; 0.773 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; -0.500       ; 1.100      ; 1.572      ;
; 0.775 ; clock_divider_1024:cece|inst9  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.896      ;
; 0.778 ; clock_divider_1024:cece|inst8  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.899      ;
; 0.838 ; clock_divider_1024:cece|inst5  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.959      ;
; 0.878 ; clock_divider_1024:cece|inst3  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 0.999      ;
; 0.930 ; clock_divider_1024:cece|inst2  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 1.051      ;
; 0.948 ; clock_divider_1024:cece|inst1  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 1.069      ;
; 0.990 ; clock_divider_1024:cece|inst4  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 1.111      ;
; 1.020 ; clock_divider_1024:cece|inst7  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 1.141      ;
; 1.034 ; clock_divider_1024:cece|inst6  ; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 0.000        ; 0.037      ; 1.155      ;
+-------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Board'                                                                                                                              ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.186 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst1  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.314      ;
; 0.276 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.397      ;
; 0.279 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.400      ;
; 0.305 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.427      ;
; 0.356 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.477      ;
; 0.367 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.488      ;
; 0.371 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.492      ;
; 0.371 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.492      ;
; 0.374 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.497      ;
; 0.381 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; 0.000        ; 1.181      ; 1.781      ;
; 0.417 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.538      ;
; 0.420 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.541      ;
; 0.423 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.544      ;
; 0.452 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst2  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst3  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.580      ;
; 0.475 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst6  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.597      ;
; 0.476 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst5  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.599      ;
; 0.479 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.600      ;
; 0.524 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.645      ;
; 0.528 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.649      ;
; 0.534 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.655      ;
; 0.577 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.698      ;
; 0.579 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst7  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.701      ;
; 0.597 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst4  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.718      ;
; 0.611 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.732      ;
; 0.627 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst8  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.748      ;
; 0.632 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.753      ;
; 0.633 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst9  ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.754      ;
; 0.783 ; clock_divider_1024:inst|inst9  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.904      ;
; 0.789 ; clock_divider_1024:inst|inst8  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.910      ;
; 0.840 ; clock_divider_1024:inst|inst6  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 0.961      ;
; 0.880 ; clock_divider_1024:inst|inst7  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.001      ;
; 0.951 ; clock_divider_1024:inst|inst3  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.072      ;
; 0.957 ; clock_divider_1024:inst|inst5  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.078      ;
; 1.000 ; clock_divider_1024:inst|inst4  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.121      ;
; 1.042 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Board       ; -0.500       ; 1.181      ; 1.942      ;
; 1.055 ; clock_divider_1024:inst|inst1  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.176      ;
; 1.056 ; clock_divider_1024:inst|inst2  ; clock_divider_1024:inst|inst10 ; Board                          ; Board       ; 0.000        ; 0.037      ; 1.177      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -1.619  ; 0.158 ; N/A      ; N/A     ; -3.000              ;
;  Board                          ; -1.619  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider_1024:cece|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.000              ;
;  clock_divider_1024:inst|inst10 ; -1.561  ; 0.158 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                 ; -11.377 ; 0.0   ; 0.0      ; 0.0     ; -24.65              ;
;  Board                          ; -5.517  ; 0.000 ; N/A      ; N/A     ; -13.650             ;
;  clock_divider_1024:cece|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.000              ;
;  clock_divider_1024:inst|inst10 ; -5.860  ; 0.000 ; N/A      ; N/A     ; -10.000             ;
+---------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Smooth        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Manual                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Board                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Smooth        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; Board                          ; Board                          ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10 ; Board                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; Board                          ; Board                          ; 54       ; 0        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10 ; Board                          ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:cece|inst10 ; clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------+
; Clock Status Summary                                                                 ;
+--------------------------------+--------------------------------+------+-------------+
; Target                         ; Clock                          ; Type ; Status      ;
+--------------------------------+--------------------------------+------+-------------+
; Board                          ; Board                          ; Base ; Constrained ;
; clock_divider_1024:cece|inst10 ; clock_divider_1024:cece|inst10 ; Base ; Constrained ;
; clock_divider_1024:inst|inst10 ; clock_divider_1024:inst|inst10 ; Base ; Constrained ;
+--------------------------------+--------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Manual     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Smooth      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Manual     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Smooth      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
    Info: Processing started: Thu Apr 18 14:41:25 2024
Info: Command: quartus_sta lab11step3 -c lab11step3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:cece|inst10 clock_divider_1024:cece|inst10
    Info (332105): create_clock -period 1.000 -name clock_divider_1024:inst|inst10 clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Board Board
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.619              -5.517 Board 
    Info (332119):    -1.561              -5.860 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 Board 
    Info (332119):     0.357               0.000 clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.000 Board 
    Info (332119):    -1.000             -10.000 clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 clock_divider_1024:cece|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.344              -3.955 Board 
    Info (332119):    -1.285              -4.403 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 Board 
    Info (332119):     0.311               0.000 clock_divider_1024:inst|inst10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.000 Board 
    Info (332119):    -1.000             -10.000 clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 clock_divider_1024:cece|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.479              -0.479 Board 
    Info (332119):    -0.445              -0.509 clock_divider_1024:inst|inst10 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 clock_divider_1024:inst|inst10 
    Info (332119):     0.186               0.000 Board 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.650 Board 
    Info (332119):    -1.000             -10.000 clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -1.000 clock_divider_1024:cece|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Thu Apr 18 14:41:45 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:01


