--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system.twr -v 30 -l 30 system_routed.ncd system.pcf

Design file:              system_routed.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = 
PERIOD TIMEGRP         "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" 
TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 354382 paths analyzed, 12316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.253ns.
--------------------------------------------------------------------------------
Slack:                  3.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2           net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.869ns (1.291ns logic, 4.578ns route)
                                                             (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2           net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.868ns (1.291ns logic, 4.577ns route)
                                                             (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2           net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRL5 net (fanout=32)       2.281   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.817ns (1.245ns logic, 4.572ns route)
                                                             (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2           net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT         Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRU5 net (fanout=32)       2.280   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.816ns (1.245ns logic, 4.571ns route)
                                                             (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2            net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT          Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRL14 net (fanout=32)       2.147   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.800ns (1.288ns logic, 4.512ns route)
                                                              (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y145.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29
    SLICE_X36Y173.B2            net (fanout=14)       1.439   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]
    SLICE_X36Y173.COUT          Topcyb                0.310   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRU14 net (fanout=32)       2.146   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.799ns (1.288ns logic, 4.511ns route)
                                                              (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1           net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.961ns (1.306ns logic, 4.655ns route)
                                                             (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  3.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1           net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.960ns (1.306ns logic, 4.654ns route)
                                                             (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  3.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (1.029 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y154.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X36Y174.A3           net (fanout=13)       1.588   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X36Y174.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.957ns (1.230ns logic, 4.727ns route)
                                                             (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  3.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.151ns (1.029 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y154.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X36Y174.A3           net (fanout=13)       1.588   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X36Y174.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.956ns (1.230ns logic, 4.726ns route)
                                                             (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.909ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1           net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRL5 net (fanout=32)       2.281   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.909ns (1.260ns logic, 4.649ns route)
                                                             (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  3.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1           net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT         Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRU5 net (fanout=32)       2.280   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.908ns (1.260ns logic, 4.648ns route)
                                                             (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  3.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.727ns (1.283ns logic, 4.444ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.726ns (1.283ns logic, 4.443ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.892ns (Levels of Logic = 6)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1            net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT          Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRL14 net (fanout=32)       2.147   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.892ns (1.303ns logic, 4.589ns route)
                                                              (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.891ns (Levels of Logic = 6)
  Clock Path Skew:      -0.152ns (1.029 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X18Y152.CQ            Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[31]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X36Y172.D1            net (fanout=13)       1.516   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[31]
    SLICE_X36Y172.COUT          Topcyd                0.236   axi4lite_0_S_ARADDR[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRU14 net (fanout=32)       2.146   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.891ns (1.303ns logic, 4.588ns route)
                                                              (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y146.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X36Y173.A1           net (fanout=15)       1.296   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.718ns (1.283ns logic, 4.435ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.717ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y146.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X36Y173.A1           net (fanout=15)       1.296   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.717ns (1.283ns logic, 4.434ns route)
                                                             (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  3.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (1.029 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y154.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X36Y174.A3            net (fanout=13)       1.588   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X36Y174.COUT          Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRL14 net (fanout=32)       2.147   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKL     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.888ns (1.227ns logic, 4.661ns route)
                                                              (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  3.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.887ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (1.029 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X21Y154.CQ            Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X36Y174.A3            net (fanout=13)       1.588   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X36Y174.COUT          Topcya                0.302   axi4lite_0_S_ARADDR[8]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN           net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.COUT          Tbyp                  0.053   axi4lite_0_S_ARADDR[9]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y176.CIN           net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[19]
    SLICE_X36Y176.CMUX          Tcinc                 0.190   axi4lite_0_S_ARADDR[16]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y165.A2            net (fanout=34)       0.919   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    SLICE_X45Y165.A             Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[0]
                                                              microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc81
    RAMB36_X3Y36.ADDRARDADDRU14 net (fanout=32)       2.146   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[16]
    RAMB36_X3Y36.CLKARDCLKU     Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                              microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    --------------------------------------------------------  ---------------------------
    Total                                             5.887ns (1.227ns logic, 4.660ns route)
                                                              (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  3.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.714ns (1.270ns logic, 4.444ns route)
                                                             (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.713ns (1.270ns logic, 4.443ns route)
                                                             (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  3.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRL5 net (fanout=32)       2.281   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.675ns (1.237ns logic, 4.438ns route)
                                                             (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRU5 net (fanout=32)       2.280   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.674ns (1.237ns logic, 4.437ns route)
                                                             (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.666ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y146.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X36Y173.A1           net (fanout=15)       1.296   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRL5 net (fanout=32)       2.281   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.666ns (1.237ns logic, 4.429ns route)
                                                             (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y146.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30
    SLICE_X36Y173.A1           net (fanout=15)       1.296   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[30]
    SLICE_X36Y173.COUT         Topcya                0.302   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRU5 net (fanout=32)       2.280   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.665ns (1.237ns logic, 4.428ns route)
                                                             (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRL5 net (fanout=32)       2.281   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.662ns (1.224ns logic, 4.438ns route)
                                                             (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 3)
  Clock Path Skew:      -0.323ns (1.029 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30 to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X21Y149.CQ           Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30
    SLICE_X36Y173.A2           net (fanout=43)       1.305   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]
    SLICE_X36Y173.COUT         Topcya                0.289   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.BMUX         Tcinb                 0.253   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y161.B1           net (fanout=34)       0.852   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    SLICE_X45Y161.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc181
    RAMB36_X3Y36.ADDRARDADDRU5 net (fanout=32)       2.280   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[25]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.661ns (1.224ns logic, 4.437ns route)
                                                             (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 5)
  Clock Path Skew:      -0.321ns (1.029 - 1.350)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y142.BQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I
    SLICE_X36Y172.AX           net (fanout=7)        1.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[0]
    SLICE_X36Y172.COUT         Taxcy                 0.287   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRL9 net (fanout=32)       2.272   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.662ns (1.357ns logic, 4.305ns route)
                                                             (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  3.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I (FF)
  Destination:          microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 5)
  Clock Path Skew:      -0.321ns (1.029 - 1.350)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I to microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X22Y142.BQ           Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I
    SLICE_X36Y172.AX           net (fanout=7)        1.166   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[0]
    SLICE_X36Y172.COUT         Taxcy                 0.287   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y173.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[31]
    SLICE_X36Y173.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y174.CIN          net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[27]
    SLICE_X36Y174.COUT         Tbyp                  0.053   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X36Y175.CIN          net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.alu_carry[23]
    SLICE_X36Y175.BMUX         Tcinb                 0.246   axi4lite_0_S_ARADDR[9]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X45Y162.B1           net (fanout=34)       0.860   microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    SLICE_X45Y162.B            Tilo                  0.043   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[23]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc141
    RAMB36_X3Y36.ADDRARDADDRU9 net (fanout=32)       2.271   microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr[21]
    RAMB36_X3Y36.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
                                                             microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4
    -------------------------------------------------------  ---------------------------
    Total                                            5.661ns (1.357ns logic, 4.304ns route)
                                                             (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Logical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKL
  Location pin: RAMB36_X2Y35.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKARDCLKU
  Location pin: RAMB36_X2Y35.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKL
  Location pin: RAMB36_X2Y35.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10/CLKBWRCLKU
  Location pin: RAMB36_X2Y35.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKL
  Location pin: RAMB36_X3Y35.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKARDCLKU
  Location pin: RAMB36_X3Y35.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKL
  Location pin: RAMB36_X3Y35.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11/CLKBWRCLKU
  Location pin: RAMB36_X3Y35.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKL
  Location pin: RAMB36_X2Y33.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKARDCLKU
  Location pin: RAMB36_X2Y33.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKL
  Location pin: RAMB36_X2Y33.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12/CLKBWRCLKU
  Location pin: RAMB36_X2Y33.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKL
  Location pin: RAMB36_X2Y32.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKARDCLKU
  Location pin: RAMB36_X2Y32.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKL
  Location pin: RAMB36_X2Y32.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13/CLKBWRCLKU
  Location pin: RAMB36_X2Y32.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKL
  Location pin: RAMB36_X1Y32.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKARDCLKU
  Location pin: RAMB36_X1Y32.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKL
  Location pin: RAMB36_X1Y32.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14/CLKBWRCLKU
  Location pin: RAMB36_X1Y32.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKL
  Location pin: RAMB36_X1Y31.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKARDCLKU
  Location pin: RAMB36_X1Y31.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKL
  Location pin: RAMB36_X1Y31.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15/CLKBWRCLKU
  Location pin: RAMB36_X1Y31.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X1Y34.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKARDCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X1Y34.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X1Y34.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X1Y34.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1/CLKARDCLKL
  Logical resource: microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X0Y35.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      3.127ns|            0|            0|            0|       354382|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.253ns|          N/A|            0|            0|       354382|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    6.253|         |         |         |
CLK_P          |    6.253|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    6.253|         |         |         |
CLK_P          |    6.253|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 354382 paths, 0 nets, and 15445 connections

Design statistics:
   Minimum period:   6.253ns{1}   (Maximum frequency: 159.923MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 20 13:59:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 895 MB



