// Seed: 1149093179
module module_0 (
    input wire id_0
);
  assign module_1.id_5 = 0;
  logic id_2;
  wire  id_3;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    output uwire id_7,
    input wor id_8
);
  bit [-1 'b0 : 1] id_10;
  assign id_4 = 1;
  initial id_10 <= (id_1);
  logic id_11 = id_1;
  module_0 modCall_1 (id_0);
  wire id_12 = id_8;
  wire id_13;
endmodule
