Minseon Ahn , Eun Jung Kim, Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.399-408, December 04-08, 2010[doi>10.1109/MICRO.2010.10]
A. Biberman and K. Bergman. 2012. Optical interconnection networks for high-performance computing systems. Reports Progress Physics 75, 4.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Christopher M. Bishop, Pattern Recognition and Machine Learning (Information Science and Statistics), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Y. K. Chen, J. Chhugani, P. Dubey, C. J. Hughes, D. Kim, S. Kumar, V. W. Lee, A. D. Nguyen, and M. Smelyanskiy. 2008. Convergence of recognition, mining, and synthesis workloads and its implications. Proc. IEEE 96, 5, 790--807.
Paulo Cortez , Miguel Rio , Pedro Sousa , Miguel Rocha, Topology aware internet traffic forecasting using neural networks, Proceedings of the 17th international conference on Artificial neural networks, September 09-13, 2007, Porto, Portugal
Masoumeh Ebrahimi , Masoud Daneshtalab , Fahimeh Farahnakian , Juha Plosila , Pasi Liljeberg , Maurizio Palesi , Hannu Tenhunen, HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.19-26, May 09-11, 2012[doi>10.1109/NOCS.2012.10]
B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. 2009. Express cube topologies for on-chip interconnects. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. IEEE, 163--174.
Yuho Jin , Eun Jung Kim , Timothy Mark Pinkston, Communication-Aware Globally-Coordinated On-Chip Networks, IEEE Transactions on Parallel and Distributed Systems, v.23 n.2, p.242-254, February 2012[doi>10.1109/TPDS.2011.164]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: A Power-Area Simulator for Interconnection Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.1, p.191-196, January 2012[doi>10.1109/TVLSI.2010.2091686]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250680]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Hiroki Matsutani , Michihiro Koibuchi , Hideharu Amano, Tightly-Coupled Multi-Layer Topologies for 3-D NoCs, Proceedings of the 2007 International Conference on Parallel Processing, p.75, September 10-14, 2007[doi>10.1109/ICPP.2007.79]
Mehdi Modarressi , Arash Tavakkol , Hamid Sarbazi-Azad, Virtual point-to-point connections for NoCs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.6, p.855-868, June 2010[doi>10.1109/TCAD.2010.2048402]
Mehdi Modarressi , Arash Tavakkol , Hamid Sarbazi-Azad, Application-Aware Topology Reconfiguration for On-Chip Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.11, p.2010-2022, November 2011[doi>10.1109/TVLSI.2010.2066586]
P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla, Y. Hoskote, S. Vangal, G. Ruhl, and N. Borkar. 2011. A 2 Tb/s 6&dollar;, times, &dollar;4 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J. Solid-State Circuits 46, 4, 757--766.
Robert H. Shumway , David S. Stoffer, Time Series Analysis and Its Applications (Springer Texts in Statistics), Springer-Verlag New York, Inc., Secaucus, NJ, 2005
Girish V. Varatkar , Radu Marculescu, On-chip traffic modeling and synthesis for MPEG-2 video applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.108-119, January 2004[doi>10.1109/TVLSI.2003.820523]
X. Wang, T. Mak, Y. Jiang, M. Yang, M. Daneshtalab, and M. Palesi. 2013. On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. In Proceedings of the IEEE/ACM Internatioanl Symposium on. Networks on Chip. IEEE, 1--8.
Xiaohang Wang , Mei Yang , Yingtao Jiang , Peng Liu, On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks, Microprocessors & Microsystems, v.35 n.2, p.119-129, March, 2011[doi>10.1016/j.micpro.2010.08.003]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Jing Xue , Alok Garg , Berkehan Ciftcioglu , Jianyun Hu , Shang Wang , Ioannis Savidis , Manish Jain , Rebecca Berman , Peng Liu , Michael Huang , Hui Wu , Eby Friedman , Gary Wicks , Duncan Moore, An intra-chip free-space optical interconnect, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815975]
