package require -exact qsys 14.0
set_module_property NAME green_machine_system
set_module_property VERSION 14.0
set_module_property INTERNAL false
set_module_property GROUP Accelerators
set_module_property DISPLAY_NAME green_machine_system
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true

add_interface clock_reset clock end
set_interface_property clock_reset ENABLED true
add_interface_port clock_reset clock clk Input 1
add_interface_port clock_reset resetn reset_n Input 1
add_interface clock_reset2x clock end
set_interface_property clock_reset2x ENABLED true
add_interface_port clock_reset2x clock2x clk Input 1

#### Slave interface avs_conv2d3x3_cra
add_interface avs_conv2d3x3_cra avalon end
set_interface_property avs_conv2d3x3_cra ENABLED true
set_interface_property avs_conv2d3x3_cra associatedClock clock_reset
set_interface_property avs_conv2d3x3_cra addressAlignment DYNAMIC
set_interface_property avs_conv2d3x3_cra burstOnBurstBoundariesOnly false
set_interface_property avs_conv2d3x3_cra explicitAddressSpan 0
set_interface_property avs_conv2d3x3_cra holdTime 0
set_interface_property avs_conv2d3x3_cra isMemoryDevice false
set_interface_property avs_conv2d3x3_cra isNonVolatileStorage false
set_interface_property avs_conv2d3x3_cra linewrapBursts false
set_interface_property avs_conv2d3x3_cra maximumPendingReadTransactions 1
set_interface_property avs_conv2d3x3_cra printableDevice false
set_interface_property avs_conv2d3x3_cra readLatency 0
set_interface_property avs_conv2d3x3_cra readWaitTime 0
set_interface_property avs_conv2d3x3_cra setupTime 0
set_interface_property avs_conv2d3x3_cra timingUnits Cycles
set_interface_property avs_conv2d3x3_cra writeWaitTime 0
set_interface_assignment avs_conv2d3x3_cra hls.cosim.name {}
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_read read input 1
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_write write input 1
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_address address input 5
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_writedata writedata input 64
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_byteenable byteenable input 8
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_readdata readdata output 64
add_interface_port avs_conv2d3x3_cra avs_conv2d3x3_cra_readdatavalid readdatavalid output 1

#### Slave interface avs_dense_cra
add_interface avs_dense_cra avalon end
set_interface_property avs_dense_cra ENABLED true
set_interface_property avs_dense_cra associatedClock clock_reset
set_interface_property avs_dense_cra addressAlignment DYNAMIC
set_interface_property avs_dense_cra burstOnBurstBoundariesOnly false
set_interface_property avs_dense_cra explicitAddressSpan 0
set_interface_property avs_dense_cra holdTime 0
set_interface_property avs_dense_cra isMemoryDevice false
set_interface_property avs_dense_cra isNonVolatileStorage false
set_interface_property avs_dense_cra linewrapBursts false
set_interface_property avs_dense_cra maximumPendingReadTransactions 1
set_interface_property avs_dense_cra printableDevice false
set_interface_property avs_dense_cra readLatency 0
set_interface_property avs_dense_cra readWaitTime 0
set_interface_property avs_dense_cra setupTime 0
set_interface_property avs_dense_cra timingUnits Cycles
set_interface_property avs_dense_cra writeWaitTime 0
set_interface_assignment avs_dense_cra hls.cosim.name {}
add_interface_port avs_dense_cra avs_dense_cra_read read input 1
add_interface_port avs_dense_cra avs_dense_cra_write write input 1
add_interface_port avs_dense_cra avs_dense_cra_address address input 5
add_interface_port avs_dense_cra avs_dense_cra_writedata writedata input 64
add_interface_port avs_dense_cra avs_dense_cra_byteenable byteenable input 8
add_interface_port avs_dense_cra avs_dense_cra_readdata readdata output 64
add_interface_port avs_dense_cra avs_dense_cra_readdatavalid readdatavalid output 1

#### Slave interface avs_maxpool2d_cra
add_interface avs_maxpool2d_cra avalon end
set_interface_property avs_maxpool2d_cra ENABLED true
set_interface_property avs_maxpool2d_cra associatedClock clock_reset
set_interface_property avs_maxpool2d_cra addressAlignment DYNAMIC
set_interface_property avs_maxpool2d_cra burstOnBurstBoundariesOnly false
set_interface_property avs_maxpool2d_cra explicitAddressSpan 0
set_interface_property avs_maxpool2d_cra holdTime 0
set_interface_property avs_maxpool2d_cra isMemoryDevice false
set_interface_property avs_maxpool2d_cra isNonVolatileStorage false
set_interface_property avs_maxpool2d_cra linewrapBursts false
set_interface_property avs_maxpool2d_cra maximumPendingReadTransactions 1
set_interface_property avs_maxpool2d_cra printableDevice false
set_interface_property avs_maxpool2d_cra readLatency 0
set_interface_property avs_maxpool2d_cra readWaitTime 0
set_interface_property avs_maxpool2d_cra setupTime 0
set_interface_property avs_maxpool2d_cra timingUnits Cycles
set_interface_property avs_maxpool2d_cra writeWaitTime 0
set_interface_assignment avs_maxpool2d_cra hls.cosim.name {}
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_read read input 1
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_write write input 1
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_address address input 5
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_writedata writedata input 64
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_byteenable byteenable input 8
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_readdata readdata output 64
add_interface_port avs_maxpool2d_cra avs_maxpool2d_cra_readdatavalid readdatavalid output 1

#### IRQ interfaces kernel_irq
add_interface kernel_irq interrupt end
set_interface_property kernel_irq ENABLED true
set_interface_property kernel_irq associatedClock clock_reset
add_interface_port kernel_irq kernel_irq irq output 1

#### Master interface avm_memgmem0_port_0_0_rw with base address 0
add_interface avm_memgmem0_port_0_0_rw avalon start
set_interface_property avm_memgmem0_port_0_0_rw ENABLED true
set_interface_property avm_memgmem0_port_0_0_rw associatedClock clock_reset
set_interface_property avm_memgmem0_port_0_0_rw burstOnBurstBoundariesOnly false
set_interface_property avm_memgmem0_port_0_0_rw doStreamReads false
set_interface_property avm_memgmem0_port_0_0_rw doStreamWrites false
set_interface_property avm_memgmem0_port_0_0_rw linewrapBursts false
set_interface_property avm_memgmem0_port_0_0_rw readWaitTime 0
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_address address output 30
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_byteenable byteenable output 32
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_readdatavalid readdatavalid input 1
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_read read output 1
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_readdata readdata input 256
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_write write output 1
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_writedata writedata output 256
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_waitrequest waitrequest input 1
add_interface_port avm_memgmem0_port_0_0_rw avm_memgmem0_port_0_0_rw_burstcount burstcount output 5

add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL green_machine_system
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file acl_shift_register.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register.v TOP_LEVEL_FILE
add_fileset_file acl_work_group_dispatcher.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_work_group_dispatcher.v TOP_LEVEL_FILE
add_fileset_file acl_kernel_finish_detector.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_kernel_finish_detector.v TOP_LEVEL_FILE
add_fileset_file acl_multistage_accumulator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_accumulator.v TOP_LEVEL_FILE
add_fileset_file acl_reset_handler.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_reset_handler.sv TOP_LEVEL_FILE
add_fileset_file acl_std_synchronizer_nocut.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_std_synchronizer_nocut.v TOP_LEVEL_FILE
add_fileset_file acl_fanout_pipeline.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fanout_pipeline.sv TOP_LEVEL_FILE
add_fileset_file acl_id_iterator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_id_iterator.v TOP_LEVEL_FILE
add_fileset_file acl_work_item_iterator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_work_item_iterator.v TOP_LEVEL_FILE
add_fileset_file acl_multistage_adder.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_adder.v TOP_LEVEL_FILE
add_fileset_file acl_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_fifo_stall_valid_lookahead.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo_stall_valid_lookahead.sv TOP_LEVEL_FILE
add_fileset_file green_machine_system.v SYSTEM_VERILOG PATH green_machine_system.v TOP_LEVEL_FILE
add_fileset_file dspba_library_package.vhd VHDL PATH $::env(INTELFPGAOCLSDKROOT)/windows64/lib/dspba/Libraries/vhdl/base/dspba_library_package.vhd TOP_LEVEL_FILE
add_fileset_file dspba_library.vhd VHDL PATH $::env(INTELFPGAOCLSDKROOT)/windows64/lib/dspba/Libraries/vhdl/base/dspba_library.vhd TOP_LEVEL_FILE
add_fileset_file acl_data_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_data_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_ll_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_ll_ram_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_ram_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_valid_fifo_counter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_valid_fifo_counter.v TOP_LEVEL_FILE
add_fileset_file acl_dspba_valid_fifo_counter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_valid_fifo_counter.v TOP_LEVEL_FILE
add_fileset_file acl_staging_reg.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_staging_reg.v TOP_LEVEL_FILE
add_fileset_file hld_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo.sv TOP_LEVEL_FILE
add_fileset_file hld_fifo_zero_width.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo_zero_width.sv TOP_LEVEL_FILE
add_fileset_file acl_high_speed_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_high_speed_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_low_latency_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_low_latency_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_zero_latency_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_zero_latency_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_tessellated_incr_decr_threshold.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_threshold.sv TOP_LEVEL_FILE
add_fileset_file acl_tessellated_incr_lookahead.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_lookahead.sv TOP_LEVEL_FILE
add_fileset_file acl_lfsr.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_lfsr.sv TOP_LEVEL_FILE
add_fileset_file acl_dspba_buffer.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_buffer.v TOP_LEVEL_FILE
add_fileset_file acl_full_detector.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_full_detector.v TOP_LEVEL_FILE
add_fileset_file lsu_top.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_top.v TOP_LEVEL_FILE
add_fileset_file lsu_permute_address.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_permute_address.v TOP_LEVEL_FILE
add_fileset_file lsu_pipelined.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_pipelined.v TOP_LEVEL_FILE
add_fileset_file lsu_enabled.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_enabled.v TOP_LEVEL_FILE
add_fileset_file lsu_basic_coalescer.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_basic_coalescer.v TOP_LEVEL_FILE
add_fileset_file lsu_simple.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_simple.v TOP_LEVEL_FILE
add_fileset_file lsu_streaming.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming.v TOP_LEVEL_FILE
add_fileset_file lsu_burst_master.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_master.v TOP_LEVEL_FILE
add_fileset_file lsu_bursting_load_stores.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_bursting_load_stores.v TOP_LEVEL_FILE
add_fileset_file lsu_non_aligned_write.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_non_aligned_write.v TOP_LEVEL_FILE
add_fileset_file lsu_read_cache.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_read_cache.v TOP_LEVEL_FILE
add_fileset_file lsu_atomic.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_atomic.v TOP_LEVEL_FILE
add_fileset_file lsu_prefetch_block.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_prefetch_block.v TOP_LEVEL_FILE
add_fileset_file lsu_wide_wrapper.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_wide_wrapper.v TOP_LEVEL_FILE
add_fileset_file lsu_streaming_prefetch.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming_prefetch.v TOP_LEVEL_FILE
add_fileset_file acl_aligned_burst_coalesced_lsu.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_aligned_burst_coalesced_lsu.v TOP_LEVEL_FILE
add_fileset_file acl_toggle_detect.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_toggle_detect.v TOP_LEVEL_FILE
add_fileset_file acl_debug_mem.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_debug_mem.v TOP_LEVEL_FILE
add_fileset_file lsu_burst_coalesced_pipelined_write.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_write.sv TOP_LEVEL_FILE
add_fileset_file lsu_burst_coalesced_pipelined_read.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_read.sv TOP_LEVEL_FILE
add_fileset_file acl_loop_limiter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_loop_limiter.v TOP_LEVEL_FILE
add_fileset_file acl_clock2x_holder.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_clock2x_holder.v TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function_wrapper.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_sr_1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_sr_1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B0_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_pad_sync_buffer_conv2d3x327.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_pad_sync_buffer_conv2d3x327.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_stride_sync_buffer_conv2d3x325.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_stride_sync_buffer_conv2d3x325.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_conv2d3x30_conv2d3x343.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_unnamed_conv2d3x30_conv2d3x343.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd VHDL PATH kernel_hdl/conv2d3x3/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd VHDL PATH kernel_hdl/conv2d3x3/floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_conv2d3x36_conv2d3x3123.vhd VHDL PATH kernel_hdl/conv2d3x3/i_store_unnamed_conv2d3x36_conv2d3x3123.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B3_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B3_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B3_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B3_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B4_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B4_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B4_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B4_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/loop_limiter_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_conv2d3x31.vhd VHDL PATH kernel_hdl/conv2d3x3/loop_limiter_conv2d3x31.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function_cra_slave.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file acl_start_signal_chain_element.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_start_signal_chain_element.v TOP_LEVEL_FILE
add_fileset_file dense_function_wrapper.vhd VHDL PATH kernel_hdl/dense/dense_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file dense_function.vhd VHDL PATH kernel_hdl/dense/dense_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_sr_0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_sr_1.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2_sr_0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B0_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_merge_reg.vhd VHDL PATH kernel_hdl/dense/dense_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense0_dense3.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense0_dense3.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense0_dense0.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense0_dense0.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_dense1_dense8.vhd VHDL PATH kernel_hdl/dense/i_store_unnamed_dense1_dense8.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_bias_sync_buffer_dense0.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_filter_bias_sync_buffer_dense0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_dense5.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_output_im_sync_buffer_dense5.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_branch.vhd VHDL PATH kernel_hdl/dense/dense_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_merge.vhd VHDL PATH kernel_hdl/dense/dense_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_merge_reg.vhd VHDL PATH kernel_hdl/dense/dense_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_body_dense_c0_enter_dense.vhd VHDL PATH kernel_hdl/dense/i_sfc_c0_for_body_dense_c0_enter_dense.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exit_dense30.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exit_dense30.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zense33_data_fifo.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zense33_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zse_full_detector.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zse_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_body_dense_c0_enter_dense28.vhd VHDL PATH kernel_hdl/dense/i_sfc_logic_c0_for_body_dense_c0_enter_dense28.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c0_for_body_dA0Zo00rf00d06of5q0u.vhd VHDL PATH kernel_hdl/dense/floatComponent_i_sfc_logic_c0_for_body_dA0Zo00rf00d06of5q0u.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c0_for_body_dA0Z303d06o00rf01pzc.vhd VHDL PATH kernel_hdl/dense/floatComponent_i_sfc_logic_c0_for_body_dA0Z303d06o00rf01pzc.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense3_dense22.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense3_dense22.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense3_dense1.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense3_dense1.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense4_dense26.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense4_dense26.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense4_dense2.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense4_dense2.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_weight_sync_buffer_dense15.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_filter_weight_sync_buffer_dense15.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_dense10.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_im_sync_buffer_dense10.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer1_dense12.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_size_sync_buffer1_dense12.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer_dense17.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_size_sync_buffer_dense17.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_branch.vhd VHDL PATH kernel_hdl/dense/dense_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_merge.vhd VHDL PATH kernel_hdl/dense/dense_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_dense5_dense31.vhd VHDL PATH kernel_hdl/dense/i_store_unnamed_dense5_dense31.vhd TOP_LEVEL_FILE
add_fileset_file dense_B2_branch.vhd VHDL PATH kernel_hdl/dense/dense_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B2_merge.vhd VHDL PATH kernel_hdl/dense/dense_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_dense0.vhd VHDL PATH kernel_hdl/dense/loop_limiter_dense0.vhd TOP_LEVEL_FILE
add_fileset_file dense_function_cra_slave.vhd VHDL PATH kernel_hdl/dense/dense_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function_wrapper.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_sr_1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_sr_1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B0_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d6.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d6.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d57_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d57_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_h_sync_buffer_maxpool2d2.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_h_sync_buffer_maxpool2d2.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_w_sync_buffer_maxpool2d4.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_w_sync_buffer_maxpool2d4.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d13.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d13.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d59_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d59_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d7.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d7.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer6_maxpool2d9.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer6_maxpool2d9.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer8_maxpool2d11.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer8_maxpool2d11.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond7_preheader_maxpool2d_cA0Znter17_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_for_cond7_preheader_maxpool2d_cA0Znter17_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zit20_maxpool2d19.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zit20_maxpool2d19.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zol2d61_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zol2d61_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond7_preheader_maxpoA0Zer17_maxpool2d15.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_for_cond7_preheader_maxpoA0Zer17_maxpool2d15.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer9_maxpool2d17.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer9_maxpool2d17.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter23_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter23_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit26_maxpool2d34.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit26_maxpool2d34.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d63_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d63_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer23_maxpool2d27.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer23_maxpool2d27.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_maxpool2d31.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_im_sync_buffer_maxpool2d31.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_w_sync_buffer5_maxpool2d29.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_w_sync_buffer5_maxpool2d29.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter29_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter29_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit32_maxpool2d43.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit32_maxpool2d43.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d65_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d65_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer29_maxpool2d41.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer29_maxpool2d41.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_maxpool2d0_maxpool2d37.vhd VHDL PATH kernel_hdl/maxpool2d/i_load_unnamed_maxpool2d0_maxpool2d37.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer_maxpool2d21.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer_maxpool2d21.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer_maxpool2d23.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer_maxpool2d23.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_maxpool2d1_maxpool2d47.vhd VHDL PATH kernel_hdl/maxpool2d/i_store_unnamed_maxpool2d1_maxpool2d47.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer7_maxpool2d53.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer7_maxpool2d53.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_maxpool2d44.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_im_sync_buffer_maxpool2d44.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer10_maxpool2d49.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer10_maxpool2d49.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B3_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B3_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B3_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B3_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B4_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B4_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B4_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B4_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/loop_limiter_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_maxpool2d1.vhd VHDL PATH kernel_hdl/maxpool2d/loop_limiter_maxpool2d1.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function_cra_slave.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file lsu_ic_top.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_top.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_hybrid.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_hybrid.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_token.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_token.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_unbalance.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_unbalance.sv TOP_LEVEL_FILE
add_fileset_file lsu_n_fast.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_fast.sv TOP_LEVEL_FILE
add_fileset_file lsu_n_token.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_token.sv TOP_LEVEL_FILE
add_fileset_file lsu_rd_back.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back.sv TOP_LEVEL_FILE
add_fileset_file lsu_rd_back_n.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back_n.sv TOP_LEVEL_FILE
add_fileset_file lsu_swdimm_token_ring.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_swdimm_token_ring.sv TOP_LEVEL_FILE
add_fileset_file lsu_token_ring.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_token_ring.sv TOP_LEVEL_FILE
add_fileset_file acl_skid_buffer.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_skid_buffer.sv TOP_LEVEL_FILE


add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL green_machine_system
add_fileset_file acl_shift_register.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_shift_register.v TOP_LEVEL_FILE
add_fileset_file acl_work_group_dispatcher.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_work_group_dispatcher.v TOP_LEVEL_FILE
add_fileset_file acl_kernel_finish_detector.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_kernel_finish_detector.v TOP_LEVEL_FILE
add_fileset_file acl_multistage_accumulator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_accumulator.v TOP_LEVEL_FILE
add_fileset_file acl_reset_handler.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_reset_handler.sv TOP_LEVEL_FILE
add_fileset_file acl_std_synchronizer_nocut.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_std_synchronizer_nocut.v TOP_LEVEL_FILE
add_fileset_file acl_fanout_pipeline.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fanout_pipeline.sv TOP_LEVEL_FILE
add_fileset_file acl_id_iterator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_id_iterator.v TOP_LEVEL_FILE
add_fileset_file acl_work_item_iterator.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_work_item_iterator.v TOP_LEVEL_FILE
add_fileset_file acl_multistage_adder.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_multistage_adder.v TOP_LEVEL_FILE
add_fileset_file acl_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_fifo_stall_valid_lookahead.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_fifo_stall_valid_lookahead.sv TOP_LEVEL_FILE
add_fileset_file green_machine_system.v SYSTEM_VERILOG PATH green_machine_system.v TOP_LEVEL_FILE
add_fileset_file dspba_library_package.vhd VHDL PATH $::env(INTELFPGAOCLSDKROOT)/windows64/lib/dspba/Libraries/vhdl/base/dspba_library_package.vhd TOP_LEVEL_FILE
add_fileset_file dspba_library.vhd VHDL PATH $::env(INTELFPGAOCLSDKROOT)/windows64/lib/dspba/Libraries/vhdl/base/dspba_library.vhd TOP_LEVEL_FILE
add_fileset_file acl_data_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_data_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_ll_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_ll_ram_fifo.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_ll_ram_fifo.v TOP_LEVEL_FILE
add_fileset_file acl_valid_fifo_counter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_valid_fifo_counter.v TOP_LEVEL_FILE
add_fileset_file acl_dspba_valid_fifo_counter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_valid_fifo_counter.v TOP_LEVEL_FILE
add_fileset_file acl_staging_reg.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_staging_reg.v TOP_LEVEL_FILE
add_fileset_file hld_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo.sv TOP_LEVEL_FILE
add_fileset_file hld_fifo_zero_width.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/hld_fifo_zero_width.sv TOP_LEVEL_FILE
add_fileset_file acl_high_speed_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_high_speed_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_low_latency_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_low_latency_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_zero_latency_fifo.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_zero_latency_fifo.sv TOP_LEVEL_FILE
add_fileset_file acl_tessellated_incr_decr_threshold.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_decr_threshold.sv TOP_LEVEL_FILE
add_fileset_file acl_tessellated_incr_lookahead.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_tessellated_incr_lookahead.sv TOP_LEVEL_FILE
add_fileset_file acl_lfsr.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_lfsr.sv TOP_LEVEL_FILE
add_fileset_file acl_dspba_buffer.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_dspba_buffer.v TOP_LEVEL_FILE
add_fileset_file acl_full_detector.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_full_detector.v TOP_LEVEL_FILE
add_fileset_file lsu_top.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_top.v TOP_LEVEL_FILE
add_fileset_file lsu_permute_address.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_permute_address.v TOP_LEVEL_FILE
add_fileset_file lsu_pipelined.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_pipelined.v TOP_LEVEL_FILE
add_fileset_file lsu_enabled.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_enabled.v TOP_LEVEL_FILE
add_fileset_file lsu_basic_coalescer.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_basic_coalescer.v TOP_LEVEL_FILE
add_fileset_file lsu_simple.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_simple.v TOP_LEVEL_FILE
add_fileset_file lsu_streaming.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming.v TOP_LEVEL_FILE
add_fileset_file lsu_burst_master.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_master.v TOP_LEVEL_FILE
add_fileset_file lsu_bursting_load_stores.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_bursting_load_stores.v TOP_LEVEL_FILE
add_fileset_file lsu_non_aligned_write.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_non_aligned_write.v TOP_LEVEL_FILE
add_fileset_file lsu_read_cache.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_read_cache.v TOP_LEVEL_FILE
add_fileset_file lsu_atomic.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_atomic.v TOP_LEVEL_FILE
add_fileset_file lsu_prefetch_block.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_prefetch_block.v TOP_LEVEL_FILE
add_fileset_file lsu_wide_wrapper.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_wide_wrapper.v TOP_LEVEL_FILE
add_fileset_file lsu_streaming_prefetch.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_streaming_prefetch.v TOP_LEVEL_FILE
add_fileset_file acl_aligned_burst_coalesced_lsu.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_aligned_burst_coalesced_lsu.v TOP_LEVEL_FILE
add_fileset_file acl_toggle_detect.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_toggle_detect.v TOP_LEVEL_FILE
add_fileset_file acl_debug_mem.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_debug_mem.v TOP_LEVEL_FILE
add_fileset_file lsu_burst_coalesced_pipelined_write.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_write.sv TOP_LEVEL_FILE
add_fileset_file lsu_burst_coalesced_pipelined_read.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_burst_coalesced_pipelined_read.sv TOP_LEVEL_FILE
add_fileset_file acl_loop_limiter.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_loop_limiter.v TOP_LEVEL_FILE
add_fileset_file acl_clock2x_holder.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_clock2x_holder.v TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function_wrapper.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_sr_1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_sr_1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4_sr_0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B0.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B0_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x38.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Z3x3125_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_entry_conv2d3x3_c0_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer129_conv2d3x36.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer130_conv2d3x32.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x317.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Z3x3127_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_entry_conv2d3x3_c1_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer_conv2d3x315.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_start_channel_sync_buffer_conv2d3x313.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x341.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Z3x3131_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c2_entry_conv2d3x3_c2_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer138_conv2d3x334.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer140_conv2d3x330.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer_conv2d3x338.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_pad_sync_buffer_conv2d3x327.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_pad_sync_buffer_conv2d3x327.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_stride_sync_buffer_conv2d3x325.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_stride_sync_buffer_conv2d3x325.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x322.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Z3x3129_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c3_entry_conv2d3x3_c3_exiA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer144_conv2d3x320.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_conv2d3x30_conv2d3x343.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_unnamed_conv2d3x30_conv2d3x343.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_unnamed_conv2d3x30_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_filter_bias_sync_buffer_conv2d3x39.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B0_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B1_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_cond10_preheader_conv2d3x3_A0Zter150_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zt153_conv2d3x369.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Z3x3133_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond10_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_cond10_preheader_convA0Zr150_conv2d3x345.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer_conv2d3x363.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer133_conv2d3x360.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer136_conv2d3x356.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer137_conv2d3x352.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer146_conv2d3x366.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_pad_sync_buffer142_conv2d3x349.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_stride_sync_buffer143_conv2d3x347.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B1_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B2_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_merge_reg.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_filter_weight_load_0_conv2d3x3105.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_filter_weight_lA0Zoad_0_conv2d3x34.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0110_conv2d3x398.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0110_conv2d3x32.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0115_conv2d3x3100.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0115_conv2d3x33.vhd TOP_LEVEL_FILE
add_fileset_file i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd VHDL PATH kernel_hdl/conv2d3x3/i_load_memcoalesce_input_im_load_0_conv2d3x396.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd VHDL PATH kernel_hdl/conv2d3x3/readdata_reg_memcoalesce_input_im_load_0_conv2d3x31.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_cond15_preheader_conv2d3x3_A0Zter159_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zt167_conv2d3x393.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Z3x3135_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_cond15_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_cond15_preheader_convA0Zr159_conv2d3x374.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer147_conv2d3x385.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer148_conv2d3x390.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_im_sync_buffer_conv2d3x380.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer134_conv2d3x376.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer135_conv2d3x378.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer139_conv2d3x383.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_size_sync_buffer141_conv2d3x388.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c1_for_cond15_preheader_conv2d3x3_A0Zter172_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z175_conv2d3x3109.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Z3x3137_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c1_for_cond15_preheader_cA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c1_for_cond15_preheader_convA0Z172_conv2d3x3107.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd VHDL PATH kernel_hdl/conv2d3x3/floatComponent_i_sfc_logic_c1_for_cond15A0Zcd0oq3cd06oq3cz0.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd VHDL PATH kernel_hdl/conv2d3x3/floatComponent_i_sfc_logic_c1_for_cond15A0Z0cp36cd0oq3cdj6z.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_filter_weight_sync_buffer_conv2d3x370.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer131_conv2d3x372.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B2_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B3_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B3_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_c0_for_end61_loopexit_conv2d3x3_c0A0Zter179_conv2d3x3.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z183_conv2d3x3115.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Z3x3139_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd VHDL PATH kernel_hdl/conv2d3x3/i_acl_sfc_exit_c0_for_end61_loopexit_conA0Zx3_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd VHDL PATH kernel_hdl/conv2d3x3/i_sfc_logic_c0_for_end61_loopexit_conv2dA0Z179_conv2d3x3110.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_input_channels_sync_buffer132_conv2d3x3112.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_conv2d3x36_conv2d3x3123.vhd VHDL PATH kernel_hdl/conv2d3x3/i_store_unnamed_conv2d3x36_conv2d3x3123.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_im_sync_buffer_conv2d3x3116.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd VHDL PATH kernel_hdl/conv2d3x3/i_syncbuf_output_size_sync_buffer145_conv2d3x3118.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B3_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B3_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B3_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B3_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4.vhd TOP_LEVEL_FILE
add_fileset_file bb_conv2d3x3_B4_stall_region.vhd VHDL PATH kernel_hdl/conv2d3x3/bb_conv2d3x3_B4_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B4_branch.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B4_branch.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_B4_merge.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_B4_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_conv2d3x30.vhd VHDL PATH kernel_hdl/conv2d3x3/loop_limiter_conv2d3x30.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_conv2d3x31.vhd VHDL PATH kernel_hdl/conv2d3x3/loop_limiter_conv2d3x31.vhd TOP_LEVEL_FILE
add_fileset_file conv2d3x3_function_cra_slave.vhd VHDL PATH kernel_hdl/conv2d3x3/conv2d3x3_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file acl_start_signal_chain_element.v SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_start_signal_chain_element.v TOP_LEVEL_FILE
add_fileset_file dense_function_wrapper.vhd VHDL PATH kernel_hdl/dense/dense_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file dense_function.vhd VHDL PATH kernel_hdl/dense/dense_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_sr_0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_sr_1.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2_sr_0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B0.vhd VHDL PATH kernel_hdl/dense/bb_dense_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B0_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_merge_reg.vhd VHDL PATH kernel_hdl/dense/dense_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense0_dense3.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense0_dense3.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense0_dense0.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense0_dense0.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_dense1_dense8.vhd VHDL PATH kernel_hdl/dense/i_store_unnamed_dense1_dense8.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_bias_sync_buffer_dense0.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_filter_bias_sync_buffer_dense0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_dense5.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_output_im_sync_buffer_dense5.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_branch.vhd VHDL PATH kernel_hdl/dense/dense_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B0_merge.vhd VHDL PATH kernel_hdl/dense/dense_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B1_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_merge_reg.vhd VHDL PATH kernel_hdl/dense/dense_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_body_dense_c0_enter_dense.vhd VHDL PATH kernel_hdl/dense/i_sfc_c0_for_body_dense_c0_enter_dense.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exit_dense30.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exit_dense30.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zense33_data_fifo.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zense33_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zse_full_detector.vhd VHDL PATH kernel_hdl/dense/i_acl_sfc_exit_c0_for_body_dense_c0_exitA0Zse_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_body_dense_c0_enter_dense28.vhd VHDL PATH kernel_hdl/dense/i_sfc_logic_c0_for_body_dense_c0_enter_dense28.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c0_for_body_dA0Zo00rf00d06of5q0u.vhd VHDL PATH kernel_hdl/dense/floatComponent_i_sfc_logic_c0_for_body_dA0Zo00rf00d06of5q0u.vhd TOP_LEVEL_FILE
add_fileset_file floatComponent_i_sfc_logic_c0_for_body_dA0Z303d06o00rf01pzc.vhd VHDL PATH kernel_hdl/dense/floatComponent_i_sfc_logic_c0_for_body_dA0Z303d06o00rf01pzc.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense3_dense22.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense3_dense22.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense3_dense1.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense3_dense1.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_dense4_dense26.vhd VHDL PATH kernel_hdl/dense/i_load_unnamed_dense4_dense26.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_dense4_dense2.vhd VHDL PATH kernel_hdl/dense/readdata_reg_unnamed_dense4_dense2.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_filter_weight_sync_buffer_dense15.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_filter_weight_sync_buffer_dense15.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_dense10.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_im_sync_buffer_dense10.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer1_dense12.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_size_sync_buffer1_dense12.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_size_sync_buffer_dense17.vhd VHDL PATH kernel_hdl/dense/i_syncbuf_input_size_sync_buffer_dense17.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_branch.vhd VHDL PATH kernel_hdl/dense/dense_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B1_merge.vhd VHDL PATH kernel_hdl/dense/dense_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_dense_B2_stall_region.vhd VHDL PATH kernel_hdl/dense/bb_dense_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_dense5_dense31.vhd VHDL PATH kernel_hdl/dense/i_store_unnamed_dense5_dense31.vhd TOP_LEVEL_FILE
add_fileset_file dense_B2_branch.vhd VHDL PATH kernel_hdl/dense/dense_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file dense_B2_merge.vhd VHDL PATH kernel_hdl/dense/dense_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_dense0.vhd VHDL PATH kernel_hdl/dense/loop_limiter_dense0.vhd TOP_LEVEL_FILE
add_fileset_file dense_function_cra_slave.vhd VHDL PATH kernel_hdl/dense/dense_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function_wrapper.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function_wrapper.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_sr_1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_sr_1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_sr_1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4_sr_0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4_sr_0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B0.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B0.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B0_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B0_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d6.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d6.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d57_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Zol2d57_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_entry_maxpool2d_c0_exiA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_h_sync_buffer_maxpool2d2.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_h_sync_buffer_maxpool2d2.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_w_sync_buffer_maxpool2d4.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_w_sync_buffer_maxpool2d4.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d13.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d13.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d59_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Zol2d59_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_entry_maxpool2d_c1_exiA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d7.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d7.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer6_maxpool2d9.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer6_maxpool2d9.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer8_maxpool2d11.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer8_maxpool2d11.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B0_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B0_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B1_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B1_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond7_preheader_maxpool2d_cA0Znter17_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_for_cond7_preheader_maxpool2d_cA0Znter17_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zit20_maxpool2d19.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zit20_maxpool2d19.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zol2d61_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Zol2d61_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond7_preheader_maA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond7_preheader_maA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond7_preheader_maxpoA0Zer17_maxpool2d15.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_for_cond7_preheader_maxpoA0Zer17_maxpool2d15.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer9_maxpool2d17.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer9_maxpool2d17.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B1_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B1_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B2_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B2_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter23_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c0_for_cond17_preheader_maxpool2d_A0Znter23_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit26_maxpool2d34.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zit26_maxpool2d34.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d63_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Zol2d63_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c0_for_cond17_preheader_mA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer23_maxpool2d27.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c0_for_cond17_preheader_maxpA0Zer23_maxpool2d27.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_im_sync_buffer_maxpool2d31.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_im_sync_buffer_maxpool2d31.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_input_w_sync_buffer5_maxpool2d29.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_input_w_sync_buffer5_maxpool2d29.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter29_maxpool2d.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_c1_for_cond17_preheader_maxpool2d_A0Znter29_maxpool2d.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit32_maxpool2d43.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zit32_maxpool2d43.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d65_data_fifo.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Zol2d65_data_fifo.vhd TOP_LEVEL_FILE
add_fileset_file i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd VHDL PATH kernel_hdl/maxpool2d/i_acl_sfc_exit_c1_for_cond17_preheader_mA0Z2d_full_detector.vhd TOP_LEVEL_FILE
add_fileset_file i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer29_maxpool2d41.vhd VHDL PATH kernel_hdl/maxpool2d/i_sfc_logic_c1_for_cond17_preheader_maxpA0Zer29_maxpool2d41.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_merge_reg.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_merge_reg.vhd TOP_LEVEL_FILE
add_fileset_file i_load_unnamed_maxpool2d0_maxpool2d37.vhd VHDL PATH kernel_hdl/maxpool2d/i_load_unnamed_maxpool2d0_maxpool2d37.vhd TOP_LEVEL_FILE
add_fileset_file readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/readdata_reg_unnamed_maxpool2d0_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer_maxpool2d21.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer_maxpool2d21.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer_maxpool2d23.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer_maxpool2d23.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B2_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B2_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B3_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B3_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file i_store_unnamed_maxpool2d1_maxpool2d47.vhd VHDL PATH kernel_hdl/maxpool2d/i_store_unnamed_maxpool2d1_maxpool2d47.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_h_sync_buffer7_maxpool2d53.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_h_sync_buffer7_maxpool2d53.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_im_sync_buffer_maxpool2d44.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_im_sync_buffer_maxpool2d44.vhd TOP_LEVEL_FILE
add_fileset_file i_syncbuf_output_w_sync_buffer10_maxpool2d49.vhd VHDL PATH kernel_hdl/maxpool2d/i_syncbuf_output_w_sync_buffer10_maxpool2d49.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B3_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B3_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B3_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B3_merge.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4.vhd TOP_LEVEL_FILE
add_fileset_file bb_maxpool2d_B4_stall_region.vhd VHDL PATH kernel_hdl/maxpool2d/bb_maxpool2d_B4_stall_region.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B4_branch.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B4_branch.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_B4_merge.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_B4_merge.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_maxpool2d0.vhd VHDL PATH kernel_hdl/maxpool2d/loop_limiter_maxpool2d0.vhd TOP_LEVEL_FILE
add_fileset_file loop_limiter_maxpool2d1.vhd VHDL PATH kernel_hdl/maxpool2d/loop_limiter_maxpool2d1.vhd TOP_LEVEL_FILE
add_fileset_file maxpool2d_function_cra_slave.vhd VHDL PATH kernel_hdl/maxpool2d/maxpool2d_function_cra_slave.vhd TOP_LEVEL_FILE
add_fileset_file lsu_ic_top.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_top.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_hybrid.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_hybrid.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_token.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_token.sv TOP_LEVEL_FILE
add_fileset_file lsu_ic_unbalance.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_ic_unbalance.sv TOP_LEVEL_FILE
add_fileset_file lsu_n_fast.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_fast.sv TOP_LEVEL_FILE
add_fileset_file lsu_n_token.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_n_token.sv TOP_LEVEL_FILE
add_fileset_file lsu_rd_back.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back.sv TOP_LEVEL_FILE
add_fileset_file lsu_rd_back_n.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_rd_back_n.sv TOP_LEVEL_FILE
add_fileset_file lsu_swdimm_token_ring.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_swdimm_token_ring.sv TOP_LEVEL_FILE
add_fileset_file lsu_token_ring.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/lsu_token_ring.sv TOP_LEVEL_FILE
add_fileset_file acl_skid_buffer.sv SYSTEM_VERILOG PATH $::env(INTELFPGAOCLSDKROOT)/ip/acl_skid_buffer.sv TOP_LEVEL_FILE
