cocci_test_suite() {
	u8 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 85 */;
	struct dpu_mdss_color *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 84 */;
	struct dpu_hw_mixer_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 64 */;
	const struct dpu_lm_sub_blks *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 56 */;
	enum dpu_stage cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 54 */;
	struct dpu_hw_mixer *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 54 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 32 */;
	struct dpu_hw_blk_reg_map *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 30 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 29 */;
	struct dpu_mdss_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 28 */;
	enum dpu_lm cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 27 */;
	struct dpu_lm_cfg *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 27 */;
	struct dpu_hw_blk_ops cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 163 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 152 */;
	struct dpu_hw_lm_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 151 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 150 */;
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 137 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_hw_lm.c 119 */;
}
