// Seed: 1794119787
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  integer id_7 (
      .id_0(id_2),
      .id_1(id_5),
      .id_2(id_5),
      .id_3(1'b0)
  );
  assign id_5 = id_4;
  logic id_8;
endmodule
`endcelldefine
