Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date         : Fri Mar  2 13:27:40 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top5x2_7to1_ddr_rx_methodology_drc_routed.rpt -pb top5x2_7to1_ddr_rx_methodology_drc_routed.pb -rpx top5x2_7to1_ddr_rx_methodology_drc_routed.rpx
| Design       : top5x2_7to1_ddr_rx
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay               | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 3          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on dummy relative to clock(s) clkin1_p
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *rx*dom_ch*/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc (Line: 70)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *rx*dom_ch*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc (Line: 71)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {name =~ *rx*iserdes_c?/DDLY}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/VhdlVersion/Constraints/top5x2_7to1_ddr_rx.xdc (Line: 73)
Related violations: <none>


