

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:53:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.820 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = sext i10 %p_Val2_s to i11" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%ret_V = add nsw i11 %lhs_V, -15" [firmware/myproject.cpp:50]   --->   Operation 7 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln1118 = sext i11 %ret_V to i20" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln703 = mul i20 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 9 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_1 = sub i20 1536, %mul_ln703" [firmware/myproject.cpp:50]   --->   Operation 10 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i10 %p_Val2_3 to i11" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 15 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %shl_ln1118_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 16 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%r_V = sub i13 0, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 17 'sub' 'r_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_3, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 18 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%ret_V_4 = add i11 %rhs_V_1, -15" [firmware/myproject.cpp:52]   --->   Operation 19 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i13 %r_V_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 20 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192)   --->   "%sext_ln1192_2 = sext i11 %ret_V_4 to i22" [firmware/myproject.cpp:52]   --->   Operation 21 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192)   --->   "%mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 22 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %r_V, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 23 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i21 %lhs_V_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 24 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192 = sub i22 %sext_ln1192_3, %mul_ln1192" [firmware/myproject.cpp:52]   --->   Operation 25 'sub' 'sub_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rhs_V = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %p_Val2_s, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 26 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i21 %rhs_V to i22" [firmware/myproject.cpp:52]   --->   Operation 27 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i22 %sub_ln1192, %sext_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 28 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_11 = add i22 %add_ln1192_3, -106496" [firmware/myproject.cpp:52]   --->   Operation 29 'add' 'ret_V_11' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_11, i32 12, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 30 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i10 %p_Val2_1 to i11" [firmware/myproject.cpp:53]   --->   Operation 31 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.72ns)   --->   "%ret_V_12 = add nsw i11 %lhs_V_2, %rhs_V_1" [firmware/myproject.cpp:53]   --->   Operation 32 'add' 'ret_V_12' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %ret_V_12, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 33 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i15 %lhs_V_3 to i16" [firmware/myproject.cpp:53]   --->   Operation 34 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%ret_V_7 = add i16 %sext_ln728, -975" [firmware/myproject.cpp:53]   --->   Operation 35 'add' 'ret_V_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node ret_V_13)   --->   "%sext_ln1192_5 = sext i16 %ret_V_7 to i22" [firmware/myproject.cpp:53]   --->   Operation 36 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.49ns) (grouped into DSP with root node ret_V_13)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1192_5, -76" [firmware/myproject.cpp:53]   --->   Operation 37 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_13 = add i22 %mul_ln1192_1, -65536" [firmware/myproject.cpp:53]   --->   Operation 38 'add' 'ret_V_13' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_13, i32 12, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 39 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %ret_V_1 to i29" [firmware/myproject.cpp:50]   --->   Operation 40 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i29 %sext_ln700, 177" [firmware/myproject.cpp:50]   --->   Operation 41 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i11 -15, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 43 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i11 %ret_V_9, 62" [firmware/myproject.cpp:50]   --->   Operation 44 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.81>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !268"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !274"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !280"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !286"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !292"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !298"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:32]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject.cpp:33]   --->   Operation 54 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i29 %mul_ln700 to i30" [firmware/myproject.cpp:50]   --->   Operation 55 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i11 %add_ln1192 to i30" [firmware/myproject.cpp:50]   --->   Operation 56 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.95ns)   --->   "%mul_ln700_1 = mul i30 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 57 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.95> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.86ns)   --->   "%ret_V_10 = add i30 %mul_ln700_1, 15728640" [firmware/myproject.cpp:50]   --->   Operation 58 'add' 'ret_V_10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_10, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 59 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 60 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 9)" [firmware/myproject.cpp:51]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 62 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 63 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 -20)" [firmware/myproject.cpp:54]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.48ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'sub' operation ('r.V', firmware/myproject.cpp:52) [42]  (0.745 ns)
	'sub' operation of DSP[50] ('sub_ln1192', firmware/myproject.cpp:52) [50]  (2.04 ns)
	'add' operation ('add_ln1192_3', firmware/myproject.cpp:52) [53]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:52) [54]  (0.696 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'mul' operation of DSP[26] ('mul_ln700', firmware/myproject.cpp:50) [26]  (2.53 ns)

 <State 3>: 3.82ns
The critical path consists of the following:
	'mul' operation ('mul_ln700_1', firmware/myproject.cpp:50) [34]  (2.95 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [36]  (0.868 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
