#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 30 21:30:30 2023
# Process ID: 12144
# Current directory: C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (1#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_8' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_8' (2#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (3#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (4#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_miniBeta_2' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_16.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_16' (5#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_17' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_17' (6#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_18' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_18' (7#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_19' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_19' (8#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_19.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (9#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_11' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
	Parameter RESET_game_fsm bound to: 5'b00000 
	Parameter INITIALISE_DOT_game_fsm bound to: 5'b00001 
	Parameter IDLE_game_fsm bound to: 5'b00010 
	Parameter CHECK_DOT_HIGHEST_game_fsm bound to: 5'b00011 
	Parameter BRANCH_MOVEMENT_game_fsm bound to: 5'b00100 
	Parameter DOT_UP_game_fsm bound to: 5'b00101 
	Parameter DOT_STAY_game_fsm bound to: 5'b00110 
	Parameter RENDER_DOT_game_fsm bound to: 5'b00111 
	Parameter CHECK_DOT_LOWEST_game_fsm bound to: 5'b01000 
	Parameter BRANCH_GRAVITY_game_fsm bound to: 5'b01001 
	Parameter DOT_DOWN_game_fsm bound to: 5'b01010 
	Parameter CHECK_SCORE_game_fsm bound to: 5'b01011 
	Parameter BRANCH_SCORE_game_fsm bound to: 5'b01100 
	Parameter RECORD_SCORE_game_fsm bound to: 5'b01101 
	Parameter END_GAME_game_fsm bound to: 5'b01110 
	Parameter CHECK_COLLISION_game_fsm bound to: 5'b01111 
	Parameter BRANCH_COLLIDE_game_fsm bound to: 5'b10000 
	Parameter ADD_SCORE_game_fsm bound to: 5'b10001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:70]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_11' (10#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_12' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:128]
INFO: [Synth 8-226] default block is never used [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:182]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_12' (11#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_LED_13' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_LED_13.v:7]
	Parameter COLOR bound to: 48'b000100000000000000000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'ws2812b_writer_20' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/ws2812b_writer_20.v:11]
	Parameter PIXEL_COUNT bound to: 7'b1000000 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ws2812b_writer_20' (12#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/ws2812b_writer_20.v:11]
INFO: [Synth 8-6157] synthesizing module 'decoder_21' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_21.v:11]
	Parameter WIDTH bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decoder_21' (13#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_21.v:11]
INFO: [Synth 8-6155] done synthesizing module 'game_LED_13' (14#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_LED_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_miniBeta_2' (15#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (16#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (17#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_14' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_14.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_14' (18#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (19#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_6' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_15' [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_15' (20#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_6' (21#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1017.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          RESET_game_fsm |                          0000001 |                            00000
           IDLE_game_fsm |                          0000010 |                            00010
CHECK_DOT_HIGHEST_game_fsm |                          0000100 |                            00011
BRANCH_MOVEMENT_game_fsm |                          0001000 |                            00100
         DOT_UP_game_fsm |                          0010000 |                            00101
       DOT_STAY_game_fsm |                          0100000 |                            00110
     RENDER_DOT_game_fsm |                          1000000 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_CU_11'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   8 Input    4 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   4 Input   16 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    12|
|4     |LUT2   |    35|
|5     |LUT3   |    14|
|6     |LUT4   |    18|
|7     |LUT5   |    33|
|8     |LUT6   |    72|
|9     |FDRE   |   133|
|10    |FDSE   |     6|
|11    |IBUF   |     5|
|12    |OBUF   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1017.145 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1017.145 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1026.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1026.160 ; gain = 26.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taylor/Documents/GitHub/16-bit_ALU/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 21:31:08 2023...
