Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 22 10:39:56 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Fetch_Code_timing_summary_routed.rpt -pb Fetch_Code_timing_summary_routed.pb -rpx Fetch_Code_timing_summary_routed.rpx -warn_on_violation
| Design       : Fetch_Code
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  91          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk_25M (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: clk_im (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  235          inf        0.000                      0                  235           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           235 Endpoints
Min Delay           235 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.909ns  (logic 3.754ns (31.521%)  route 8.155ns (68.479%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 f  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 f  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.817     2.754    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I1_O)        0.118     2.872 r  uu2/SEG_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.708     3.579    uu2/SEG_OBUF[7]_inst_i_37_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.264     3.843 r  uu2/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.819     4.663    uu2/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.768 r  uu2/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.918     7.685    uu2/uu1/Data_4__27[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.119     7.804 r  uu2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.551     9.355    SEG_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.554    11.909 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.909    SEG[1]
    H22                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.771ns  (logic 3.587ns (30.472%)  route 8.184ns (69.528%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 f  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 f  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.928     2.865    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X85Y125        LUT5 (Prop_lut5_I1_O)        0.105     2.970 r  uu2/SEG_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.680     3.649    uu2/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.105     3.754 r  uu2/SEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.854     4.608    uu2/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.713 r  uu2/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.999     7.713    uu2/uu1/Data_4__27[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.118     7.831 r  uu2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.381     9.211    SEG_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.560    11.771 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.771    SEG[6]
    G20                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.735ns  (logic 3.764ns (32.071%)  route 7.972ns (67.929%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 f  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 f  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.817     2.754    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I1_O)        0.118     2.872 r  uu2/SEG_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.708     3.579    uu2/SEG_OBUF[7]_inst_i_37_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.264     3.843 r  uu2/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.819     4.663    uu2/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.768 r  uu2/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.910     7.677    uu2/uu1/Data_4__27[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.119     7.796 r  uu2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375     9.172    SEG_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    11.735 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.735    SEG[4]
    K22                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 3.408ns (29.328%)  route 8.212ns (70.672%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 r  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 r  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.928     2.865    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X85Y125        LUT5 (Prop_lut5_I1_O)        0.105     2.970 f  uu2/SEG_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.680     3.649    uu2/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.105     3.754 f  uu2/SEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.854     4.608    uu2/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.713 f  uu2/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.999     7.713    uu2/uu1/Data_4__27[1]
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.105     7.818 r  uu2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.408     9.226    SEG_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.394    11.620 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.620    SEG[5]
    J22                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.583ns  (logic 3.572ns (30.842%)  route 8.011ns (69.158%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 f  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 f  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.817     2.754    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I1_O)        0.118     2.872 r  uu2/SEG_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.708     3.579    uu2/SEG_OBUF[7]_inst_i_37_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.264     3.843 r  uu2/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.819     4.663    uu2/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.768 r  uu2/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.918     7.685    uu2/uu1/Data_4__27[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105     7.790 r  uu2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.407     9.197    SEG_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    11.583 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.583    SEG[2]
    H20                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.553ns  (logic 3.575ns (30.948%)  route 7.978ns (69.052%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 f  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 r  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 r  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.817     2.754    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X84Y126        LUT5 (Prop_lut5_I1_O)        0.118     2.872 f  uu2/SEG_OBUF[7]_inst_i_37/O
                         net (fo=1, routed)           0.708     3.579    uu2/SEG_OBUF[7]_inst_i_37_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.264     3.843 f  uu2/SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.819     4.663    uu2/SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X82Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.768 f  uu2/SEG_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.910     7.677    uu2/uu1/Data_4__27[2]
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.105     7.782 r  uu2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381     9.164    SEG_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    11.553 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.553    SEG[3]
    K21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/IR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 3.394ns (30.132%)  route 7.871ns (69.868%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE                         0.000     0.000 r  uu2/IR_reg[0]/C
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  uu2/IR_reg[0]/Q
                         net (fo=1, routed)           0.815     1.199    uu2/Q[0]
    SLICE_X85Y126        LUT2 (Prop_lut2_I1_O)        0.105     1.304 f  uu2/SEG_OBUF[7]_inst_i_41/O
                         net (fo=7, routed)           0.527     1.831    uu2/SEG_OBUF[7]_inst_i_41_n_0
    SLICE_X85Y128        LUT6 (Prop_lut6_I0_O)        0.105     1.936 f  uu2/SEG_OBUF[7]_inst_i_27/O
                         net (fo=9, routed)           0.928     2.865    uu2/SEG_OBUF[7]_inst_i_27_n_0
    SLICE_X85Y125        LUT5 (Prop_lut5_I1_O)        0.105     2.970 r  uu2/SEG_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.680     3.649    uu2/SEG_OBUF[7]_inst_i_33_n_0
    SLICE_X84Y124        LUT6 (Prop_lut6_I4_O)        0.105     3.754 r  uu2/SEG_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.854     4.608    uu2/SEG_OBUF[7]_inst_i_10_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I0_O)        0.105     4.713 r  uu2/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.701     7.414    uu2/uu1/Data_4__27[1]
    SLICE_X0Y126         LUT4 (Prop_lut4_I1_O)        0.105     7.519 r  uu2/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.365     8.885    SEG_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.380    11.265 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.265    SEG[7]
    H19                                                               r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/BIT_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 2.932ns (47.174%)  route 3.283ns (52.826%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE                         0.000     0.000 r  uu1/uu1/BIT_SEL_reg[2]/C
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  uu1/uu1/BIT_SEL_reg[2]/Q
                         net (fo=9, routed)           3.283     3.681    AN_OBUF[2]
    M22                  OBUF (Prop_obuf_I_O)         2.534     6.215 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.215    AN[2]
    M22                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/BIT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.992ns  (logic 2.843ns (47.452%)  route 3.149ns (52.548%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE                         0.000     0.000 r  uu1/uu1/BIT_SEL_reg[0]/C
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  uu1/uu1/BIT_SEL_reg[0]/Q
                         net (fo=32, routed)          3.149     3.582    AN_OBUF[0]
    N22                  OBUF (Prop_obuf_I_O)         2.410     5.992 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.992    AN[0]
    N22                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/BIT_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 2.831ns (47.736%)  route 3.099ns (52.264%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE                         0.000     0.000 r  uu1/uu1/BIT_SEL_reg[1]/C
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  uu1/uu1/BIT_SEL_reg[1]/Q
                         net (fo=16, routed)          3.099     3.532    AN_OBUF[1]
    M21                  OBUF (Prop_obuf_I_O)         2.398     5.930 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.930    AN[1]
    M21                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[11]/C
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[11]/Q
                         net (fo=3, routed)           0.117     0.258    uu1/uu1/cnt_reg[11]
    SLICE_X75Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  uu1/uu1/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    uu1/uu1/cnt_reg[8]_i_1_n_4
    SLICE_X75Y126        FDRE                                         r  uu1/uu1/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[15]/C
    SLICE_X75Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    uu1/uu1/cnt_reg[15]
    SLICE_X75Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  uu1/uu1/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    uu1/uu1/cnt_reg[12]_i_1_n_4
    SLICE_X75Y127        FDRE                                         r  uu1/uu1/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[3]/C
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[3]/Q
                         net (fo=3, routed)           0.118     0.259    uu1/uu1/cnt_reg[3]
    SLICE_X75Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  uu1/uu1/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    uu1/uu1/cnt_reg[0]_i_1_n_4
    SLICE_X75Y124        FDRE                                         r  uu1/uu1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[10]/C
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[10]/Q
                         net (fo=3, routed)           0.117     0.258    uu1/uu1/cnt_reg[10]
    SLICE_X75Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.369 r  uu1/uu1/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.369    uu1/uu1/cnt_reg[8]_i_1_n_5
    SLICE_X75Y126        FDRE                                         r  uu1/uu1/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y125        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[6]/C
    SLICE_X75Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[6]/Q
                         net (fo=2, routed)           0.118     0.259    uu1/uu1/cnt_reg[6]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.370 r  uu1/uu1/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.370    uu1/uu1/cnt_reg[4]_i_1_n_5
    SLICE_X75Y125        FDRE                                         r  uu1/uu1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y125        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[4]/C
    SLICE_X75Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[4]/Q
                         net (fo=2, routed)           0.114     0.255    uu1/uu1/cnt_reg[4]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  uu1/uu1/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    uu1/uu1/cnt_reg[4]_i_1_n_7
    SLICE_X75Y125        FDRE                                         r  uu1/uu1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.187%)  route 0.114ns (30.813%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[8]/C
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[8]/Q
                         net (fo=2, routed)           0.114     0.255    uu1/uu1/cnt_reg[8]
    SLICE_X75Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  uu1/uu1/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    uu1/uu1/cnt_reg[8]_i_1_n_7
    SLICE_X75Y126        FDRE                                         r  uu1/uu1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[14]/C
    SLICE_X75Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[14]/Q
                         net (fo=2, routed)           0.119     0.260    uu1/uu1/cnt_reg[14]
    SLICE_X75Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.371 r  uu1/uu1/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.371    uu1/uu1/cnt_reg[12]_i_1_n_5
    SLICE_X75Y127        FDRE                                         r  uu1/uu1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y124        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[2]/C
    SLICE_X75Y124        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[2]/Q
                         net (fo=3, routed)           0.119     0.260    uu1/uu1/cnt_reg[2]
    SLICE_X75Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.371 r  uu1/uu1/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.371    uu1/uu1/cnt_reg[0]_i_1_n_5
    SLICE_X75Y124        FDRE                                         r  uu1/uu1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu1/uu1/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.975%)  route 0.115ns (31.025%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE                         0.000     0.000 r  uu1/uu1/cnt_reg[12]/C
    SLICE_X75Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu1/uu1/cnt_reg[12]/Q
                         net (fo=3, routed)           0.115     0.256    uu1/uu1/cnt_reg[12]
    SLICE_X75Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  uu1/uu1/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    uu1/uu1/cnt_reg[12]_i_1_n_7
    SLICE_X75Y127        FDRE                                         r  uu1/uu1/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------





