
ATmega_w5500.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  00000472  000004e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000472  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000508  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000538  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000f0  00000000  00000000  00000578  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000013fc  00000000  00000000  00000668  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b31  00000000  00000000  00001a64  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000099f  00000000  00000000  00002595  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000021c  00000000  00000000  00002f34  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000551  00000000  00000000  00003150  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000a5e  00000000  00000000  000036a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c8  00000000  00000000  000040ff  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e7       	ldi	r30, 0x72	; 114
  7c:	f4 e0       	ldi	r31, 0x04	; 4
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 32       	cpi	r26, 0x22	; 34
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 4b 00 	call	0x96	; 0x96 <main>
  8e:	0c 94 37 02 	jmp	0x46e	; 0x46e <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <main>:
#define LED_BUILTIN		PB5		

uint8_t gateway_addr[4] = { 192, 128, 1, 1 };

int main(void)
{
  96:	cf 93       	push	r28
  98:	df 93       	push	r29
  9a:	00 d0       	rcall	.+0      	; 0x9c <main+0x6>
  9c:	00 d0       	rcall	.+0      	; 0x9e <main+0x8>
  9e:	cd b7       	in	r28, 0x3d	; 61
  a0:	de b7       	in	r29, 0x3e	; 62
	uart0_Init(103); // 9600bps
  a2:	87 e6       	ldi	r24, 0x67	; 103
  a4:	0e 94 b6 00 	call	0x16c	; 0x16c <uart0_Init>
	w5500_Init();
  a8:	0e 94 7c 01 	call	0x2f8	; 0x2f8 <w5500_Init>
	
	uint8_t data[4];
	uint8_t check;
	
	check = w5500_WriteBuff(W5500_BSB_COMMON, W5500_GATEWAY_ADDR, gateway_addr, 4);
  ac:	24 e0       	ldi	r18, 0x04	; 4
  ae:	40 e0       	ldi	r20, 0x00	; 0
  b0:	51 e0       	ldi	r21, 0x01	; 1
  b2:	61 e0       	ldi	r22, 0x01	; 1
  b4:	70 e0       	ldi	r23, 0x00	; 0
  b6:	80 e0       	ldi	r24, 0x00	; 0
  b8:	0e 94 d0 01 	call	0x3a0	; 0x3a0 <w5500_WriteBuff>
	uart0_Write(check);
  bc:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
    /* Replace with your application code */
    while (1) 
    {
		check = w5500_ReadBuff(W5500_BSB_COMMON, W5500_GATEWAY_ADDR, data, 4);
  c0:	24 e0       	ldi	r18, 0x04	; 4
  c2:	ae 01       	movw	r20, r28
  c4:	4f 5f       	subi	r20, 0xFF	; 255
  c6:	5f 4f       	sbci	r21, 0xFF	; 255
  c8:	61 e0       	ldi	r22, 0x01	; 1
  ca:	70 e0       	ldi	r23, 0x00	; 0
  cc:	80 e0       	ldi	r24, 0x00	; 0
  ce:	0e 94 8f 01 	call	0x31e	; 0x31e <w5500_ReadBuff>
		if (check)
  d2:	88 23       	and	r24, r24
  d4:	c1 f0       	breq	.+48     	; 0x106 <main+0x70>
		{
			uart0_printf("%d.%d.%d.%d\n", data[0], data[1], data[2], data[3]);
  d6:	3c 81       	ldd	r19, Y+4	; 0x04
  d8:	2b 81       	ldd	r18, Y+3	; 0x03
  da:	9a 81       	ldd	r25, Y+2	; 0x02
  dc:	89 81       	ldd	r24, Y+1	; 0x01
  de:	1f 92       	push	r1
  e0:	3f 93       	push	r19
  e2:	1f 92       	push	r1
  e4:	2f 93       	push	r18
  e6:	1f 92       	push	r1
  e8:	9f 93       	push	r25
  ea:	1f 92       	push	r1
  ec:	8f 93       	push	r24
  ee:	84 e0       	ldi	r24, 0x04	; 4
  f0:	91 e0       	ldi	r25, 0x01	; 1
  f2:	9f 93       	push	r25
  f4:	8f 93       	push	r24
  f6:	0e 94 d7 00 	call	0x1ae	; 0x1ae <uart0_printf>
  fa:	0f b6       	in	r0, 0x3f	; 63
  fc:	f8 94       	cli
  fe:	de bf       	out	0x3e, r29	; 62
 100:	0f be       	out	0x3f, r0	; 63
 102:	cd bf       	out	0x3d, r28	; 61
 104:	04 c0       	rjmp	.+8      	; 0x10e <main+0x78>
		}
		else
			uart0_WriteString("READ ERROR\n");
 106:	81 e1       	ldi	r24, 0x11	; 17
 108:	91 e0       	ldi	r25, 0x01	; 1
 10a:	0e 94 c8 00 	call	0x190	; 0x190 <uart0_WriteString>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 10e:	9f ef       	ldi	r25, 0xFF	; 255
 110:	23 ed       	ldi	r18, 0xD3	; 211
 112:	80 e3       	ldi	r24, 0x30	; 48
 114:	91 50       	subi	r25, 0x01	; 1
 116:	20 40       	sbci	r18, 0x00	; 0
 118:	80 40       	sbci	r24, 0x00	; 0
 11a:	e1 f7       	brne	.-8      	; 0x114 <main+0x7e>
 11c:	00 c0       	rjmp	.+0      	; 0x11e <main+0x88>
 11e:	00 00       	nop
 120:	cf cf       	rjmp	.-98     	; 0xc0 <main+0x2a>

00000122 <spi_MasterInit>:
 */ 

#include "spi.h"

void spi_MasterInit(volatile uint8_t* ddr, spi_pins_t spi)
{
 122:	fc 01       	movw	r30, r24
	*ddr |= 1 << spi.mosi | 1 << spi.sck;
 124:	90 81       	ld	r25, Z
 126:	21 e0       	ldi	r18, 0x01	; 1
 128:	30 e0       	ldi	r19, 0x00	; 0
 12a:	d9 01       	movw	r26, r18
 12c:	02 c0       	rjmp	.+4      	; 0x132 <spi_MasterInit+0x10>
 12e:	aa 0f       	add	r26, r26
 130:	bb 1f       	adc	r27, r27
 132:	5a 95       	dec	r21
 134:	e2 f7       	brpl	.-8      	; 0x12e <spi_MasterInit+0xc>
 136:	02 c0       	rjmp	.+4      	; 0x13c <spi_MasterInit+0x1a>
 138:	22 0f       	add	r18, r18
 13a:	33 1f       	adc	r19, r19
 13c:	6a 95       	dec	r22
 13e:	e2 f7       	brpl	.-8      	; 0x138 <spi_MasterInit+0x16>
 140:	2a 2b       	or	r18, r26
 142:	29 2b       	or	r18, r25
 144:	20 83       	st	Z, r18
	// SPI enable, Master, F_CPU/16
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0);
 146:	8c b5       	in	r24, 0x2c	; 44
 148:	81 65       	ori	r24, 0x51	; 81
 14a:	8c bd       	out	0x2c, r24	; 44
	// MSB first + Mode 0 (CPOL=0, CPHA=0)
	SPCR &= ~((1 << DORD) | (1 << CPOL) | (1 << CPHA));
 14c:	8c b5       	in	r24, 0x2c	; 44
 14e:	83 7d       	andi	r24, 0xD3	; 211
 150:	8c bd       	out	0x2c, r24	; 44
 152:	08 95       	ret

00000154 <spi_MasterWrite>:
}

void spi_MasterWrite(uint8_t data)
{
	SPDR = data;
 154:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 156:	0d b4       	in	r0, 0x2d	; 45
 158:	07 fe       	sbrs	r0, 7
 15a:	fd cf       	rjmp	.-6      	; 0x156 <spi_MasterWrite+0x2>
}
 15c:	08 95       	ret

0000015e <spi_MasterRead>:

uint8_t spi_MasterRead(void)
{
	SPDR = 0xFF;
 15e:	8f ef       	ldi	r24, 0xFF	; 255
 160:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
 162:	0d b4       	in	r0, 0x2d	; 45
 164:	07 fe       	sbrs	r0, 7
 166:	fd cf       	rjmp	.-6      	; 0x162 <spi_MasterRead+0x4>
	return SPDR;
 168:	8e b5       	in	r24, 0x2e	; 46
}
 16a:	08 95       	ret

0000016c <uart0_Init>:

uint8_t uart0_Read(void)
{
	while (!(UCSR0A & (1 << RXC0)));
	return UDR0;
}
 16c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 170:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 174:	88 e1       	ldi	r24, 0x18	; 24
 176:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 17a:	86 e0       	ldi	r24, 0x06	; 6
 17c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 180:	08 95       	ret

00000182 <uart0_Write>:
 182:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 186:	95 ff       	sbrs	r25, 5
 188:	fc cf       	rjmp	.-8      	; 0x182 <uart0_Write>
 18a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 18e:	08 95       	ret

00000190 <uart0_WriteString>:

void uart0_WriteString(uint8_t* str)
{
 190:	cf 93       	push	r28
 192:	df 93       	push	r29
 194:	ec 01       	movw	r28, r24
	while (*str != '\n')
 196:	03 c0       	rjmp	.+6      	; 0x19e <uart0_WriteString+0xe>
	{
		uart0_Write(*str);
 198:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
		str++;
 19c:	21 96       	adiw	r28, 0x01	; 1
	return UDR0;
}

void uart0_WriteString(uint8_t* str)
{
	while (*str != '\n')
 19e:	88 81       	ld	r24, Y
 1a0:	8a 30       	cpi	r24, 0x0A	; 10
 1a2:	d1 f7       	brne	.-12     	; 0x198 <uart0_WriteString+0x8>
	{
		uart0_Write(*str);
		str++;
	}
	uart0_Write('\n');
 1a4:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
}
 1a8:	df 91       	pop	r29
 1aa:	cf 91       	pop	r28
 1ac:	08 95       	ret

000001ae <uart0_printf>:

void uart0_printf(const char *fmt, ...)
{
 1ae:	af 92       	push	r10
 1b0:	bf 92       	push	r11
 1b2:	cf 92       	push	r12
 1b4:	df 92       	push	r13
 1b6:	ef 92       	push	r14
 1b8:	ff 92       	push	r15
 1ba:	0f 93       	push	r16
 1bc:	1f 93       	push	r17
 1be:	cf 93       	push	r28
 1c0:	df 93       	push	r29
 1c2:	cd b7       	in	r28, 0x3d	; 61
 1c4:	de b7       	in	r29, 0x3e	; 62
 1c6:	2c 97       	sbiw	r28, 0x0c	; 12
 1c8:	0f b6       	in	r0, 0x3f	; 63
 1ca:	f8 94       	cli
 1cc:	de bf       	out	0x3e, r29	; 62
 1ce:	0f be       	out	0x3f, r0	; 63
 1d0:	cd bf       	out	0x3d, r28	; 61
 1d2:	fe 01       	movw	r30, r28
 1d4:	79 96       	adiw	r30, 0x19	; 25
 1d6:	01 91       	ld	r16, Z+
 1d8:	11 91       	ld	r17, Z+
	va_list ap;
	va_start(ap, fmt);
 1da:	7f 01       	movw	r14, r30
	
	while (*fmt)
 1dc:	78 c0       	rjmp	.+240    	; 0x2ce <uart0_printf+0x120>
	{
		if (*fmt == '%')
 1de:	85 32       	cpi	r24, 0x25	; 37
 1e0:	09 f0       	breq	.+2      	; 0x1e4 <uart0_printf+0x36>
 1e2:	6f c0       	rjmp	.+222    	; 0x2c2 <uart0_printf+0x114>
		{
			fmt++;
 1e4:	68 01       	movw	r12, r16
 1e6:	8f ef       	ldi	r24, 0xFF	; 255
 1e8:	c8 1a       	sub	r12, r24
 1ea:	d8 0a       	sbc	r13, r24
			switch (*fmt)
 1ec:	f8 01       	movw	r30, r16
 1ee:	81 81       	ldd	r24, Z+1	; 0x01
 1f0:	83 36       	cpi	r24, 0x63	; 99
 1f2:	51 f0       	breq	.+20     	; 0x208 <uart0_printf+0x5a>
 1f4:	20 f4       	brcc	.+8      	; 0x1fe <uart0_printf+0x50>
 1f6:	85 32       	cpi	r24, 0x25	; 37
 1f8:	09 f4       	brne	.+2      	; 0x1fc <uart0_printf+0x4e>
 1fa:	5f c0       	rjmp	.+190    	; 0x2ba <uart0_printf+0x10c>
 1fc:	65 c0       	rjmp	.+202    	; 0x2c8 <uart0_printf+0x11a>
 1fe:	84 36       	cpi	r24, 0x64	; 100
 200:	f1 f0       	breq	.+60     	; 0x23e <uart0_printf+0x90>
 202:	83 37       	cpi	r24, 0x73	; 115
 204:	51 f0       	breq	.+20     	; 0x21a <uart0_printf+0x6c>
 206:	60 c0       	rjmp	.+192    	; 0x2c8 <uart0_printf+0x11a>
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 208:	87 01       	movw	r16, r14
 20a:	0e 5f       	subi	r16, 0xFE	; 254
 20c:	1f 4f       	sbci	r17, 0xFF	; 255
					uart0_Write((uint8_t)ch);
 20e:	f7 01       	movw	r30, r14
 210:	80 81       	ld	r24, Z
 212:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
			fmt++;
			switch (*fmt)
			{
				case 'c':
				{
					int ch = va_arg(ap, int);
 216:	78 01       	movw	r14, r16
					uart0_Write((uint8_t)ch);
					break;
 218:	57 c0       	rjmp	.+174    	; 0x2c8 <uart0_printf+0x11a>
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 21a:	57 01       	movw	r10, r14
 21c:	f2 e0       	ldi	r31, 0x02	; 2
 21e:	af 0e       	add	r10, r31
 220:	b1 1c       	adc	r11, r1
 222:	f7 01       	movw	r30, r14
 224:	00 81       	ld	r16, Z
 226:	11 81       	ldd	r17, Z+1	; 0x01
					while (*s)
 228:	04 c0       	rjmp	.+8      	; 0x232 <uart0_printf+0x84>
					{
						uart0_Write((uint8_t)(*s++));
 22a:	0f 5f       	subi	r16, 0xFF	; 255
 22c:	1f 4f       	sbci	r17, 0xFF	; 255
 22e:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
					while (*s)
 232:	f8 01       	movw	r30, r16
 234:	80 81       	ld	r24, Z
 236:	81 11       	cpse	r24, r1
 238:	f8 cf       	rjmp	.-16     	; 0x22a <uart0_printf+0x7c>
					uart0_Write((uint8_t)ch);
					break;
				}
				case 's':
				{
					const char *s = va_arg(ap, const char *);
 23a:	75 01       	movw	r14, r10
 23c:	45 c0       	rjmp	.+138    	; 0x2c8 <uart0_printf+0x11a>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 23e:	57 01       	movw	r10, r14
 240:	f2 e0       	ldi	r31, 0x02	; 2
 242:	af 0e       	add	r10, r31
 244:	b1 1c       	adc	r11, r1
 246:	f7 01       	movw	r30, r14
 248:	e0 80       	ld	r14, Z
 24a:	f1 80       	ldd	r15, Z+1	; 0x01
					char buff[12];
					int i = 0;
					if (n == 0)
 24c:	e1 14       	cp	r14, r1
 24e:	f1 04       	cpc	r15, r1
 250:	21 f4       	brne	.+8      	; 0x25a <uart0_printf+0xac>
					{
						uart0_Write('0');
 252:	80 e3       	ldi	r24, 0x30	; 48
 254:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
						break;
 258:	2e c0       	rjmp	.+92     	; 0x2b6 <uart0_printf+0x108>
					}
					if (n < 0)
 25a:	ff 20       	and	r15, r15
 25c:	34 f4       	brge	.+12     	; 0x26a <uart0_printf+0xbc>
					{
						uart0_Write('-');
 25e:	8d e2       	ldi	r24, 0x2D	; 45
 260:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
						n = -n;
 264:	f1 94       	neg	r15
 266:	e1 94       	neg	r14
 268:	f1 08       	sbc	r15, r1
	}
	uart0_Write('\n');
}

void uart0_printf(const char *fmt, ...)
{
 26a:	00 e0       	ldi	r16, 0x00	; 0
 26c:	10 e0       	ldi	r17, 0x00	; 0
 26e:	11 c0       	rjmp	.+34     	; 0x292 <uart0_printf+0xe4>
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 270:	c7 01       	movw	r24, r14
 272:	6a e0       	ldi	r22, 0x0A	; 10
 274:	70 e0       	ldi	r23, 0x00	; 0
 276:	0e 94 0f 02 	call	0x41e	; 0x41e <__divmodhi4>
 27a:	80 5d       	subi	r24, 0xD0	; 208
 27c:	e1 e0       	ldi	r30, 0x01	; 1
 27e:	f0 e0       	ldi	r31, 0x00	; 0
 280:	ec 0f       	add	r30, r28
 282:	fd 1f       	adc	r31, r29
 284:	e0 0f       	add	r30, r16
 286:	f1 1f       	adc	r31, r17
 288:	80 83       	st	Z, r24
						n /= 10;
 28a:	e6 2e       	mov	r14, r22
 28c:	f7 2e       	mov	r15, r23
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
 28e:	0f 5f       	subi	r16, 0xFF	; 255
 290:	1f 4f       	sbci	r17, 0xFF	; 255
					if (n < 0)
					{
						uart0_Write('-');
						n = -n;
					}
					while (n > 0)
 292:	1e 14       	cp	r1, r14
 294:	1f 04       	cpc	r1, r15
 296:	64 f3       	brlt	.-40     	; 0x270 <uart0_printf+0xc2>
 298:	0b c0       	rjmp	.+22     	; 0x2b0 <uart0_printf+0x102>
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
					{
						uart0_Write(buff[--i]);
 29a:	01 50       	subi	r16, 0x01	; 1
 29c:	11 09       	sbc	r17, r1
 29e:	e1 e0       	ldi	r30, 0x01	; 1
 2a0:	f0 e0       	ldi	r31, 0x00	; 0
 2a2:	ec 0f       	add	r30, r28
 2a4:	fd 1f       	adc	r31, r29
 2a6:	e0 0f       	add	r30, r16
 2a8:	f1 1f       	adc	r31, r17
 2aa:	80 81       	ld	r24, Z
 2ac:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
					while (n > 0)
					{
						buff[i++] = (uint8_t)('0' + (n % 10));
						n /= 10;
					}
					while (i > 0)
 2b0:	10 16       	cp	r1, r16
 2b2:	11 06       	cpc	r1, r17
 2b4:	94 f3       	brlt	.-28     	; 0x29a <uart0_printf+0xec>
					}
					break;
				}
				case 'd':
				{
					int n = va_arg(ap, int);
 2b6:	75 01       	movw	r14, r10
 2b8:	07 c0       	rjmp	.+14     	; 0x2c8 <uart0_printf+0x11a>
					}
					break;
				}
				case '%':
				{
					uart0_Write('%');
 2ba:	85 e2       	ldi	r24, 0x25	; 37
 2bc:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
					break;
 2c0:	03 c0       	rjmp	.+6      	; 0x2c8 <uart0_printf+0x11a>
				}
			}
		}
		else
		{
			uart0_Write((uint8_t)(*fmt));
 2c2:	0e 94 c1 00 	call	0x182	; 0x182 <uart0_Write>
 2c6:	68 01       	movw	r12, r16
		}
		fmt++;
 2c8:	86 01       	movw	r16, r12
 2ca:	0f 5f       	subi	r16, 0xFF	; 255
 2cc:	1f 4f       	sbci	r17, 0xFF	; 255
void uart0_printf(const char *fmt, ...)
{
	va_list ap;
	va_start(ap, fmt);
	
	while (*fmt)
 2ce:	f8 01       	movw	r30, r16
 2d0:	80 81       	ld	r24, Z
 2d2:	81 11       	cpse	r24, r1
 2d4:	84 cf       	rjmp	.-248    	; 0x1de <uart0_printf+0x30>
			uart0_Write((uint8_t)(*fmt));
		}
		fmt++;
	}
	va_end(ap);
 2d6:	2c 96       	adiw	r28, 0x0c	; 12
 2d8:	0f b6       	in	r0, 0x3f	; 63
 2da:	f8 94       	cli
 2dc:	de bf       	out	0x3e, r29	; 62
 2de:	0f be       	out	0x3f, r0	; 63
 2e0:	cd bf       	out	0x3d, r28	; 61
 2e2:	df 91       	pop	r29
 2e4:	cf 91       	pop	r28
 2e6:	1f 91       	pop	r17
 2e8:	0f 91       	pop	r16
 2ea:	ff 90       	pop	r15
 2ec:	ef 90       	pop	r14
 2ee:	df 90       	pop	r13
 2f0:	cf 90       	pop	r12
 2f2:	bf 90       	pop	r11
 2f4:	af 90       	pop	r10
 2f6:	08 95       	ret

000002f8 <w5500_Init>:
		
	spi_MasterWrite(data);
		
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
}
 2f8:	40 91 1d 01 	lds	r20, 0x011D	; 0x80011d <spi_pins>
 2fc:	50 91 1e 01 	lds	r21, 0x011E	; 0x80011e <spi_pins+0x1>
 300:	60 91 1f 01 	lds	r22, 0x011F	; 0x80011f <spi_pins+0x2>
 304:	70 91 20 01 	lds	r23, 0x0120	; 0x800120 <spi_pins+0x3>
 308:	84 e2       	ldi	r24, 0x24	; 36
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	0e 94 91 00 	call	0x122	; 0x122 <spi_MasterInit>
 310:	8f e3       	ldi	r24, 0x3F	; 63
 312:	9c e9       	ldi	r25, 0x9C	; 156
 314:	01 97       	sbiw	r24, 0x01	; 1
 316:	f1 f7       	brne	.-4      	; 0x314 <w5500_Init+0x1c>
 318:	00 c0       	rjmp	.+0      	; 0x31a <w5500_Init+0x22>
 31a:	00 00       	nop
 31c:	08 95       	ret

0000031e <w5500_ReadBuff>:

uint8_t w5500_ReadBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 31e:	ef 92       	push	r14
 320:	ff 92       	push	r15
 322:	0f 93       	push	r16
 324:	1f 93       	push	r17
 326:	cf 93       	push	r28
 328:	df 93       	push	r29
 32a:	c8 2f       	mov	r28, r24
 32c:	16 2f       	mov	r17, r22
 32e:	87 2f       	mov	r24, r23
 330:	7a 01       	movw	r14, r20
 332:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 334:	94 b1       	in	r25, 0x04	; 4
 336:	94 60       	ori	r25, 0x04	; 4
 338:	94 b9       	out	0x04, r25	; 4
 33a:	95 b1       	in	r25, 0x05	; 5
 33c:	9b 7f       	andi	r25, 0xFB	; 251
 33e:	95 b9       	out	0x05, r25	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 340:	9a e0       	ldi	r25, 0x0A	; 10
 342:	9a 95       	dec	r25
 344:	f1 f7       	brne	.-4      	; 0x342 <w5500_ReadBuff+0x24>
 346:	00 c0       	rjmp	.+0      	; 0x348 <w5500_ReadBuff+0x2a>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 348:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 34c:	81 2f       	mov	r24, r17
 34e:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_READ, 0x00));
 352:	8c 2f       	mov	r24, r28
 354:	88 0f       	add	r24, r24
 356:	88 0f       	add	r24, r24
 358:	88 0f       	add	r24, r24
 35a:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	
    uint8_t i = 0;
 35e:	80 e0       	ldi	r24, 0x00	; 0
    do {
	    data[i++] = spi_MasterRead();
 360:	c1 e0       	ldi	r28, 0x01	; 1
 362:	c8 0f       	add	r28, r24
 364:	87 01       	movw	r16, r14
 366:	08 0f       	add	r16, r24
 368:	11 1d       	adc	r17, r1
 36a:	0e 94 af 00 	call	0x15e	; 0x15e <spi_MasterRead>
 36e:	f8 01       	movw	r30, r16
 370:	80 83       	st	Z, r24
 372:	8c 2f       	mov	r24, r28
   } while (i < len);
 374:	cd 17       	cp	r28, r29
 376:	a0 f3       	brcs	.-24     	; 0x360 <w5500_ReadBuff+0x42>
 378:	fa e0       	ldi	r31, 0x0A	; 10
 37a:	fa 95       	dec	r31
 37c:	f1 f7       	brne	.-4      	; 0x37a <w5500_ReadBuff+0x5c>
 37e:	00 c0       	rjmp	.+0      	; 0x380 <w5500_ReadBuff+0x62>

	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 380:	84 b1       	in	r24, 0x04	; 4
 382:	84 60       	ori	r24, 0x04	; 4
 384:	84 b9       	out	0x04, r24	; 4
 386:	85 b1       	in	r24, 0x05	; 5
 388:	84 60       	ori	r24, 0x04	; 4
 38a:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 38c:	81 e0       	ldi	r24, 0x01	; 1
 38e:	cd 13       	cpse	r28, r29
 390:	80 e0       	ldi	r24, 0x00	; 0
}
 392:	df 91       	pop	r29
 394:	cf 91       	pop	r28
 396:	1f 91       	pop	r17
 398:	0f 91       	pop	r16
 39a:	ff 90       	pop	r15
 39c:	ef 90       	pop	r14
 39e:	08 95       	ret

000003a0 <w5500_WriteBuff>:

uint8_t w5500_WriteBuff(uint8_t bsb, uint16_t addr, uint8_t* data, uint8_t len)
{
 3a0:	ff 92       	push	r15
 3a2:	0f 93       	push	r16
 3a4:	1f 93       	push	r17
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	c8 2f       	mov	r28, r24
 3ac:	f6 2e       	mov	r15, r22
 3ae:	87 2f       	mov	r24, r23
 3b0:	8a 01       	movw	r16, r20
 3b2:	d2 2f       	mov	r29, r18
	SPI_CS_RESET(DDRB, PORTB, spi_pins.cs);
 3b4:	94 b1       	in	r25, 0x04	; 4
 3b6:	94 60       	ori	r25, 0x04	; 4
 3b8:	94 b9       	out	0x04, r25	; 4
 3ba:	95 b1       	in	r25, 0x05	; 5
 3bc:	9b 7f       	andi	r25, 0xFB	; 251
 3be:	95 b9       	out	0x05, r25	; 5
 3c0:	9a e0       	ldi	r25, 0x0A	; 10
 3c2:	9a 95       	dec	r25
 3c4:	f1 f7       	brne	.-4      	; 0x3c2 <w5500_WriteBuff+0x22>
 3c6:	00 c0       	rjmp	.+0      	; 0x3c8 <w5500_WriteBuff+0x28>
	_delay_us(2);
	
	spi_MasterWrite((uint8_t)(addr >> 8));
 3c8:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	spi_MasterWrite((uint8_t)(addr & 0xFF));
 3cc:	8f 2d       	mov	r24, r15
 3ce:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	
	spi_MasterWrite(W5500_CTRL(bsb, RWB_WRITE, 0x00));
 3d2:	8c 2f       	mov	r24, r28
 3d4:	88 0f       	add	r24, r24
 3d6:	88 0f       	add	r24, r24
 3d8:	88 0f       	add	r24, r24
 3da:	84 60       	ori	r24, 0x04	; 4
 3dc:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
	
	    uint8_t i = 0;
 3e0:	80 e0       	ldi	r24, 0x00	; 0
	    do {
		    spi_MasterWrite(data[i++]);
 3e2:	c1 e0       	ldi	r28, 0x01	; 1
 3e4:	c8 0f       	add	r28, r24
 3e6:	f8 01       	movw	r30, r16
 3e8:	e8 0f       	add	r30, r24
 3ea:	f1 1d       	adc	r31, r1
 3ec:	80 81       	ld	r24, Z
 3ee:	0e 94 aa 00 	call	0x154	; 0x154 <spi_MasterWrite>
 3f2:	8c 2f       	mov	r24, r28
	    } while (i < len);
 3f4:	cd 17       	cp	r28, r29
 3f6:	a8 f3       	brcs	.-22     	; 0x3e2 <w5500_WriteBuff+0x42>
 3f8:	8a e0       	ldi	r24, 0x0A	; 10
 3fa:	8a 95       	dec	r24
 3fc:	f1 f7       	brne	.-4      	; 0x3fa <w5500_WriteBuff+0x5a>
 3fe:	00 c0       	rjmp	.+0      	; 0x400 <__EEPROM_REGION_LENGTH__>
	
	_delay_us(2);
	SPI_CS_SET(DDRB, PORTB, spi_pins.cs);
 400:	84 b1       	in	r24, 0x04	; 4
 402:	84 60       	ori	r24, 0x04	; 4
 404:	84 b9       	out	0x04, r24	; 4
 406:	85 b1       	in	r24, 0x05	; 5
 408:	84 60       	ori	r24, 0x04	; 4
 40a:	85 b9       	out	0x05, r24	; 5
	
	return (i == len) ? 1 : 0;
 40c:	81 e0       	ldi	r24, 0x01	; 1
 40e:	cd 13       	cpse	r28, r29
 410:	80 e0       	ldi	r24, 0x00	; 0
}
 412:	df 91       	pop	r29
 414:	cf 91       	pop	r28
 416:	1f 91       	pop	r17
 418:	0f 91       	pop	r16
 41a:	ff 90       	pop	r15
 41c:	08 95       	ret

0000041e <__divmodhi4>:
 41e:	97 fb       	bst	r25, 7
 420:	07 2e       	mov	r0, r23
 422:	16 f4       	brtc	.+4      	; 0x428 <__divmodhi4+0xa>
 424:	00 94       	com	r0
 426:	07 d0       	rcall	.+14     	; 0x436 <__divmodhi4_neg1>
 428:	77 fd       	sbrc	r23, 7
 42a:	09 d0       	rcall	.+18     	; 0x43e <__divmodhi4_neg2>
 42c:	0e 94 23 02 	call	0x446	; 0x446 <__udivmodhi4>
 430:	07 fc       	sbrc	r0, 7
 432:	05 d0       	rcall	.+10     	; 0x43e <__divmodhi4_neg2>
 434:	3e f4       	brtc	.+14     	; 0x444 <__divmodhi4_exit>

00000436 <__divmodhi4_neg1>:
 436:	90 95       	com	r25
 438:	81 95       	neg	r24
 43a:	9f 4f       	sbci	r25, 0xFF	; 255
 43c:	08 95       	ret

0000043e <__divmodhi4_neg2>:
 43e:	70 95       	com	r23
 440:	61 95       	neg	r22
 442:	7f 4f       	sbci	r23, 0xFF	; 255

00000444 <__divmodhi4_exit>:
 444:	08 95       	ret

00000446 <__udivmodhi4>:
 446:	aa 1b       	sub	r26, r26
 448:	bb 1b       	sub	r27, r27
 44a:	51 e1       	ldi	r21, 0x11	; 17
 44c:	07 c0       	rjmp	.+14     	; 0x45c <__udivmodhi4_ep>

0000044e <__udivmodhi4_loop>:
 44e:	aa 1f       	adc	r26, r26
 450:	bb 1f       	adc	r27, r27
 452:	a6 17       	cp	r26, r22
 454:	b7 07       	cpc	r27, r23
 456:	10 f0       	brcs	.+4      	; 0x45c <__udivmodhi4_ep>
 458:	a6 1b       	sub	r26, r22
 45a:	b7 0b       	sbc	r27, r23

0000045c <__udivmodhi4_ep>:
 45c:	88 1f       	adc	r24, r24
 45e:	99 1f       	adc	r25, r25
 460:	5a 95       	dec	r21
 462:	a9 f7       	brne	.-22     	; 0x44e <__udivmodhi4_loop>
 464:	80 95       	com	r24
 466:	90 95       	com	r25
 468:	bc 01       	movw	r22, r24
 46a:	cd 01       	movw	r24, r26
 46c:	08 95       	ret

0000046e <_exit>:
 46e:	f8 94       	cli

00000470 <__stop_program>:
 470:	ff cf       	rjmp	.-2      	; 0x470 <__stop_program>
