
mcb_rev1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d98  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003e58  08003e58  00013e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003eb0  08003eb0  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08003eb0  08003eb0  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003eb0  08003eb0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003eb0  08003eb0  00013eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eb8  08003eb8  00013eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08003ebc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  20000074  08003f30  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08003f30  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e3c0  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002530  00000000  00000000  0002e45c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e10  00000000  00000000  00030990  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d08  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018517  00000000  00000000  000324a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a95f  00000000  00000000  0004a9bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082520  00000000  00000000  0005531e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d783e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003544  00000000  00000000  000d78bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e40 	.word	0x08003e40

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08003e40 	.word	0x08003e40

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b097      	sub	sp, #92	; 0x5c
 80003f8:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003fa:	f001 faef 	bl	80019dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fe:	f000 f985 	bl	800070c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000402:	f000 facf 	bl	80009a4 <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 8000406:	f000 fa0b 	bl	8000820 <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 800040a:	f000 fa69 	bl	80008e0 <_ZL12MX_TIM3_Initv>
//  MX_CAN_Init();
  MX_SPI2_Init();
 800040e:	f000 f9c5 	bl	800079c <_ZL12MX_SPI2_Initv>
  /* USER CODE BEGIN 2 */
  recharge = true;
 8000412:	4bb0      	ldr	r3, [pc, #704]	; (80006d4 <main+0x2e0>)
 8000414:	2201      	movs	r2, #1
 8000416:	701a      	strb	r2, [r3, #0]

  AUX_MESSAGE_0 aux0;
 8000418:	2418      	movs	r4, #24
 800041a:	193b      	adds	r3, r7, r4
 800041c:	0018      	movs	r0, r3
 800041e:	f000 fee3 	bl	80011e8 <_ZN13AUX_MESSAGE_0C1Ev>
  aux0.SetupReceive(AuxReceive);
 8000422:	4aad      	ldr	r2, [pc, #692]	; (80006d8 <main+0x2e4>)
 8000424:	193b      	adds	r3, r7, r4
 8000426:	0011      	movs	r1, r2
 8000428:	0018      	movs	r0, r3
 800042a:	f000 ff69 	bl	8001300 <_ZN21SUBSYSTEM_DATA_MODULE12SetupReceiveEPFvPS_E>

  SUBSYSTEM_DATA_MODULE::StartCAN(&hcan);
 800042e:	4bab      	ldr	r3, [pc, #684]	; (80006dc <main+0x2e8>)
 8000430:	0018      	movs	r0, r3
 8000432:	f000 ff85 	bl	8001340 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef>

  uint8_t initializeDAC[3] = {0x70, 0x00, 0x00};	// set supply (5V), external, as reference
 8000436:	2414      	movs	r4, #20
 8000438:	193b      	adds	r3, r7, r4
 800043a:	2270      	movs	r2, #112	; 0x70
 800043c:	701a      	strb	r2, [r3, #0]
 800043e:	193b      	adds	r3, r7, r4
 8000440:	2200      	movs	r2, #0
 8000442:	705a      	strb	r2, [r3, #1]
 8000444:	193b      	adds	r3, r7, r4
 8000446:	2200      	movs	r2, #0
 8000448:	709a      	strb	r2, [r3, #2]

  HAL_GPIO_WritePin(RegenSS_GPIO_Port, RegenSS_Pin, GPIO_PIN_RESET);
 800044a:	2380      	movs	r3, #128	; 0x80
 800044c:	015b      	lsls	r3, r3, #5
 800044e:	48a4      	ldr	r0, [pc, #656]	; (80006e0 <main+0x2ec>)
 8000450:	2200      	movs	r2, #0
 8000452:	0019      	movs	r1, r3
 8000454:	f001 fff9 	bl	800244a <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, &initializeDAC[0], 3, HAL_MAX_DELAY);
 8000458:	2301      	movs	r3, #1
 800045a:	425b      	negs	r3, r3
 800045c:	1939      	adds	r1, r7, r4
 800045e:	48a1      	ldr	r0, [pc, #644]	; (80006e4 <main+0x2f0>)
 8000460:	2203      	movs	r2, #3
 8000462:	f002 fda3 	bl	8002fac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(RegenSS_GPIO_Port, RegenSS_Pin, GPIO_PIN_SET);
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	015b      	lsls	r3, r3, #5
 800046a:	489d      	ldr	r0, [pc, #628]	; (80006e0 <main+0x2ec>)
 800046c:	2201      	movs	r2, #1
 800046e:	0019      	movs	r1, r3
 8000470:	f001 ffeb 	bl	800244a <HAL_GPIO_WritePin>
  while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8000474:	4b9b      	ldr	r3, [pc, #620]	; (80006e4 <main+0x2f0>)
 8000476:	0018      	movs	r0, r3
 8000478:	f002 ff19 	bl	80032ae <HAL_SPI_GetState>
 800047c:	0003      	movs	r3, r0
 800047e:	3b01      	subs	r3, #1
 8000480:	1e5a      	subs	r2, r3, #1
 8000482:	4193      	sbcs	r3, r2
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2b00      	cmp	r3, #0
 8000488:	d000      	beq.n	800048c <main+0x98>
 800048a:	e7f3      	b.n	8000474 <main+0x80>
  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_RESET);
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	01db      	lsls	r3, r3, #7
 8000490:	4893      	ldr	r0, [pc, #588]	; (80006e0 <main+0x2ec>)
 8000492:	2200      	movs	r2, #0
 8000494:	0019      	movs	r1, r3
 8000496:	f001 ffd8 	bl	800244a <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, &initializeDAC[0], 3, HAL_MAX_DELAY);
 800049a:	2301      	movs	r3, #1
 800049c:	425b      	negs	r3, r3
 800049e:	2214      	movs	r2, #20
 80004a0:	18b9      	adds	r1, r7, r2
 80004a2:	4890      	ldr	r0, [pc, #576]	; (80006e4 <main+0x2f0>)
 80004a4:	2203      	movs	r2, #3
 80004a6:	f002 fd81 	bl	8002fac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_SET);
 80004aa:	2380      	movs	r3, #128	; 0x80
 80004ac:	01db      	lsls	r3, r3, #7
 80004ae:	488c      	ldr	r0, [pc, #560]	; (80006e0 <main+0x2ec>)
 80004b0:	2201      	movs	r2, #1
 80004b2:	0019      	movs	r1, r3
 80004b4:	f001 ffc9 	bl	800244a <HAL_GPIO_WritePin>
  while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 80004b8:	4b8a      	ldr	r3, [pc, #552]	; (80006e4 <main+0x2f0>)
 80004ba:	0018      	movs	r0, r3
 80004bc:	f002 fef7 	bl	80032ae <HAL_SPI_GetState>
 80004c0:	0003      	movs	r3, r0
 80004c2:	3b01      	subs	r3, #1
 80004c4:	1e5a      	subs	r2, r3, #1
 80004c6:	4193      	sbcs	r3, r2
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d000      	beq.n	80004d0 <main+0xdc>
 80004ce:	e7f3      	b.n	80004b8 <main+0xc4>

  uint8_t turnOnDAC[3] = {0x30, 0xFF, 0xF0};
 80004d0:	2410      	movs	r4, #16
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	4a84      	ldr	r2, [pc, #528]	; (80006e8 <main+0x2f4>)
 80004d6:	8811      	ldrh	r1, [r2, #0]
 80004d8:	8019      	strh	r1, [r3, #0]
 80004da:	7892      	ldrb	r2, [r2, #2]
 80004dc:	709a      	strb	r2, [r3, #2]
  uint8_t turnOffDAC[3] = {0x40, 0x00, 0x00};
 80004de:	210c      	movs	r1, #12
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2240      	movs	r2, #64	; 0x40
 80004e4:	701a      	strb	r2, [r3, #0]
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	705a      	strb	r2, [r3, #1]
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	709a      	strb	r2, [r3, #2]

  // apparently cruise will need fine tuning of DAC output?
  // will write general functions in the future

  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_RESET);
 80004f2:	2380      	movs	r3, #128	; 0x80
 80004f4:	01db      	lsls	r3, r3, #7
 80004f6:	487a      	ldr	r0, [pc, #488]	; (80006e0 <main+0x2ec>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	0019      	movs	r1, r3
 80004fc:	f001 ffa5 	bl	800244a <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi2, &turnOnDAC[0], 3, HAL_MAX_DELAY);
 8000500:	2301      	movs	r3, #1
 8000502:	425b      	negs	r3, r3
 8000504:	1939      	adds	r1, r7, r4
 8000506:	4877      	ldr	r0, [pc, #476]	; (80006e4 <main+0x2f0>)
 8000508:	2203      	movs	r2, #3
 800050a:	f002 fd4f 	bl	8002fac <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_SET);
 800050e:	2380      	movs	r3, #128	; 0x80
 8000510:	01db      	lsls	r3, r3, #7
 8000512:	4873      	ldr	r0, [pc, #460]	; (80006e0 <main+0x2ec>)
 8000514:	2201      	movs	r2, #1
 8000516:	0019      	movs	r1, r3
 8000518:	f001 ff97 	bl	800244a <HAL_GPIO_WritePin>
  while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 800051c:	4b71      	ldr	r3, [pc, #452]	; (80006e4 <main+0x2f0>)
 800051e:	0018      	movs	r0, r3
 8000520:	f002 fec5 	bl	80032ae <HAL_SPI_GetState>
 8000524:	0003      	movs	r3, r0
 8000526:	3b01      	subs	r3, #1
 8000528:	1e5a      	subs	r2, r3, #1
 800052a:	4193      	sbcs	r3, r2
 800052c:	b2db      	uxtb	r3, r3
 800052e:	2b00      	cmp	r3, #0
 8000530:	d000      	beq.n	8000534 <main+0x140>
 8000532:	e7f3      	b.n	800051c <main+0x128>

  HAL_TIM_Base_Start_IT(&htim2);
 8000534:	4b6d      	ldr	r3, [pc, #436]	; (80006ec <main+0x2f8>)
 8000536:	0018      	movs	r0, r3
 8000538:	f003 f81c 	bl	8003574 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(chargeTripActive)
 800053c:	4b6c      	ldr	r3, [pc, #432]	; (80006f0 <main+0x2fc>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d01c      	beq.n	800057e <main+0x18a>
	  {
		  HAL_GPIO_WritePin(GPIOA, MC_COIL_Pin, GPIO_PIN_RESET);
 8000544:	2390      	movs	r3, #144	; 0x90
 8000546:	05db      	lsls	r3, r3, #23
 8000548:	2200      	movs	r2, #0
 800054a:	2180      	movs	r1, #128	; 0x80
 800054c:	0018      	movs	r0, r3
 800054e:	f001 ff7c 	bl	800244a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, MPPTPRE_Pin, GPIO_PIN_RESET);
 8000552:	2390      	movs	r3, #144	; 0x90
 8000554:	05db      	lsls	r3, r3, #23
 8000556:	2200      	movs	r2, #0
 8000558:	2140      	movs	r1, #64	; 0x40
 800055a:	0018      	movs	r0, r3
 800055c:	f001 ff75 	bl	800244a <HAL_GPIO_WritePin>
		  HAL_TIM_Base_Stop_IT(&htim2);
 8000560:	4b62      	ldr	r3, [pc, #392]	; (80006ec <main+0x2f8>)
 8000562:	0018      	movs	r0, r3
 8000564:	f003 f828 	bl	80035b8 <HAL_TIM_Base_Stop_IT>
		  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000568:	4b60      	ldr	r3, [pc, #384]	; (80006ec <main+0x2f8>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2200      	movs	r2, #0
 800056e:	625a      	str	r2, [r3, #36]	; 0x24

		  tickPrecharge = 0;
 8000570:	4b60      	ldr	r3, [pc, #384]	; (80006f4 <main+0x300>)
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
		  tickCoil = 0;
 8000576:	4b60      	ldr	r3, [pc, #384]	; (80006f8 <main+0x304>)
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	e015      	b.n	80005aa <main+0x1b6>
	  }
	  else if(!chargeTripActive && recharge)
 800057e:	4b5c      	ldr	r3, [pc, #368]	; (80006f0 <main+0x2fc>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2201      	movs	r2, #1
 8000584:	4053      	eors	r3, r2
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d00e      	beq.n	80005aa <main+0x1b6>
 800058c:	4b51      	ldr	r3, [pc, #324]	; (80006d4 <main+0x2e0>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d00a      	beq.n	80005aa <main+0x1b6>
	  {
		  HAL_GPIO_WritePin(GPIOA, MPPTPRE_Pin, GPIO_PIN_SET);
 8000594:	2390      	movs	r3, #144	; 0x90
 8000596:	05db      	lsls	r3, r3, #23
 8000598:	2201      	movs	r2, #1
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	0018      	movs	r0, r3
 800059e:	f001 ff54 	bl	800244a <HAL_GPIO_WritePin>
		  HAL_TIM_Base_Start_IT(&htim2);
 80005a2:	4b52      	ldr	r3, [pc, #328]	; (80006ec <main+0x2f8>)
 80005a4:	0018      	movs	r0, r3
 80005a6:	f002 ffe5 	bl	8003574 <HAL_TIM_Base_Start_IT>
	  }
	  if(newCANPacket && !aux0.isFifoEmpty())
 80005aa:	4b54      	ldr	r3, [pc, #336]	; (80006fc <main+0x308>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00d      	beq.n	80005ce <main+0x1da>
 80005b2:	2318      	movs	r3, #24
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	0018      	movs	r0, r3
 80005b8:	f000 ff3a 	bl	8001430 <_ZN21SUBSYSTEM_DATA_MODULE11isFifoEmptyEv>
 80005bc:	0003      	movs	r3, r0
 80005be:	001a      	movs	r2, r3
 80005c0:	2301      	movs	r3, #1
 80005c2:	4053      	eors	r3, r2
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <main+0x1da>
 80005ca:	2301      	movs	r3, #1
 80005cc:	e000      	b.n	80005d0 <main+0x1dc>
 80005ce:	2300      	movs	r3, #0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d026      	beq.n	8000622 <main+0x22e>
	  {
		  newCANPacket = false;
 80005d4:	4b49      	ldr	r3, [pc, #292]	; (80006fc <main+0x308>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	701a      	strb	r2, [r3, #0]
		  auxPacket = aux0.GetOldestDataPacket(nullptr);
 80005da:	4c49      	ldr	r4, [pc, #292]	; (8000700 <main+0x30c>)
 80005dc:	003b      	movs	r3, r7
 80005de:	2218      	movs	r2, #24
 80005e0:	18b9      	adds	r1, r7, r2
 80005e2:	2200      	movs	r2, #0
 80005e4:	0018      	movs	r0, r3
 80005e6:	f000 fb50 	bl	8000c8a <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE19GetOldestDataPacketEPb>
 80005ea:	003b      	movs	r3, r7
 80005ec:	0020      	movs	r0, r4
 80005ee:	0019      	movs	r1, r3
 80005f0:	2308      	movs	r3, #8
 80005f2:	001a      	movs	r2, r3
 80005f4:	f003 fbc8 	bl	8003d88 <memcpy>

		  // following if statement needs some rework or place somewhere else
		  if(auxPacket.regenOn)
 80005f8:	4b41      	ldr	r3, [pc, #260]	; (8000700 <main+0x30c>)
 80005fa:	78db      	ldrb	r3, [r3, #3]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d010      	beq.n	8000622 <main+0x22e>
		  {
			  if(cruiseActive)
 8000600:	4b40      	ldr	r3, [pc, #256]	; (8000704 <main+0x310>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d006      	beq.n	8000616 <main+0x222>
			  {
				  HAL_GPIO_WritePin(RegenBrk_GPIO_Port, RegenBrk_Pin, GPIO_PIN_SET);
 8000608:	4b35      	ldr	r3, [pc, #212]	; (80006e0 <main+0x2ec>)
 800060a:	2201      	movs	r2, #1
 800060c:	2102      	movs	r1, #2
 800060e:	0018      	movs	r0, r3
 8000610:	f001 ff1b 	bl	800244a <HAL_GPIO_WritePin>
 8000614:	e005      	b.n	8000622 <main+0x22e>
			  }
			  else
			  {
				  HAL_GPIO_WritePin(RegenBrk_GPIO_Port, RegenBrk_Pin, GPIO_PIN_RESET);
 8000616:	4b32      	ldr	r3, [pc, #200]	; (80006e0 <main+0x2ec>)
 8000618:	2200      	movs	r2, #0
 800061a:	2102      	movs	r1, #2
 800061c:	0018      	movs	r0, r3
 800061e:	f001 ff14 	bl	800244a <HAL_GPIO_WritePin>
			  }
		  }
	  }
	  if(newCruiseInput)
 8000622:	4b39      	ldr	r3, [pc, #228]	; (8000708 <main+0x314>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d031      	beq.n	800068e <main+0x29a>
	  {
		  newCruiseInput = false;
 800062a:	4b37      	ldr	r3, [pc, #220]	; (8000708 <main+0x314>)
 800062c:	2200      	movs	r2, #0
 800062e:	701a      	strb	r2, [r3, #0]
		  if(cruiseActive)
 8000630:	4b34      	ldr	r3, [pc, #208]	; (8000704 <main+0x310>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d015      	beq.n	8000664 <main+0x270>
		  {
			  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_RESET);
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	01db      	lsls	r3, r3, #7
 800063c:	4828      	ldr	r0, [pc, #160]	; (80006e0 <main+0x2ec>)
 800063e:	2200      	movs	r2, #0
 8000640:	0019      	movs	r1, r3
 8000642:	f001 ff02 	bl	800244a <HAL_GPIO_WritePin>
			  HAL_SPI_Transmit(&hspi2, &turnOnDAC[0], 3, 10);
 8000646:	2310      	movs	r3, #16
 8000648:	18f9      	adds	r1, r7, r3
 800064a:	4826      	ldr	r0, [pc, #152]	; (80006e4 <main+0x2f0>)
 800064c:	230a      	movs	r3, #10
 800064e:	2203      	movs	r2, #3
 8000650:	f002 fcac 	bl	8002fac <HAL_SPI_Transmit>
			  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_SET);
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	01db      	lsls	r3, r3, #7
 8000658:	4821      	ldr	r0, [pc, #132]	; (80006e0 <main+0x2ec>)
 800065a:	2201      	movs	r2, #1
 800065c:	0019      	movs	r1, r3
 800065e:	f001 fef4 	bl	800244a <HAL_GPIO_WritePin>
 8000662:	e014      	b.n	800068e <main+0x29a>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_RESET);
 8000664:	2380      	movs	r3, #128	; 0x80
 8000666:	01db      	lsls	r3, r3, #7
 8000668:	481d      	ldr	r0, [pc, #116]	; (80006e0 <main+0x2ec>)
 800066a:	2200      	movs	r2, #0
 800066c:	0019      	movs	r1, r3
 800066e:	f001 feec 	bl	800244a <HAL_GPIO_WritePin>
			  HAL_SPI_Transmit(&hspi2, &turnOffDAC[0], 3, 10);
 8000672:	230c      	movs	r3, #12
 8000674:	18f9      	adds	r1, r7, r3
 8000676:	481b      	ldr	r0, [pc, #108]	; (80006e4 <main+0x2f0>)
 8000678:	230a      	movs	r3, #10
 800067a:	2203      	movs	r2, #3
 800067c:	f002 fc96 	bl	8002fac <HAL_SPI_Transmit>
			  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_SET);
 8000680:	2380      	movs	r3, #128	; 0x80
 8000682:	01db      	lsls	r3, r3, #7
 8000684:	4816      	ldr	r0, [pc, #88]	; (80006e0 <main+0x2ec>)
 8000686:	2201      	movs	r2, #1
 8000688:	0019      	movs	r1, r3
 800068a:	f001 fede 	bl	800244a <HAL_GPIO_WritePin>
		  }
	  }

	  // testing SPI-- comment out next four lines if not needed
	  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_RESET);
 800068e:	2380      	movs	r3, #128	; 0x80
 8000690:	01db      	lsls	r3, r3, #7
 8000692:	4813      	ldr	r0, [pc, #76]	; (80006e0 <main+0x2ec>)
 8000694:	2200      	movs	r2, #0
 8000696:	0019      	movs	r1, r3
 8000698:	f001 fed7 	bl	800244a <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, turnOnDAC, 3, HAL_MAX_DELAY);
 800069c:	2301      	movs	r3, #1
 800069e:	425b      	negs	r3, r3
 80006a0:	2210      	movs	r2, #16
 80006a2:	18b9      	adds	r1, r7, r2
 80006a4:	480f      	ldr	r0, [pc, #60]	; (80006e4 <main+0x2f0>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	f002 fc80 	bl	8002fac <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(CruiseSS_GPIO_Port, CruiseSS_Pin, GPIO_PIN_SET);
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	01db      	lsls	r3, r3, #7
 80006b0:	480b      	ldr	r0, [pc, #44]	; (80006e0 <main+0x2ec>)
 80006b2:	2201      	movs	r2, #1
 80006b4:	0019      	movs	r1, r3
 80006b6:	f001 fec8 	bl	800244a <HAL_GPIO_WritePin>
	  while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 80006ba:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <main+0x2f0>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f002 fdf6 	bl	80032ae <HAL_SPI_GetState>
 80006c2:	0003      	movs	r3, r0
 80006c4:	3b01      	subs	r3, #1
 80006c6:	1e5a      	subs	r2, r3, #1
 80006c8:	4193      	sbcs	r3, r2
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d100      	bne.n	80006d2 <main+0x2de>
 80006d0:	e734      	b.n	800053c <main+0x148>
 80006d2:	e7f2      	b.n	80006ba <main+0x2c6>
 80006d4:	200001a5 	.word	0x200001a5
 80006d8:	08000c65 	.word	0x08000c65
 80006dc:	20000090 	.word	0x20000090
 80006e0:	48000400 	.word	0x48000400
 80006e4:	200000b8 	.word	0x200000b8
 80006e8:	08003e58 	.word	0x08003e58
 80006ec:	2000011c 	.word	0x2000011c
 80006f0:	200001a8 	.word	0x200001a8
 80006f4:	200001ac 	.word	0x200001ac
 80006f8:	200001b0 	.word	0x200001b0
 80006fc:	200001a6 	.word	0x200001a6
 8000700:	2000019c 	.word	0x2000019c
 8000704:	200001a7 	.word	0x200001a7
 8000708:	200001a4 	.word	0x200001a4

0800070c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b093      	sub	sp, #76	; 0x4c
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	2414      	movs	r4, #20
 8000714:	193b      	adds	r3, r7, r4
 8000716:	0018      	movs	r0, r3
 8000718:	2334      	movs	r3, #52	; 0x34
 800071a:	001a      	movs	r2, r3
 800071c:	2100      	movs	r1, #0
 800071e:	f003 fb3c 	bl	8003d9a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	0018      	movs	r0, r3
 8000726:	2310      	movs	r3, #16
 8000728:	001a      	movs	r2, r3
 800072a:	2100      	movs	r1, #0
 800072c:	f003 fb35 	bl	8003d9a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000730:	0021      	movs	r1, r4
 8000732:	187b      	adds	r3, r7, r1
 8000734:	2202      	movs	r2, #2
 8000736:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2201      	movs	r2, #1
 800073c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2210      	movs	r2, #16
 8000742:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2200      	movs	r2, #0
 8000748:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074a:	187b      	adds	r3, r7, r1
 800074c:	0018      	movs	r0, r3
 800074e:	f001 feb5 	bl	80024bc <HAL_RCC_OscConfig>
 8000752:	0003      	movs	r3, r0
 8000754:	1e5a      	subs	r2, r3, #1
 8000756:	4193      	sbcs	r3, r2
 8000758:	b2db      	uxtb	r3, r3
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <_Z18SystemClock_Configv+0x56>
  {
    Error_Handler();
 800075e:	f000 fa8f 	bl	8000c80 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	2207      	movs	r2, #7
 8000766:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f002 fa22 	bl	8002bc8 <HAL_RCC_ClockConfig>
 8000784:	0003      	movs	r3, r0
 8000786:	1e5a      	subs	r2, r3, #1
 8000788:	4193      	sbcs	r3, r2
 800078a:	b2db      	uxtb	r3, r3
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8000790:	f000 fa76 	bl	8000c80 <Error_Handler>
  }
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	b013      	add	sp, #76	; 0x4c
 800079a:	bd90      	pop	{r4, r7, pc}

0800079c <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007a0:	4b1d      	ldr	r3, [pc, #116]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007a2:	4a1e      	ldr	r2, [pc, #120]	; (800081c <_ZL12MX_SPI2_Initv+0x80>)
 80007a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007a6:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007a8:	2282      	movs	r2, #130	; 0x82
 80007aa:	0052      	lsls	r2, r2, #1
 80007ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b4:	4b18      	ldr	r3, [pc, #96]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007b6:	22e0      	movs	r2, #224	; 0xe0
 80007b8:	00d2      	lsls	r2, r2, #3
 80007ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007bc:	4b16      	ldr	r3, [pc, #88]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007be:	2202      	movs	r2, #2
 80007c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80007c2:	4b15      	ldr	r3, [pc, #84]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007c8:	4b13      	ldr	r3, [pc, #76]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007ca:	2280      	movs	r2, #128	; 0x80
 80007cc:	0092      	lsls	r2, r2, #2
 80007ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80007d0:	4b11      	ldr	r3, [pc, #68]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007d2:	2210      	movs	r2, #16
 80007d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007d6:	4b10      	ldr	r3, [pc, #64]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007dc:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e2:	4b0d      	ldr	r3, [pc, #52]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80007e8:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007ea:	2207      	movs	r2, #7
 80007ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80007f4:	4b08      	ldr	r3, [pc, #32]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007fa:	4b07      	ldr	r3, [pc, #28]	; (8000818 <_ZL12MX_SPI2_Initv+0x7c>)
 80007fc:	0018      	movs	r0, r3
 80007fe:	f002 fb3b 	bl	8002e78 <HAL_SPI_Init>
 8000802:	0003      	movs	r3, r0
 8000804:	1e5a      	subs	r2, r3, #1
 8000806:	4193      	sbcs	r3, r2
 8000808:	b2db      	uxtb	r3, r3
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <_ZL12MX_SPI2_Initv+0x76>
  {
    Error_Handler();
 800080e:	f000 fa37 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	200000b8 	.word	0x200000b8
 800081c:	40003800 	.word	0x40003800

08000820 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b086      	sub	sp, #24
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000826:	2308      	movs	r3, #8
 8000828:	18fb      	adds	r3, r7, r3
 800082a:	0018      	movs	r0, r3
 800082c:	2310      	movs	r3, #16
 800082e:	001a      	movs	r2, r3
 8000830:	2100      	movs	r1, #0
 8000832:	f003 fab2 	bl	8003d9a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000836:	003b      	movs	r3, r7
 8000838:	0018      	movs	r0, r3
 800083a:	2308      	movs	r3, #8
 800083c:	001a      	movs	r2, r3
 800083e:	2100      	movs	r1, #0
 8000840:	f003 faab 	bl	8003d9a <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000844:	4b24      	ldr	r3, [pc, #144]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 8000846:	2280      	movs	r2, #128	; 0x80
 8000848:	05d2      	lsls	r2, r2, #23
 800084a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47999;
 800084c:	4b22      	ldr	r3, [pc, #136]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 800084e:	4a23      	ldr	r2, [pc, #140]	; (80008dc <_ZL12MX_TIM2_Initv+0xbc>)
 8000850:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000852:	4b21      	ldr	r3, [pc, #132]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000858:	4b1f      	ldr	r3, [pc, #124]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 800085a:	2264      	movs	r2, #100	; 0x64
 800085c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800085e:	4b1e      	ldr	r3, [pc, #120]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 8000860:	2200      	movs	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000864:	4b1c      	ldr	r3, [pc, #112]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 8000866:	2200      	movs	r2, #0
 8000868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800086a:	4b1b      	ldr	r3, [pc, #108]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 800086c:	0018      	movs	r0, r3
 800086e:	f002 fe55 	bl	800351c <HAL_TIM_Base_Init>
 8000872:	0003      	movs	r3, r0
 8000874:	1e5a      	subs	r2, r3, #1
 8000876:	4193      	sbcs	r3, r2
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <_ZL12MX_TIM2_Initv+0x62>
  {
    Error_Handler();
 800087e:	f000 f9ff 	bl	8000c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000882:	2108      	movs	r1, #8
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2280      	movs	r2, #128	; 0x80
 8000888:	0152      	lsls	r2, r2, #5
 800088a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800088c:	187a      	adds	r2, r7, r1
 800088e:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 8000890:	0011      	movs	r1, r2
 8000892:	0018      	movs	r0, r3
 8000894:	f002 ffd0 	bl	8003838 <HAL_TIM_ConfigClockSource>
 8000898:	0003      	movs	r3, r0
 800089a:	1e5a      	subs	r2, r3, #1
 800089c:	4193      	sbcs	r3, r2
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <_ZL12MX_TIM2_Initv+0x88>
  {
    Error_Handler();
 80008a4:	f000 f9ec 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008a8:	003b      	movs	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ae:	003b      	movs	r3, r7
 80008b0:	2200      	movs	r2, #0
 80008b2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008b4:	003a      	movs	r2, r7
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <_ZL12MX_TIM2_Initv+0xb8>)
 80008b8:	0011      	movs	r1, r2
 80008ba:	0018      	movs	r0, r3
 80008bc:	f003 f9b4 	bl	8003c28 <HAL_TIMEx_MasterConfigSynchronization>
 80008c0:	0003      	movs	r3, r0
 80008c2:	1e5a      	subs	r2, r3, #1
 80008c4:	4193      	sbcs	r3, r2
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 80008cc:	f000 f9d8 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	b006      	add	sp, #24
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	2000011c 	.word	0x2000011c
 80008dc:	0000bb7f 	.word	0x0000bb7f

080008e0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e6:	2308      	movs	r3, #8
 80008e8:	18fb      	adds	r3, r7, r3
 80008ea:	0018      	movs	r0, r3
 80008ec:	2310      	movs	r3, #16
 80008ee:	001a      	movs	r2, r3
 80008f0:	2100      	movs	r1, #0
 80008f2:	f003 fa52 	bl	8003d9a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f6:	003b      	movs	r3, r7
 80008f8:	0018      	movs	r0, r3
 80008fa:	2308      	movs	r3, #8
 80008fc:	001a      	movs	r2, r3
 80008fe:	2100      	movs	r1, #0
 8000900:	f003 fa4b 	bl	8003d9a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000904:	4b24      	ldr	r3, [pc, #144]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 8000906:	4a25      	ldr	r2, [pc, #148]	; (800099c <_ZL12MX_TIM3_Initv+0xbc>)
 8000908:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47999;
 800090a:	4b23      	ldr	r3, [pc, #140]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 800090c:	4a24      	ldr	r2, [pc, #144]	; (80009a0 <_ZL12MX_TIM3_Initv+0xc0>)
 800090e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000910:	4b21      	ldr	r3, [pc, #132]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8000916:	4b20      	ldr	r3, [pc, #128]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 8000918:	220a      	movs	r2, #10
 800091a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800091c:	4b1e      	ldr	r3, [pc, #120]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 800091e:	2200      	movs	r2, #0
 8000920:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000922:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 8000924:	2200      	movs	r2, #0
 8000926:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000928:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 800092a:	0018      	movs	r0, r3
 800092c:	f002 fdf6 	bl	800351c <HAL_TIM_Base_Init>
 8000930:	0003      	movs	r3, r0
 8000932:	1e5a      	subs	r2, r3, #1
 8000934:	4193      	sbcs	r3, r2
 8000936:	b2db      	uxtb	r3, r3
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <_ZL12MX_TIM3_Initv+0x60>
  {
    Error_Handler();
 800093c:	f000 f9a0 	bl	8000c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000940:	2108      	movs	r1, #8
 8000942:	187b      	adds	r3, r7, r1
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	0152      	lsls	r2, r2, #5
 8000948:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800094a:	187a      	adds	r2, r7, r1
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 800094e:	0011      	movs	r1, r2
 8000950:	0018      	movs	r0, r3
 8000952:	f002 ff71 	bl	8003838 <HAL_TIM_ConfigClockSource>
 8000956:	0003      	movs	r3, r0
 8000958:	1e5a      	subs	r2, r3, #1
 800095a:	4193      	sbcs	r3, r2
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8000962:	f000 f98d 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000966:	003b      	movs	r3, r7
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800096c:	003b      	movs	r3, r7
 800096e:	2200      	movs	r2, #0
 8000970:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000972:	003a      	movs	r2, r7
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <_ZL12MX_TIM3_Initv+0xb8>)
 8000976:	0011      	movs	r1, r2
 8000978:	0018      	movs	r0, r3
 800097a:	f003 f955 	bl	8003c28 <HAL_TIMEx_MasterConfigSynchronization>
 800097e:	0003      	movs	r3, r0
 8000980:	1e5a      	subs	r2, r3, #1
 8000982:	4193      	sbcs	r3, r2
 8000984:	b2db      	uxtb	r3, r3
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <_ZL12MX_TIM3_Initv+0xae>
  {
    Error_Handler();
 800098a:	f000 f979 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	b006      	add	sp, #24
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	2000015c 	.word	0x2000015c
 800099c:	40000400 	.word	0x40000400
 80009a0:	0000bb7f 	.word	0x0000bb7f

080009a4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b089      	sub	sp, #36	; 0x24
 80009a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009aa:	240c      	movs	r4, #12
 80009ac:	193b      	adds	r3, r7, r4
 80009ae:	0018      	movs	r0, r3
 80009b0:	2314      	movs	r3, #20
 80009b2:	001a      	movs	r2, r3
 80009b4:	2100      	movs	r1, #0
 80009b6:	f003 f9f0 	bl	8003d9a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	4b53      	ldr	r3, [pc, #332]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009bc:	695a      	ldr	r2, [r3, #20]
 80009be:	4b52      	ldr	r3, [pc, #328]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009c0:	2180      	movs	r1, #128	; 0x80
 80009c2:	0289      	lsls	r1, r1, #10
 80009c4:	430a      	orrs	r2, r1
 80009c6:	615a      	str	r2, [r3, #20]
 80009c8:	4b4f      	ldr	r3, [pc, #316]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009ca:	695a      	ldr	r2, [r3, #20]
 80009cc:	2380      	movs	r3, #128	; 0x80
 80009ce:	029b      	lsls	r3, r3, #10
 80009d0:	4013      	ands	r3, r2
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	4b4c      	ldr	r3, [pc, #304]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009d8:	695a      	ldr	r2, [r3, #20]
 80009da:	4b4b      	ldr	r3, [pc, #300]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009dc:	2180      	movs	r1, #128	; 0x80
 80009de:	0309      	lsls	r1, r1, #12
 80009e0:	430a      	orrs	r2, r1
 80009e2:	615a      	str	r2, [r3, #20]
 80009e4:	4b48      	ldr	r3, [pc, #288]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009e6:	695a      	ldr	r2, [r3, #20]
 80009e8:	2380      	movs	r3, #128	; 0x80
 80009ea:	031b      	lsls	r3, r3, #12
 80009ec:	4013      	ands	r3, r2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f2:	4b45      	ldr	r3, [pc, #276]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009f4:	695a      	ldr	r2, [r3, #20]
 80009f6:	4b44      	ldr	r3, [pc, #272]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 80009f8:	2180      	movs	r1, #128	; 0x80
 80009fa:	02c9      	lsls	r1, r1, #11
 80009fc:	430a      	orrs	r2, r1
 80009fe:	615a      	str	r2, [r3, #20]
 8000a00:	4b41      	ldr	r3, [pc, #260]	; (8000b08 <_ZL12MX_GPIO_Initv+0x164>)
 8000a02:	695a      	ldr	r2, [r3, #20]
 8000a04:	2380      	movs	r3, #128	; 0x80
 8000a06:	02db      	lsls	r3, r3, #11
 8000a08:	4013      	ands	r3, r2
 8000a0a:	603b      	str	r3, [r7, #0]
 8000a0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCPRE_Pin|MPPTPRE_Pin|MC_COIL_Pin, GPIO_PIN_RESET);
 8000a0e:	2390      	movs	r3, #144	; 0x90
 8000a10:	05db      	lsls	r3, r3, #23
 8000a12:	2200      	movs	r2, #0
 8000a14:	21e0      	movs	r1, #224	; 0xe0
 8000a16:	0018      	movs	r0, r3
 8000a18:	f001 fd17 	bl	800244a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPPT_COIL_GPIO_Port, MPPT_COIL_Pin, GPIO_PIN_RESET);
 8000a1c:	4b3b      	ldr	r3, [pc, #236]	; (8000b0c <_ZL12MX_GPIO_Initv+0x168>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2110      	movs	r1, #16
 8000a22:	0018      	movs	r0, r3
 8000a24:	f001 fd11 	bl	800244a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RegenBrk_Pin|RegenSS_Pin|CruiseSS_Pin, GPIO_PIN_RESET);
 8000a28:	4939      	ldr	r1, [pc, #228]	; (8000b10 <_ZL12MX_GPIO_Initv+0x16c>)
 8000a2a:	4b3a      	ldr	r3, [pc, #232]	; (8000b14 <_ZL12MX_GPIO_Initv+0x170>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f001 fd0b 	bl	800244a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCPRE_Pin MPPTPRE_Pin MC_COIL_Pin */
  GPIO_InitStruct.Pin = MCPRE_Pin|MPPTPRE_Pin|MC_COIL_Pin;
 8000a34:	193b      	adds	r3, r7, r4
 8000a36:	22e0      	movs	r2, #224	; 0xe0
 8000a38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2201      	movs	r2, #1
 8000a4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	193a      	adds	r2, r7, r4
 8000a4e:	2390      	movs	r3, #144	; 0x90
 8000a50:	05db      	lsls	r3, r3, #23
 8000a52:	0011      	movs	r1, r2
 8000a54:	0018      	movs	r0, r3
 8000a56:	f001 fb63 	bl	8002120 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPPT_COIL_Pin */
  GPIO_InitStruct.Pin = MPPT_COIL_Pin;
 8000a5a:	0021      	movs	r1, r4
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2210      	movs	r2, #16
 8000a60:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2201      	movs	r2, #1
 8000a66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2201      	movs	r2, #1
 8000a72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MPPT_COIL_GPIO_Port, &GPIO_InitStruct);
 8000a74:	000c      	movs	r4, r1
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	4a24      	ldr	r2, [pc, #144]	; (8000b0c <_ZL12MX_GPIO_Initv+0x168>)
 8000a7a:	0019      	movs	r1, r3
 8000a7c:	0010      	movs	r0, r2
 8000a7e:	f001 fb4f 	bl	8002120 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHARGE_TRIP_Pin */
  GPIO_InitStruct.Pin = CHARGE_TRIP_Pin;
 8000a82:	0021      	movs	r1, r4
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2201      	movs	r2, #1
 8000a88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	4a22      	ldr	r2, [pc, #136]	; (8000b18 <_ZL12MX_GPIO_Initv+0x174>)
 8000a8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2201      	movs	r2, #1
 8000a94:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CHARGE_TRIP_GPIO_Port, &GPIO_InitStruct);
 8000a96:	000c      	movs	r4, r1
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	; (8000b14 <_ZL12MX_GPIO_Initv+0x170>)
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	0010      	movs	r0, r2
 8000aa0:	f001 fb3e 	bl	8002120 <HAL_GPIO_Init>

  /*Configure GPIO pins : RegenBrk_Pin RegenSS_Pin CruiseSS_Pin */
  GPIO_InitStruct.Pin = RegenBrk_Pin|RegenSS_Pin|CruiseSS_Pin;
 8000aa4:	0021      	movs	r1, r4
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	4a19      	ldr	r2, [pc, #100]	; (8000b10 <_ZL12MX_GPIO_Initv+0x16c>)
 8000aaa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2201      	movs	r2, #1
 8000ab0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2201      	movs	r2, #1
 8000abc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	000c      	movs	r4, r1
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_ZL12MX_GPIO_Initv+0x170>)
 8000ac4:	0019      	movs	r1, r3
 8000ac6:	0010      	movs	r0, r2
 8000ac8:	f001 fb2a 	bl	8002120 <HAL_GPIO_Init>

  /*Configure GPIO pin : CRUISE_Pin */
  GPIO_InitStruct.Pin = CRUISE_Pin;
 8000acc:	0021      	movs	r1, r4
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2280      	movs	r2, #128	; 0x80
 8000ad2:	00d2      	lsls	r2, r2, #3
 8000ad4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ad6:	187b      	adds	r3, r7, r1
 8000ad8:	4a0f      	ldr	r2, [pc, #60]	; (8000b18 <_ZL12MX_GPIO_Initv+0x174>)
 8000ada:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CRUISE_GPIO_Port, &GPIO_InitStruct);
 8000ae2:	187b      	adds	r3, r7, r1
 8000ae4:	4a0b      	ldr	r2, [pc, #44]	; (8000b14 <_ZL12MX_GPIO_Initv+0x170>)
 8000ae6:	0019      	movs	r1, r3
 8000ae8:	0010      	movs	r0, r2
 8000aea:	f001 fb19 	bl	8002120 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000aee:	2200      	movs	r2, #0
 8000af0:	2100      	movs	r1, #0
 8000af2:	2005      	movs	r0, #5
 8000af4:	f001 fae2 	bl	80020bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000af8:	2005      	movs	r0, #5
 8000afa:	f001 faf4 	bl	80020e6 <HAL_NVIC_EnableIRQ>

}
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	46bd      	mov	sp, r7
 8000b02:	b009      	add	sp, #36	; 0x24
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	46c0      	nop			; (mov r8, r8)
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	48000800 	.word	0x48000800
 8000b10:	00005002 	.word	0x00005002
 8000b14:	48000400 	.word	0x48000400
 8000b18:	10310000 	.word	0x10310000

08000b1c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	0002      	movs	r2, r0
 8000b24:	1dbb      	adds	r3, r7, #6
 8000b26:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == CRUISE_Pin)
 8000b28:	1dbb      	adds	r3, r7, #6
 8000b2a:	881a      	ldrh	r2, [r3, #0]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d110      	bne.n	8000b56 <HAL_GPIO_EXTI_Callback+0x3a>
	{
		cruiseActive = HAL_GPIO_ReadPin(CRUISE_GPIO_Port, CRUISE_Pin);
 8000b34:	2380      	movs	r3, #128	; 0x80
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4a17      	ldr	r2, [pc, #92]	; (8000b98 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000b3a:	0019      	movs	r1, r3
 8000b3c:	0010      	movs	r0, r2
 8000b3e:	f001 fc67 	bl	8002410 <HAL_GPIO_ReadPin>
 8000b42:	0003      	movs	r3, r0
 8000b44:	1e5a      	subs	r2, r3, #1
 8000b46:	4193      	sbcs	r3, r2
 8000b48:	b2da      	uxtb	r2, r3
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <HAL_GPIO_EXTI_Callback+0x80>)
 8000b4c:	701a      	strb	r2, [r3, #0]
		newCruiseInput = true;
 8000b4e:	4b14      	ldr	r3, [pc, #80]	; (8000ba0 <HAL_GPIO_EXTI_Callback+0x84>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
		chargeTripActive = !HAL_GPIO_ReadPin(CHARGE_TRIP_GPIO_Port, CHARGE_TRIP_Pin); // charge trip is low true
		if(chargeTripActive) recharge = false;
		else recharge = true;
	}
	else __NOP();
}
 8000b54:	e01b      	b.n	8000b8e <HAL_GPIO_EXTI_Callback+0x72>
	else if(GPIO_Pin == CHARGE_TRIP_Pin)
 8000b56:	1dbb      	adds	r3, r7, #6
 8000b58:	881b      	ldrh	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d116      	bne.n	8000b8c <HAL_GPIO_EXTI_Callback+0x70>
		chargeTripActive = !HAL_GPIO_ReadPin(CHARGE_TRIP_GPIO_Port, CHARGE_TRIP_Pin); // charge trip is low true
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000b60:	2101      	movs	r1, #1
 8000b62:	0018      	movs	r0, r3
 8000b64:	f001 fc54 	bl	8002410 <HAL_GPIO_ReadPin>
 8000b68:	0003      	movs	r3, r0
 8000b6a:	425a      	negs	r2, r3
 8000b6c:	4153      	adcs	r3, r2
 8000b6e:	b2da      	uxtb	r2, r3
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b72:	701a      	strb	r2, [r3, #0]
		if(chargeTripActive) recharge = false;
 8000b74:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d003      	beq.n	8000b84 <HAL_GPIO_EXTI_Callback+0x68>
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	; (8000ba8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	701a      	strb	r2, [r3, #0]
}
 8000b82:	e004      	b.n	8000b8e <HAL_GPIO_EXTI_Callback+0x72>
		else recharge = true;
 8000b84:	4b08      	ldr	r3, [pc, #32]	; (8000ba8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000b86:	2201      	movs	r2, #1
 8000b88:	701a      	strb	r2, [r3, #0]
}
 8000b8a:	e000      	b.n	8000b8e <HAL_GPIO_EXTI_Callback+0x72>
	else __NOP();
 8000b8c:	46c0      	nop			; (mov r8, r8)
}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b002      	add	sp, #8
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	200001a7 	.word	0x200001a7
 8000ba0:	200001a4 	.word	0x200001a4
 8000ba4:	200001a8 	.word	0x200001a8
 8000ba8:	200001a5 	.word	0x200001a5

08000bac <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	2380      	movs	r3, #128	; 0x80
 8000bba:	05db      	lsls	r3, r3, #23
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d135      	bne.n	8000c2c <HAL_TIM_PeriodElapsedCallback+0x80>
	{
		if(recharge)
 8000bc0:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d03c      	beq.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x96>
		{
			if(tickPrecharge >= 50)
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	2b31      	cmp	r3, #49	; 0x31
 8000bce:	dd0d      	ble.n	8000bec <HAL_TIM_PeriodElapsedCallback+0x40>
			{
				recharge = false;
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	; (8000c4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
				tickPrecharge = 0;
 8000bd6:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, MCPRE_Pin|MPPTPRE_Pin, GPIO_PIN_RESET);
 8000bdc:	2390      	movs	r3, #144	; 0x90
 8000bde:	05db      	lsls	r3, r3, #23
 8000be0:	2200      	movs	r2, #0
 8000be2:	2160      	movs	r1, #96	; 0x60
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 fc30 	bl	800244a <HAL_GPIO_WritePin>
 8000bea:	e004      	b.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x4a>
			}
			else tickPrecharge++;
 8000bec:	4b18      	ldr	r3, [pc, #96]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	1c5a      	adds	r2, r3, #1
 8000bf2:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000bf4:	601a      	str	r2, [r3, #0]
			if(tickCoil >= 48)
 8000bf6:	4b17      	ldr	r3, [pc, #92]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b2f      	cmp	r3, #47	; 0x2f
 8000bfc:	dd10      	ble.n	8000c20 <HAL_TIM_PeriodElapsedCallback+0x74>
			{
				tickCoil = 0;
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(GPIOA, MC_COIL_Pin, GPIO_PIN_SET);
 8000c04:	2390      	movs	r3, #144	; 0x90
 8000c06:	05db      	lsls	r3, r3, #23
 8000c08:	2201      	movs	r2, #1
 8000c0a:	2180      	movs	r1, #128	; 0x80
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	f001 fc1c 	bl	800244a <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOC, MPPT_COIL_Pin, GPIO_PIN_SET);
 8000c12:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000c14:	2201      	movs	r2, #1
 8000c16:	2110      	movs	r1, #16
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f001 fc16 	bl	800244a <HAL_GPIO_WritePin>
	else if(htim->Instance == TIM3)
	{
		HAL_TIM_Base_Stop_IT(&htim3);
	}
	else __NOP();
}
 8000c1e:	e010      	b.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x96>
			else tickCoil++;
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	1c5a      	adds	r2, r3, #1
 8000c26:	4b0b      	ldr	r3, [pc, #44]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000c28:	601a      	str	r2, [r3, #0]
}
 8000c2a:	e00a      	b.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x96>
	else if(htim->Instance == TIM3)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d104      	bne.n	8000c40 <HAL_TIM_PeriodElapsedCallback+0x94>
		HAL_TIM_Base_Stop_IT(&htim3);
 8000c36:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f002 fcbd 	bl	80035b8 <HAL_TIM_Base_Stop_IT>
}
 8000c3e:	e000      	b.n	8000c42 <HAL_TIM_PeriodElapsedCallback+0x96>
	else __NOP();
 8000c40:	46c0      	nop			; (mov r8, r8)
}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	200001a5 	.word	0x200001a5
 8000c50:	200001ac 	.word	0x200001ac
 8000c54:	200001b0 	.word	0x200001b0
 8000c58:	48000800 	.word	0x48000800
 8000c5c:	40000400 	.word	0x40000400
 8000c60:	2000015c 	.word	0x2000015c

08000c64 <_Z10AuxReceiveP21SUBSYSTEM_DATA_MODULE>:
void AuxReceive(SUBSYSTEM_DATA_MODULE*)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
	newCANPacket = true;
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <_Z10AuxReceiveP21SUBSYSTEM_DATA_MODULE+0x18>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b002      	add	sp, #8
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	200001a6 	.word	0x200001a6

08000c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE19GetOldestDataPacketEPb>:
	/**
	 * @brief This is used to get the first received data packet
	 * @param success: returns true if there was data to get, false if the fifo was empty. You must pass in a value.
	 * @return Corresponding Data Packet of Child Data Type
	 */
	CHILD_DATA GetOldestDataPacket(bool* success)
 8000c8a:	b590      	push	{r4, r7, lr}
 8000c8c:	b089      	sub	sp, #36	; 0x24
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6178      	str	r0, [r7, #20]
 8000c92:	6139      	str	r1, [r7, #16]
 8000c94:	60fa      	str	r2, [r7, #12]
	{
		CHILD_DATA returnData;
	    if(success)
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d01a      	beq.n	8000cd2 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE19GetOldestDataPacketEPb+0x48>
	    {
	        uint8_t* raw_data = this->storageFifo.PopFront(success);
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	3312      	adds	r3, #18
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	0018      	movs	r0, r3
 8000ca6:	f000 f819 	bl	8000cdc <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb>
 8000caa:	0003      	movs	r3, r0
 8000cac:	61fb      	str	r3, [r7, #28]

	        //Only do the conversions if we successfully extracted from the fifo
	        if(*success)
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d00d      	beq.n	8000cd2 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE19GetOldestDataPacketEPb+0x48>
	        {
	        	returnData = static_cast<CHILD_OBJ*>(this)->arrayToDataPacket(raw_data);
 8000cb6:	697c      	ldr	r4, [r7, #20]
 8000cb8:	003b      	movs	r3, r7
 8000cba:	69fa      	ldr	r2, [r7, #28]
 8000cbc:	0011      	movs	r1, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 fa39 	bl	8001136 <_ZN13AUX_MESSAGE_017arrayToDataPacketEPh>
 8000cc4:	003b      	movs	r3, r7
 8000cc6:	0020      	movs	r0, r4
 8000cc8:	0019      	movs	r1, r3
 8000cca:	2308      	movs	r3, #8
 8000ccc:	001a      	movs	r2, r3
 8000cce:	f003 f85b 	bl	8003d88 <memcpy>
	        }
	    }
	    return returnData;
 8000cd2:	46c0      	nop			; (mov r8, r8)
	}
 8000cd4:	6978      	ldr	r0, [r7, #20]
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	b009      	add	sp, #36	; 0x24
 8000cda:	bd90      	pop	{r4, r7, pc}

08000cdc <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb>:
            {
                emptyNotFull = false;
            }
        }
    }
    T* PopFront(bool* success)
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
    {
    	 uint16_t prevTailIndex = 0;
 8000ce6:	230e      	movs	r3, #14
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	2200      	movs	r2, #0
 8000cec:	801a      	strh	r2, [r3, #0]
        if(tailIndex == headIndex && emptyNotFull)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	8b5a      	ldrh	r2, [r3, #26]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	8b1b      	ldrh	r3, [r3, #24]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d10a      	bne.n	8000d10 <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x34>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	7f1b      	ldrb	r3, [r3, #28]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d006      	beq.n	8000d10 <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x34>
        {
            //Fail to read since we are empty
            if(success)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d022      	beq.n	8000d4e <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x72>
            {
                *success = false;
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
            if(success)
 8000d0e:	e01e      	b.n	8000d4e <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x72>
            }
        }else
        {
            if(success)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x40>
            {
                *success = true;
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	2201      	movs	r2, #1
 8000d1a:	701a      	strb	r2, [r3, #0]
            }
            prevTailIndex = tailIndex;
 8000d1c:	230e      	movs	r3, #14
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	8b52      	ldrh	r2, [r2, #26]
 8000d24:	801a      	strh	r2, [r3, #0]
            tailIndex = (tailIndex + 1)%DEPTH;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	8b5b      	ldrh	r3, [r3, #26]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	2103      	movs	r1, #3
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f7ff fb5a 	bl	80003e8 <__aeabi_idivmod>
 8000d34:	000b      	movs	r3, r1
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	835a      	strh	r2, [r3, #26]
            //If tail caught up to head then we are empty
            if(tailIndex == headIndex)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	8b5a      	ldrh	r2, [r3, #26]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	8b1b      	ldrh	r3, [r3, #24]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d102      	bne.n	8000d4e <_ZN11HELPER_FIFOIhLt3ELt8EE8PopFrontEPb+0x72>
            {
                emptyNotFull = true;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	771a      	strb	r2, [r3, #28]
            }
        }
        return fifoData[prevTailIndex];
 8000d4e:	230e      	movs	r3, #14
 8000d50:	18fb      	adds	r3, r7, r3
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	00db      	lsls	r3, r3, #3
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	18d3      	adds	r3, r2, r3
    }
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	b004      	add	sp, #16
 8000d60:	bd80      	pop	{r7, pc}
	...

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	4b0f      	ldr	r3, [pc, #60]	; (8000da8 <HAL_MspInit+0x44>)
 8000d6c:	699a      	ldr	r2, [r3, #24]
 8000d6e:	4b0e      	ldr	r3, [pc, #56]	; (8000da8 <HAL_MspInit+0x44>)
 8000d70:	2101      	movs	r1, #1
 8000d72:	430a      	orrs	r2, r1
 8000d74:	619a      	str	r2, [r3, #24]
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_MspInit+0x44>)
 8000d78:	699b      	ldr	r3, [r3, #24]
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_MspInit+0x44>)
 8000d84:	69da      	ldr	r2, [r3, #28]
 8000d86:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <HAL_MspInit+0x44>)
 8000d88:	2180      	movs	r1, #128	; 0x80
 8000d8a:	0549      	lsls	r1, r1, #21
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	61da      	str	r2, [r3, #28]
 8000d90:	4b05      	ldr	r3, [pc, #20]	; (8000da8 <HAL_MspInit+0x44>)
 8000d92:	69da      	ldr	r2, [r3, #28]
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	055b      	lsls	r3, r3, #21
 8000d98:	4013      	ands	r3, r2
 8000d9a:	603b      	str	r3, [r7, #0]
 8000d9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b002      	add	sp, #8
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	40021000 	.word	0x40021000

08000dac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	; 0x28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	2314      	movs	r3, #20
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	0018      	movs	r0, r3
 8000dba:	2314      	movs	r3, #20
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	f002 ffeb 	bl	8003d9a <memset>
  if(hcan->Instance==CAN)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a1d      	ldr	r2, [pc, #116]	; (8000e40 <HAL_CAN_MspInit+0x94>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d133      	bne.n	8000e36 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000dd0:	69da      	ldr	r2, [r3, #28]
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000dd4:	2180      	movs	r1, #128	; 0x80
 8000dd6:	0489      	lsls	r1, r1, #18
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	61da      	str	r2, [r3, #28]
 8000ddc:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000dde:	69da      	ldr	r2, [r3, #28]
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	049b      	lsls	r3, r3, #18
 8000de4:	4013      	ands	r3, r2
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000dec:	695a      	ldr	r2, [r3, #20]
 8000dee:	4b15      	ldr	r3, [pc, #84]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000df0:	2180      	movs	r1, #128	; 0x80
 8000df2:	0289      	lsls	r1, r1, #10
 8000df4:	430a      	orrs	r2, r1
 8000df6:	615a      	str	r2, [r3, #20]
 8000df8:	4b12      	ldr	r3, [pc, #72]	; (8000e44 <HAL_CAN_MspInit+0x98>)
 8000dfa:	695a      	ldr	r2, [r3, #20]
 8000dfc:	2380      	movs	r3, #128	; 0x80
 8000dfe:	029b      	lsls	r3, r3, #10
 8000e00:	4013      	ands	r3, r2
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e06:	2114      	movs	r1, #20
 8000e08:	187b      	adds	r3, r7, r1
 8000e0a:	22c0      	movs	r2, #192	; 0xc0
 8000e0c:	0152      	lsls	r2, r2, #5
 8000e0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	2202      	movs	r2, #2
 8000e14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2200      	movs	r2, #0
 8000e1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e1c:	187b      	adds	r3, r7, r1
 8000e1e:	2203      	movs	r2, #3
 8000e20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000e22:	187b      	adds	r3, r7, r1
 8000e24:	2204      	movs	r2, #4
 8000e26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e28:	187a      	adds	r2, r7, r1
 8000e2a:	2390      	movs	r3, #144	; 0x90
 8000e2c:	05db      	lsls	r3, r3, #23
 8000e2e:	0011      	movs	r1, r2
 8000e30:	0018      	movs	r0, r3
 8000e32:	f001 f975 	bl	8002120 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b00a      	add	sp, #40	; 0x28
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	40006400 	.word	0x40006400
 8000e44:	40021000 	.word	0x40021000

08000e48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b08a      	sub	sp, #40	; 0x28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	2314      	movs	r3, #20
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	0018      	movs	r0, r3
 8000e56:	2314      	movs	r3, #20
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	f002 ff9d 	bl	8003d9a <memset>
  if(hspi->Instance==SPI2)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a1c      	ldr	r2, [pc, #112]	; (8000ed8 <HAL_SPI_MspInit+0x90>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d132      	bne.n	8000ed0 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e6a:	4b1c      	ldr	r3, [pc, #112]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e6c:	69da      	ldr	r2, [r3, #28]
 8000e6e:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	01c9      	lsls	r1, r1, #7
 8000e74:	430a      	orrs	r2, r1
 8000e76:	61da      	str	r2, [r3, #28]
 8000e78:	4b18      	ldr	r3, [pc, #96]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e7a:	69da      	ldr	r2, [r3, #28]
 8000e7c:	2380      	movs	r3, #128	; 0x80
 8000e7e:	01db      	lsls	r3, r3, #7
 8000e80:	4013      	ands	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
 8000e84:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e88:	695a      	ldr	r2, [r3, #20]
 8000e8a:	4b14      	ldr	r3, [pc, #80]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e8c:	2180      	movs	r1, #128	; 0x80
 8000e8e:	02c9      	lsls	r1, r1, #11
 8000e90:	430a      	orrs	r2, r1
 8000e92:	615a      	str	r2, [r3, #20]
 8000e94:	4b11      	ldr	r3, [pc, #68]	; (8000edc <HAL_SPI_MspInit+0x94>)
 8000e96:	695a      	ldr	r2, [r3, #20]
 8000e98:	2380      	movs	r3, #128	; 0x80
 8000e9a:	02db      	lsls	r3, r3, #11
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000ea2:	2114      	movs	r1, #20
 8000ea4:	187b      	adds	r3, r7, r1
 8000ea6:	22a0      	movs	r2, #160	; 0xa0
 8000ea8:	0212      	lsls	r2, r2, #8
 8000eaa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eac:	187b      	adds	r3, r7, r1
 8000eae:	2202      	movs	r2, #2
 8000eb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	187b      	adds	r3, r7, r1
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eb8:	187b      	adds	r3, r7, r1
 8000eba:	2203      	movs	r2, #3
 8000ebc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec4:	187b      	adds	r3, r7, r1
 8000ec6:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <HAL_SPI_MspInit+0x98>)
 8000ec8:	0019      	movs	r1, r3
 8000eca:	0010      	movs	r0, r2
 8000ecc:	f001 f928 	bl	8002120 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000ed0:	46c0      	nop			; (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b00a      	add	sp, #40	; 0x28
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40003800 	.word	0x40003800
 8000edc:	40021000 	.word	0x40021000
 8000ee0:	48000400 	.word	0x48000400

08000ee4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	2380      	movs	r3, #128	; 0x80
 8000ef2:	05db      	lsls	r3, r3, #23
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d114      	bne.n	8000f22 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ef8:	4b18      	ldr	r3, [pc, #96]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000efa:	69da      	ldr	r2, [r3, #28]
 8000efc:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000efe:	2101      	movs	r1, #1
 8000f00:	430a      	orrs	r2, r1
 8000f02:	61da      	str	r2, [r3, #28]
 8000f04:	4b15      	ldr	r3, [pc, #84]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000f06:	69db      	ldr	r3, [r3, #28]
 8000f08:	2201      	movs	r2, #1
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2100      	movs	r1, #0
 8000f14:	200f      	movs	r0, #15
 8000f16:	f001 f8d1 	bl	80020bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f001 f8e3 	bl	80020e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f20:	e018      	b.n	8000f54 <HAL_TIM_Base_MspInit+0x70>
  else if(htim_base->Instance==TIM3)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a0e      	ldr	r2, [pc, #56]	; (8000f60 <HAL_TIM_Base_MspInit+0x7c>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d113      	bne.n	8000f54 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000f2e:	69da      	ldr	r2, [r3, #28]
 8000f30:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000f32:	2102      	movs	r1, #2
 8000f34:	430a      	orrs	r2, r1
 8000f36:	61da      	str	r2, [r3, #28]
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <HAL_TIM_Base_MspInit+0x78>)
 8000f3a:	69db      	ldr	r3, [r3, #28]
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	4013      	ands	r3, r2
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2010      	movs	r0, #16
 8000f4a:	f001 f8b7 	bl	80020bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f4e:	2010      	movs	r0, #16
 8000f50:	f001 f8c9 	bl	80020e6 <HAL_NVIC_EnableIRQ>
}
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b004      	add	sp, #16
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40000400 	.word	0x40000400

08000f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f68:	46c0      	nop			; (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f72:	e7fe      	b.n	8000f72 <HardFault_Handler+0x4>

08000f74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8c:	f000 fd6e 	bl	8001a6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f90:	46c0      	nop			; (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f001 fa72 	bl	8002484 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <TIM2_IRQHandler+0x14>)
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f002 fb2c 	bl	800360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fb4:	46c0      	nop			; (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	2000011c 	.word	0x2000011c

08000fc0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <TIM3_IRQHandler+0x14>)
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f002 fb20 	bl	800360c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	2000015c 	.word	0x2000015c

08000fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	return 1;
 8000fdc:	2301      	movs	r3, #1
}
 8000fde:	0018      	movs	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <_kill>:

int _kill(int pid, int sig)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000fee:	f002 fea1 	bl	8003d34 <__errno>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	2216      	movs	r2, #22
 8000ff6:	601a      	str	r2, [r3, #0]
	return -1;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	425b      	negs	r3, r3
}
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}

08001004 <_exit>:

void _exit (int status)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800100c:	2301      	movs	r3, #1
 800100e:	425a      	negs	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	0011      	movs	r1, r2
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff ffe5 	bl	8000fe4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800101a:	e7fe      	b.n	800101a <_exit+0x16>

0800101c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001020:	46c0      	nop			; (mov r8, r8)
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001028:	480d      	ldr	r0, [pc, #52]	; (8001060 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800102a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800102c:	480d      	ldr	r0, [pc, #52]	; (8001064 <LoopForever+0x6>)
  ldr r1, =_edata
 800102e:	490e      	ldr	r1, [pc, #56]	; (8001068 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001030:	4a0e      	ldr	r2, [pc, #56]	; (800106c <LoopForever+0xe>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001034:	e002      	b.n	800103c <LoopCopyDataInit>

08001036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103a:	3304      	adds	r3, #4

0800103c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800103c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001040:	d3f9      	bcc.n	8001036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001042:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001044:	4c0b      	ldr	r4, [pc, #44]	; (8001074 <LoopForever+0x16>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001048:	e001      	b.n	800104e <LoopFillZerobss>

0800104a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800104c:	3204      	adds	r2, #4

0800104e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001050:	d3fb      	bcc.n	800104a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001052:	f7ff ffe3 	bl	800101c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001056:	f002 fe73 	bl	8003d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800105a:	f7ff f9cb 	bl	80003f4 <main>

0800105e <LoopForever>:

LoopForever:
    b LoopForever
 800105e:	e7fe      	b.n	800105e <LoopForever>
  ldr   r0, =_estack
 8001060:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001068:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800106c:	08003ebc 	.word	0x08003ebc
  ldr r2, =_sbss
 8001070:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001074:	200001f8 	.word	0x200001f8

08001078 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC1_COMP_IRQHandler>

0800107a <_ZN13AUX_MESSAGE_017dataPacketToArrayE25AUX_MESSAGE_0_DATA_PACKETPh>:

//Private Function Definitions

//Protected Function Definitions
void AUX_MESSAGE_0::dataPacketToArray(AUX_MESSAGE_0_DATA_PACKET input, uint8_t output[NUM_BYTES])
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b085      	sub	sp, #20
 800107e:	af00      	add	r7, sp, #0
 8001080:	2408      	movs	r4, #8
 8001082:	193b      	adds	r3, r7, r4
 8001084:	6018      	str	r0, [r3, #0]
 8001086:	6059      	str	r1, [r3, #4]
 8001088:	607a      	str	r2, [r7, #4]
	assert_param(output != nullptr);
	output[0] = 0;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.hazardsOn) << 0;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	0021      	movs	r1, r4
 8001096:	187a      	adds	r2, r7, r1
 8001098:	7912      	ldrb	r2, [r2, #4]
 800109a:	4313      	orrs	r3, r2
 800109c:	b2da      	uxtb	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.headlightsOn) << 1;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	781a      	ldrb	r2, [r3, #0]
 80010a6:	187b      	adds	r3, r7, r1
 80010a8:	79db      	ldrb	r3, [r3, #7]
 80010aa:	18db      	adds	r3, r3, r3
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.leftOn) << 2;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	781a      	ldrb	r2, [r3, #0]
 80010ba:	187b      	adds	r3, r7, r1
 80010bc:	795b      	ldrb	r3, [r3, #5]
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b2da      	uxtb	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.rightOn) << 3;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	781a      	ldrb	r2, [r3, #0]
 80010ce:	187b      	adds	r3, r7, r1
 80010d0:	799b      	ldrb	r3, [r3, #6]
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	4313      	orrs	r3, r2
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.cplusOn) << 4;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	781a      	ldrb	r2, [r3, #0]
 80010e2:	187b      	adds	r3, r7, r1
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	011b      	lsls	r3, r3, #4
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4313      	orrs	r3, r2
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.cminusOn) << 5;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781a      	ldrb	r2, [r3, #0]
 80010f6:	187b      	adds	r3, r7, r1
 80010f8:	785b      	ldrb	r3, [r3, #1]
 80010fa:	015b      	lsls	r3, r3, #5
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	4313      	orrs	r3, r2
 8001100:	b2da      	uxtb	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.hornOn) << 6;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	781a      	ldrb	r2, [r3, #0]
 800110a:	187b      	adds	r3, r7, r1
 800110c:	789b      	ldrb	r3, [r3, #2]
 800110e:	019b      	lsls	r3, r3, #6
 8001110:	b2db      	uxtb	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b2da      	uxtb	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	701a      	strb	r2, [r3, #0]
	output[0] |= static_cast<uint32_t>(input.regenOn) << 7;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	781a      	ldrb	r2, [r3, #0]
 800111e:	187b      	adds	r3, r7, r1
 8001120:	78db      	ldrb	r3, [r3, #3]
 8001122:	01db      	lsls	r3, r3, #7
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4313      	orrs	r3, r2
 8001128:	b2da      	uxtb	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	701a      	strb	r2, [r3, #0]
}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	46bd      	mov	sp, r7
 8001132:	b005      	add	sp, #20
 8001134:	bd90      	pop	{r4, r7, pc}

08001136 <_ZN13AUX_MESSAGE_017arrayToDataPacketEPh>:

AUX_MESSAGE_0_DATA_PACKET AUX_MESSAGE_0::arrayToDataPacket(uint8_t input[NUM_BYTES])
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b082      	sub	sp, #8
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
	assert_param(input != nullptr);

	AUX_MESSAGE_0_DATA_PACKET output;
	output.hazardsOn = input[0] & (1 << 0);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	001a      	movs	r2, r3
 8001146:	2301      	movs	r3, #1
 8001148:	4013      	ands	r3, r2
 800114a:	1e5a      	subs	r2, r3, #1
 800114c:	4193      	sbcs	r3, r2
 800114e:	b2da      	uxtb	r2, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	711a      	strb	r2, [r3, #4]
	output.headlightsOn = input[0] & (1 << 1);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	001a      	movs	r2, r3
 800115a:	2302      	movs	r3, #2
 800115c:	4013      	ands	r3, r2
 800115e:	1e5a      	subs	r2, r3, #1
 8001160:	4193      	sbcs	r3, r2
 8001162:	b2da      	uxtb	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	71da      	strb	r2, [r3, #7]
	output.leftOn = input[0] & (1 << 2);
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	001a      	movs	r2, r3
 800116e:	2304      	movs	r3, #4
 8001170:	4013      	ands	r3, r2
 8001172:	1e5a      	subs	r2, r3, #1
 8001174:	4193      	sbcs	r3, r2
 8001176:	b2da      	uxtb	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	715a      	strb	r2, [r3, #5]
	output.rightOn = input[0] & (1 << 3);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	001a      	movs	r2, r3
 8001182:	2308      	movs	r3, #8
 8001184:	4013      	ands	r3, r2
 8001186:	1e5a      	subs	r2, r3, #1
 8001188:	4193      	sbcs	r3, r2
 800118a:	b2da      	uxtb	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	719a      	strb	r2, [r3, #6]
	output.cplusOn = input[0] & (1 << 4);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	001a      	movs	r2, r3
 8001196:	2310      	movs	r3, #16
 8001198:	4013      	ands	r3, r2
 800119a:	1e5a      	subs	r2, r3, #1
 800119c:	4193      	sbcs	r3, r2
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	701a      	strb	r2, [r3, #0]
	output.cminusOn = input[0] & (1 << 5);
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	001a      	movs	r2, r3
 80011aa:	2320      	movs	r3, #32
 80011ac:	4013      	ands	r3, r2
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	4193      	sbcs	r3, r2
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	705a      	strb	r2, [r3, #1]
	output.hornOn = input[0] & (1 << 6);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	001a      	movs	r2, r3
 80011be:	2340      	movs	r3, #64	; 0x40
 80011c0:	4013      	ands	r3, r2
 80011c2:	1e5a      	subs	r2, r3, #1
 80011c4:	4193      	sbcs	r3, r2
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	709a      	strb	r2, [r3, #2]
	output.regenOn = input[0] & (1 << 7);
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b25b      	sxtb	r3, r3
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	09db      	lsrs	r3, r3, #7
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	70da      	strb	r2, [r3, #3]

	return output;
 80011dc:	46c0      	nop			; (mov r8, r8)
}
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	46bd      	mov	sp, r7
 80011e2:	b002      	add	sp, #8
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <_ZN13AUX_MESSAGE_0C1Ev>:

//Public Function Definitions
AUX_MESSAGE_0::AUX_MESSAGE_0():
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACE<AUX_MESSAGE_0, AUX_MESSAGE_0_DATA_PACKET>{subsystem_info::AUX0_MSG_ID,subsystem_info::AUX0_MSG_LENGTH, false}
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	4906      	ldr	r1, [pc, #24]	; (800120c <_ZN13AUX_MESSAGE_0C1Ev+0x24>)
 80011f4:	2300      	movs	r3, #0
 80011f6:	2201      	movs	r2, #1
 80011f8:	f000 f80c 	bl	8001214 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhb>
 80011fc:	4a04      	ldr	r2, [pc, #16]	; (8001210 <_ZN13AUX_MESSAGE_0C1Ev+0x28>)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	601a      	str	r2, [r3, #0]
{}
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	000003ff 	.word	0x000003ff
 8001210:	08003e94 	.word	0x08003e94

08001214 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhb>:
	        }
	    }
	    return returnData;
	}
protected:
	SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACE(uint32_t message_id, uint8_t data_length, bool is_ext_id):
 8001214:	b590      	push	{r4, r7, lr}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	0019      	movs	r1, r3
 8001220:	1dfb      	adds	r3, r7, #7
 8001222:	701a      	strb	r2, [r3, #0]
 8001224:	1dbb      	adds	r3, r7, #6
 8001226:	1c0a      	adds	r2, r1, #0
 8001228:	701a      	strb	r2, [r3, #0]
		SUBSYSTEM_DATA_MODULE{message_id, data_length, is_ext_id}
 800122a:	68f8      	ldr	r0, [r7, #12]
 800122c:	1dbb      	adds	r3, r7, #6
 800122e:	781c      	ldrb	r4, [r3, #0]
 8001230:	1dfb      	adds	r3, r7, #7
 8001232:	781a      	ldrb	r2, [r3, #0]
 8001234:	68b9      	ldr	r1, [r7, #8]
 8001236:	0023      	movs	r3, r4
 8001238:	f000 f836 	bl	80012a8 <_ZN21SUBSYSTEM_DATA_MODULEC1Emhb>
 800123c:	4a03      	ldr	r2, [pc, #12]	; (800124c <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETEC1Emhb+0x38>)
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	601a      	str	r2, [r3, #0]
		{}
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	0018      	movs	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	b005      	add	sp, #20
 800124a:	bd90      	pop	{r4, r7, pc}
 800124c:	08003ea0 	.word	0x08003ea0

08001250 <_ZN40SUBSYSTEM_DATA_MODULE_TEMPLATE_INTERFACEI13AUX_MESSAGE_025AUX_MESSAGE_0_DATA_PACKETE18fillTransmitBufferEv>:
private:
	virtual void fillTransmitBuffer(void) override
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	{
		static_cast<CHILD_OBJ*>(this)->dataPacketToArray(static_cast<CHILD_OBJ*>(this)->txData, this->transmitBuffer);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	330a      	adds	r3, #10
 800125c:	001c      	movs	r4, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2235      	movs	r2, #53	; 0x35
 8001262:	5c99      	ldrb	r1, [r3, r2]
 8001264:	1898      	adds	r0, r3, r2
 8001266:	7840      	ldrb	r0, [r0, #1]
 8001268:	0200      	lsls	r0, r0, #8
 800126a:	4301      	orrs	r1, r0
 800126c:	1898      	adds	r0, r3, r2
 800126e:	7880      	ldrb	r0, [r0, #2]
 8001270:	0400      	lsls	r0, r0, #16
 8001272:	4301      	orrs	r1, r0
 8001274:	1898      	adds	r0, r3, r2
 8001276:	78c0      	ldrb	r0, [r0, #3]
 8001278:	0600      	lsls	r0, r0, #24
 800127a:	4301      	orrs	r1, r0
 800127c:	2000      	movs	r0, #0
 800127e:	0008      	movs	r0, r1
 8001280:	189b      	adds	r3, r3, r2
 8001282:	791a      	ldrb	r2, [r3, #4]
 8001284:	7959      	ldrb	r1, [r3, #5]
 8001286:	0209      	lsls	r1, r1, #8
 8001288:	430a      	orrs	r2, r1
 800128a:	7999      	ldrb	r1, [r3, #6]
 800128c:	0409      	lsls	r1, r1, #16
 800128e:	430a      	orrs	r2, r1
 8001290:	79db      	ldrb	r3, [r3, #7]
 8001292:	061b      	lsls	r3, r3, #24
 8001294:	4313      	orrs	r3, r2
 8001296:	2100      	movs	r1, #0
 8001298:	0019      	movs	r1, r3
 800129a:	0022      	movs	r2, r4
 800129c:	f7ff feed 	bl	800107a <_ZN13AUX_MESSAGE_017dataPacketToArrayE25AUX_MESSAGE_0_DATA_PACKETPh>
	}
 80012a0:	46c0      	nop			; (mov r8, r8)
 80012a2:	46bd      	mov	sp, r7
 80012a4:	b003      	add	sp, #12
 80012a6:	bd90      	pop	{r4, r7, pc}

080012a8 <_ZN21SUBSYSTEM_DATA_MODULEC1Emhb>:
}

//Private Function Definitions

//Protected Function Definitions
SUBSYSTEM_DATA_MODULE::SUBSYSTEM_DATA_MODULE(uint32_t message_id, uint8_t data_length, bool is_ext_id):
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	0019      	movs	r1, r3
 80012b4:	1dfb      	adds	r3, r7, #7
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	1dbb      	adds	r3, r7, #6
 80012ba:	1c0a      	adds	r2, r1, #0
 80012bc:	701a      	strb	r2, [r3, #0]
messageIdentifier{message_id}, dataLength{data_length}, isExtID{is_ext_id}, storageFifo{}, rxFuncPtr{nullptr}, isReceiving{false}
 80012be:	4a0f      	ldr	r2, [pc, #60]	; (80012fc <_ZN21SUBSYSTEM_DATA_MODULEC1Emhb+0x54>)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	1dfa      	adds	r2, r7, #7
 80012ce:	7812      	ldrb	r2, [r2, #0]
 80012d0:	721a      	strb	r2, [r3, #8]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	1dba      	adds	r2, r7, #6
 80012d6:	7812      	ldrb	r2, [r2, #0]
 80012d8:	725a      	strb	r2, [r3, #9]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3312      	adds	r3, #18
 80012de:	0018      	movs	r0, r3
 80012e0:	f000 f8b4 	bl	800144c <_ZN11HELPER_FIFOIhLt3ELt8EEC1Ev>
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	631a      	str	r2, [r3, #48]	; 0x30
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	2234      	movs	r2, #52	; 0x34
 80012ee:	2100      	movs	r1, #0
 80012f0:	5499      	strb	r1, [r3, r2]
{}
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	0018      	movs	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	b004      	add	sp, #16
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	08003eac 	.word	0x08003eac

08001300 <_ZN21SUBSYSTEM_DATA_MODULE12SetupReceiveEPFvPS_E>:
{
	return SUBSYSTEM_DATA_MODULE::rxModulesTree.FindElement(message_id);
}

void SUBSYSTEM_DATA_MODULE::SetupReceive(subsystemReceiveCallback rx_func_ptr)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
    this->rxFuncPtr = rx_func_ptr;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	631a      	str	r2, [r3, #48]	; 0x30
    //Add node to receive tree if not already receiving
    if(!isReceiving)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2234      	movs	r2, #52	; 0x34
 8001314:	5c9b      	ldrb	r3, [r3, r2]
 8001316:	2201      	movs	r2, #1
 8001318:	4053      	eors	r3, r2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d009      	beq.n	8001334 <_ZN21SUBSYSTEM_DATA_MODULE12SetupReceiveEPFvPS_E+0x34>
    {
        SUBSYSTEM_DATA_MODULE::rxModulesTree.AddNode(this);
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <_ZN21SUBSYSTEM_DATA_MODULE12SetupReceiveEPFvPS_E+0x3c>)
 8001324:	0011      	movs	r1, r2
 8001326:	0018      	movs	r0, r3
 8001328:	f000 f8eb 	bl	8001502 <_ZN14RX_BINARY_TREE7AddNodeEP21SUBSYSTEM_DATA_MODULE>
        //TODO: Fix We are currently receiving even if add Node fails.
        isReceiving = true;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2234      	movs	r2, #52	; 0x34
 8001330:	2101      	movs	r1, #1
 8001332:	5499      	strb	r1, [r3, r2]
    } 
}
 8001334:	46c0      	nop			; (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	b002      	add	sp, #8
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200001b4 	.word	0x200001b4

08001340 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef>:
        this->rxFuncPtr(this);
    }
}

void SUBSYSTEM_DATA_MODULE::StartCAN(CAN_HandleTypeDef* in_hcan)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08c      	sub	sp, #48	; 0x30
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	hcan = in_hcan;
 8001348:	4b37      	ldr	r3, [pc, #220]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	601a      	str	r2, [r3, #0]
	//Initialize CAN itself
	hcan->Instance = CAN;
 800134e:	4b36      	ldr	r3, [pc, #216]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a36      	ldr	r2, [pc, #216]	; (800142c <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xec>)
 8001354:	601a      	str	r2, [r3, #0]
	hcan->Init.Prescaler = 6;
 8001356:	4b34      	ldr	r3, [pc, #208]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2206      	movs	r2, #6
 800135c:	605a      	str	r2, [r3, #4]
	//hcan->Init.Mode = CAN_MODE_NORMAL;
	hcan->Init.Mode = CAN_MODE_LOOPBACK;
 800135e:	4b32      	ldr	r3, [pc, #200]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	05d2      	lsls	r2, r2, #23
 8001366:	609a      	str	r2, [r3, #8]
	hcan->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001368:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2200      	movs	r2, #0
 800136e:	60da      	str	r2, [r3, #12]
	hcan->Init.TimeSeg1 = CAN_BS1_13TQ;
 8001370:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	22c0      	movs	r2, #192	; 0xc0
 8001376:	0312      	lsls	r2, r2, #12
 8001378:	611a      	str	r2, [r3, #16]
	hcan->Init.TimeSeg2 = CAN_BS2_2TQ;
 800137a:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2280      	movs	r2, #128	; 0x80
 8001380:	0352      	lsls	r2, r2, #13
 8001382:	615a      	str	r2, [r3, #20]
	hcan->Init.TimeTriggeredMode = DISABLE;
 8001384:	4b28      	ldr	r3, [pc, #160]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2200      	movs	r2, #0
 800138a:	761a      	strb	r2, [r3, #24]
	hcan->Init.AutoBusOff = DISABLE;
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2200      	movs	r2, #0
 8001392:	765a      	strb	r2, [r3, #25]
	hcan->Init.AutoWakeUp = DISABLE;
 8001394:	4b24      	ldr	r3, [pc, #144]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2200      	movs	r2, #0
 800139a:	769a      	strb	r2, [r3, #26]
	hcan->Init.AutoRetransmission = DISABLE;
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2200      	movs	r2, #0
 80013a2:	76da      	strb	r2, [r3, #27]
	hcan->Init.ReceiveFifoLocked = DISABLE;
 80013a4:	4b20      	ldr	r3, [pc, #128]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2200      	movs	r2, #0
 80013aa:	771a      	strb	r2, [r3, #28]
	hcan->Init.TransmitFifoPriority = DISABLE;
 80013ac:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2200      	movs	r2, #0
 80013b2:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(hcan) != HAL_OK)
 80013b4:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	0018      	movs	r0, r3
 80013ba:	f000 fb73 	bl	8001aa4 <HAL_CAN_Init>
 80013be:	0003      	movs	r3, r0
 80013c0:	1e5a      	subs	r2, r3, #1
 80013c2:	4193      	sbcs	r3, r2
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0x8e>
	{
	Error_Handler();
 80013ca:	f7ff fc59 	bl	8000c80 <Error_Handler>
	}

	//Initialize a hardware filter that passes everything
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterActivation = CAN_FILTER_ENABLE; /*Enable the filter*/
 80013ce:	2108      	movs	r1, #8
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	2201      	movs	r2, #1
 80013d4:	621a      	str	r2, [r3, #32]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK; /*Mask mode*/
 80013d6:	187b      	adds	r3, r7, r1
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterMaskIdHigh = 0;
 80013dc:	187b      	adds	r3, r7, r1
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0; /*Accept everything*/
 80013e2:	187b      	adds	r3, r7, r1
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT; /*One 32-bit filter*/
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	2201      	movs	r2, #1
 80013ec:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterBank = 0; /*Init bank 0*/
 80013ee:	187b      	adds	r3, r7, r1
 80013f0:	2200      	movs	r2, #0
 80013f2:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterFIFOAssignment = 0; /*Assign to FIFO 0*/
 80013f4:	187b      	adds	r3, r7, r1
 80013f6:	2200      	movs	r2, #0
 80013f8:	611a      	str	r2, [r3, #16]
	HAL_CAN_ConfigFilter(hcan, &sFilterConfig);
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	187a      	adds	r2, r7, r1
 8001400:	0011      	movs	r1, r2
 8001402:	0018      	movs	r0, r3
 8001404:	f000 fc4c 	bl	8001ca0 <HAL_CAN_ConfigFilter>

    //Set Up CAN interrupt receive callback
	HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2102      	movs	r1, #2
 800140e:	0018      	movs	r0, r3
 8001410:	f000 fd7e 	bl	8001f10 <HAL_CAN_ActivateNotification>

	//Start the CAN bus
	HAL_CAN_Start(hcan);
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <_ZN21SUBSYSTEM_DATA_MODULE8StartCANEP19__CAN_HandleTypeDef+0xe8>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	0018      	movs	r0, r3
 800141a:	f000 fd33 	bl	8001e84 <HAL_CAN_Start>
}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	46bd      	mov	sp, r7
 8001422:	b00c      	add	sp, #48	; 0x30
 8001424:	bd80      	pop	{r7, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	200001ec 	.word	0x200001ec
 800142c:	40006400 	.word	0x40006400

08001430 <_ZN21SUBSYSTEM_DATA_MODULE11isFifoEmptyEv>:
		HAL_CAN_AddTxMessage(hcan, &pHeader, this->transmitBuffer, &pTxMailbox);
	}
}

bool SUBSYSTEM_DATA_MODULE::isFifoEmpty(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
    return this->storageFifo.IsEmpty();
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3312      	adds	r3, #18
 800143c:	0018      	movs	r0, r3
 800143e:	f000 f817 	bl	8001470 <_ZN11HELPER_FIFOIhLt3ELt8EE7IsEmptyEv>
 8001442:	0003      	movs	r3, r0
}
 8001444:	0018      	movs	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	b002      	add	sp, #8
 800144a:	bd80      	pop	{r7, pc}

0800144c <_ZN11HELPER_FIFOIhLt3ELt8EEC1Ev>:
template <class T,uint16_t DEPTH, uint16_t SIZE>
class HELPER_FIFO
{
public:
    //Constructors
    HELPER_FIFO():
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
    headIndex{0}, tailIndex{0}, emptyNotFull{true}
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	831a      	strh	r2, [r3, #24]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	835a      	strh	r2, [r3, #26]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2201      	movs	r2, #1
 8001464:	771a      	strb	r2, [r3, #28]
    {}
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b002      	add	sp, #8
 800146e:	bd80      	pop	{r7, pc}

08001470 <_ZN11HELPER_FIFOIhLt3ELt8EE7IsEmptyEv>:
    //Public Function Definitions
    bool IsEmpty()
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
    {
        return (headIndex == tailIndex ? emptyNotFull : false);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	8b1a      	ldrh	r2, [r3, #24]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	8b5b      	ldrh	r3, [r3, #26]
 8001480:	429a      	cmp	r2, r3
 8001482:	d105      	bne.n	8001490 <_ZN11HELPER_FIFOIhLt3ELt8EE7IsEmptyEv+0x20>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	7f1b      	ldrb	r3, [r3, #28]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <_ZN11HELPER_FIFOIhLt3ELt8EE7IsEmptyEv+0x20>
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <_ZN11HELPER_FIFOIhLt3ELt8EE7IsEmptyEv+0x22>
 8001490:	2300      	movs	r3, #0
    }
 8001492:	0018      	movs	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <_Z41__static_initialization_and_destruction_0ii>:
bool SUBSYSTEM_DATA_MODULE::addToFifo(uint8_t* incoming_data)
{
    bool operationSucceeded;
    this->storageFifo.PushBack(incoming_data, &operationSucceeded);
    return operationSucceeded;
}
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d107      	bne.n	80014bc <_Z41__static_initialization_and_destruction_0ii+0x20>
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	4a05      	ldr	r2, [pc, #20]	; (80014c4 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d103      	bne.n	80014bc <_Z41__static_initialization_and_destruction_0ii+0x20>
 RX_BINARY_TREE SUBSYSTEM_DATA_MODULE::rxModulesTree{};
 80014b4:	4b04      	ldr	r3, [pc, #16]	; (80014c8 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80014b6:	0018      	movs	r0, r3
 80014b8:	f000 f814 	bl	80014e4 <_ZN14RX_BINARY_TREEC1Ev>
}
 80014bc:	46c0      	nop			; (mov r8, r8)
 80014be:	46bd      	mov	sp, r7
 80014c0:	b002      	add	sp, #8
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	0000ffff 	.word	0x0000ffff
 80014c8:	200001b4 	.word	0x200001b4

080014cc <_GLOBAL__sub_I__ZN21SUBSYSTEM_DATA_MODULE13rxModulesTreeE>:
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4b03      	ldr	r3, [pc, #12]	; (80014e0 <_GLOBAL__sub_I__ZN21SUBSYSTEM_DATA_MODULE13rxModulesTreeE+0x14>)
 80014d2:	0019      	movs	r1, r3
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff ffe1 	bl	800149c <_Z41__static_initialization_and_destruction_0ii>
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	0000ffff 	.word	0x0000ffff

080014e4 <_ZN14RX_BINARY_TREEC1Ev>:
//Public Variables

//Private Function Prototypes

//Public Function Prototypes
RX_BINARY_TREE::RX_BINARY_TREE():
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
root{nullptr}, currentTreeSize{0}
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	631a      	str	r2, [r3, #48]	; 0x30
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2200      	movs	r2, #0
 80014f6:	869a      	strh	r2, [r3, #52]	; 0x34
{}
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	0018      	movs	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	b002      	add	sp, #8
 8001500:	bd80      	pop	{r7, pc}

08001502 <_ZN14RX_BINARY_TREE7AddNodeEP21SUBSYSTEM_DATA_MODULE>:

void RX_BINARY_TREE::AddNode(SUBSYSTEM_DATA_MODULE* new_element)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	6039      	str	r1, [r7, #0]
    //Only insert a node if there is room and we have a valid message id
    if(currentTreeSize < subsystem_info::NUM_MESSAGES && new_element != nullptr)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001510:	2b02      	cmp	r3, #2
 8001512:	d80c      	bhi.n	800152e <_ZN14RX_BINARY_TREE7AddNodeEP21SUBSYSTEM_DATA_MODULE+0x2c>
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d009      	beq.n	800152e <_ZN14RX_BINARY_TREE7AddNodeEP21SUBSYSTEM_DATA_MODULE+0x2c>
    {
        root = insert(root,new_element);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	0018      	movs	r0, r3
 8001524:	f000 f943 	bl	80017ae <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE>
 8001528:	0002      	movs	r2, r0
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	631a      	str	r2, [r3, #48]	; 0x30
    }
}
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	46bd      	mov	sp, r7
 8001532:	b002      	add	sp, #8
 8001534:	bd80      	pop	{r7, pc}

08001536 <_ZN14RX_BINARY_TREE7newNodeEP21SUBSYSTEM_DATA_MODULE>:
    }
    
}

Node* RX_BINARY_TREE::newNode(SUBSYSTEM_DATA_MODULE* new_element)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
 800153e:	6039      	str	r1, [r7, #0]
    treeArray[currentTreeSize].datum = new_element;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001544:	001a      	movs	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	0112      	lsls	r2, r2, #4
 800154a:	6839      	ldr	r1, [r7, #0]
 800154c:	50d1      	str	r1, [r2, r3]
    treeArray[currentTreeSize].left = nullptr;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	011b      	lsls	r3, r3, #4
 8001556:	18d3      	adds	r3, r2, r3
 8001558:	3304      	adds	r3, #4
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
    treeArray[currentTreeSize].right = nullptr;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	011b      	lsls	r3, r3, #4
 8001566:	18d3      	adds	r3, r2, r3
 8001568:	3308      	adds	r3, #8
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
    treeArray[currentTreeSize].height = 1;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	011b      	lsls	r3, r3, #4
 8001576:	18d3      	adds	r3, r2, r3
 8001578:	330c      	adds	r3, #12
 800157a:	2201      	movs	r2, #1
 800157c:	701a      	strb	r2, [r3, #0]
    return &treeArray[currentTreeSize++];
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001582:	1c5a      	adds	r2, r3, #1
 8001584:	b291      	uxth	r1, r2
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	8691      	strh	r1, [r2, #52]	; 0x34
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	18d3      	adds	r3, r2, r3
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}

08001598 <_ZN14RX_BINARY_TREE3maxEmm>:

uint32_t RX_BINARY_TREE::max(uint32_t a, uint32_t b)  
{  
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
    return (a > b)? a : b;  
 80015a4:	68ba      	ldr	r2, [r7, #8]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d901      	bls.n	80015b0 <_ZN14RX_BINARY_TREE3maxEmm+0x18>
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	e000      	b.n	80015b2 <_ZN14RX_BINARY_TREE3maxEmm+0x1a>
 80015b0:	687b      	ldr	r3, [r7, #4]
}  
 80015b2:	0018      	movs	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	b004      	add	sp, #16
 80015b8:	bd80      	pop	{r7, pc}

080015ba <_ZN14RX_BINARY_TREE6heightEP4Node>:
{
    return (message_id == RX_BINARY_TREE::INVALID_MESSAGE_ID ? false : true);
}

uint8_t RX_BINARY_TREE::height(Node *N)  
{  
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
 80015c2:	6039      	str	r1, [r7, #0]
    if (N == nullptr)  
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <_ZN14RX_BINARY_TREE6heightEP4Node+0x14>
        return 0;  
 80015ca:	2300      	movs	r3, #0
 80015cc:	e001      	b.n	80015d2 <_ZN14RX_BINARY_TREE6heightEP4Node+0x18>
    return N->height;  
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	7b1b      	ldrb	r3, [r3, #12]
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b002      	add	sp, #8
 80015d8:	bd80      	pop	{r7, pc}

080015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>:

int32_t RX_BINARY_TREE::node_key(Node* N)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	6039      	str	r1, [r7, #0]
    if(N == nullptr)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d102      	bne.n	80015f0 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x16>
        return RX_BINARY_TREE::INVALID_MESSAGE_ID;
 80015ea:	2301      	movs	r3, #1
 80015ec:	425b      	negs	r3, r3
 80015ee:	e009      	b.n	8001604 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x2a>
    if(N->datum == nullptr)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x24>
        return RX_BINARY_TREE::INVALID_MESSAGE_ID;
 80015f8:	2301      	movs	r3, #1
 80015fa:	425b      	negs	r3, r3
 80015fc:	e002      	b.n	8001604 <_ZN14RX_BINARY_TREE8node_keyEP4Node+0x2a>
    return N->datum->messageIdentifier;
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
}
 8001604:	0018      	movs	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	b002      	add	sp, #8
 800160a:	bd80      	pop	{r7, pc}

0800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>:

int32_t RX_BINARY_TREE::element_key(SUBSYSTEM_DATA_MODULE* E)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
    if(E == nullptr)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d102      	bne.n	8001622 <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE+0x16>
        return RX_BINARY_TREE::INVALID_MESSAGE_ID;
 800161c:	2301      	movs	r3, #1
 800161e:	425b      	negs	r3, r3
 8001620:	e001      	b.n	8001626 <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE+0x1a>
    return E->messageIdentifier;  
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b002      	add	sp, #8
 800162c:	bd80      	pop	{r7, pc}

0800162e <_ZN14RX_BINARY_TREE11rightRotateEP4Node>:
  
Node* RX_BINARY_TREE::rightRotate(Node *y)  
{  
 800162e:	b590      	push	{r4, r7, lr}
 8001630:	b085      	sub	sp, #20
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
    Node *x = y->left;  
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	60fb      	str	r3, [r7, #12]
    Node *T2 = x->right;  
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	60bb      	str	r3, [r7, #8]

    // Perform rotation  
    x->right = y;  
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	609a      	str	r2, [r3, #8]
    y->left = T2;  
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	68ba      	ldr	r2, [r7, #8]
 800164e:	605a      	str	r2, [r3, #4]

    // Update heights  
    y->height = max(height(y->left), 
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685a      	ldr	r2, [r3, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	0011      	movs	r1, r2
 8001658:	0018      	movs	r0, r3
 800165a:	f7ff ffae 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 800165e:	0003      	movs	r3, r0
 8001660:	001c      	movs	r4, r3
                    height(y->right)) + 1;  
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0011      	movs	r1, r2
 800166a:	0018      	movs	r0, r3
 800166c:	f7ff ffa5 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001670:	0003      	movs	r3, r0
    y->height = max(height(y->left), 
 8001672:	001a      	movs	r2, r3
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0021      	movs	r1, r4
 8001678:	0018      	movs	r0, r3
 800167a:	f7ff ff8d 	bl	8001598 <_ZN14RX_BINARY_TREE3maxEmm>
 800167e:	0003      	movs	r3, r0
                    height(y->right)) + 1;  
 8001680:	b2db      	uxtb	r3, r3
 8001682:	3301      	adds	r3, #1
 8001684:	b2da      	uxtb	r2, r3
    y->height = max(height(y->left), 
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	731a      	strb	r2, [r3, #12]
    x->height = max(height(x->left), 
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	685a      	ldr	r2, [r3, #4]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	0011      	movs	r1, r2
 8001692:	0018      	movs	r0, r3
 8001694:	f7ff ff91 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001698:	0003      	movs	r3, r0
 800169a:	001c      	movs	r4, r3
                    height(x->right)) + 1;  
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	0011      	movs	r1, r2
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff ff88 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 80016aa:	0003      	movs	r3, r0
    x->height = max(height(x->left), 
 80016ac:	001a      	movs	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	0021      	movs	r1, r4
 80016b2:	0018      	movs	r0, r3
 80016b4:	f7ff ff70 	bl	8001598 <_ZN14RX_BINARY_TREE3maxEmm>
 80016b8:	0003      	movs	r3, r0
                    height(x->right)) + 1;  
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	3301      	adds	r3, #1
 80016be:	b2da      	uxtb	r2, r3
    x->height = max(height(x->left), 
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	731a      	strb	r2, [r3, #12]

    // Return new root  
    return x;  
 80016c4:	68fb      	ldr	r3, [r7, #12]
} 
 80016c6:	0018      	movs	r0, r3
 80016c8:	46bd      	mov	sp, r7
 80016ca:	b005      	add	sp, #20
 80016cc:	bd90      	pop	{r4, r7, pc}

080016ce <_ZN14RX_BINARY_TREE10leftRotateEP4Node>:

Node* RX_BINARY_TREE::leftRotate(Node *x)  
{  
 80016ce:	b590      	push	{r4, r7, lr}
 80016d0:	b085      	sub	sp, #20
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	6039      	str	r1, [r7, #0]
    Node *y = x->right;  
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	60fb      	str	r3, [r7, #12]
    Node *T2 = y->left;  
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60bb      	str	r3, [r7, #8]

    // Perform rotation  
    y->left = x;  
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	605a      	str	r2, [r3, #4]
    x->right = T2;  
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	609a      	str	r2, [r3, #8]

    // Update heights  
    x->height = max(height(x->left),     
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	0011      	movs	r1, r2
 80016f8:	0018      	movs	r0, r3
 80016fa:	f7ff ff5e 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 80016fe:	0003      	movs	r3, r0
 8001700:	001c      	movs	r4, r3
                    height(x->right)) + 1;  
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	689a      	ldr	r2, [r3, #8]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	0011      	movs	r1, r2
 800170a:	0018      	movs	r0, r3
 800170c:	f7ff ff55 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001710:	0003      	movs	r3, r0
    x->height = max(height(x->left),     
 8001712:	001a      	movs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	0021      	movs	r1, r4
 8001718:	0018      	movs	r0, r3
 800171a:	f7ff ff3d 	bl	8001598 <_ZN14RX_BINARY_TREE3maxEmm>
 800171e:	0003      	movs	r3, r0
                    height(x->right)) + 1;  
 8001720:	b2db      	uxtb	r3, r3
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
    x->height = max(height(x->left),     
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	731a      	strb	r2, [r3, #12]
    y->height = max(height(y->left),  
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	685a      	ldr	r2, [r3, #4]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0011      	movs	r1, r2
 8001732:	0018      	movs	r0, r3
 8001734:	f7ff ff41 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001738:	0003      	movs	r3, r0
 800173a:	001c      	movs	r4, r3
                    height(y->right)) + 1;  
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	689a      	ldr	r2, [r3, #8]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	0011      	movs	r1, r2
 8001744:	0018      	movs	r0, r3
 8001746:	f7ff ff38 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 800174a:	0003      	movs	r3, r0
    y->height = max(height(y->left),  
 800174c:	001a      	movs	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	0021      	movs	r1, r4
 8001752:	0018      	movs	r0, r3
 8001754:	f7ff ff20 	bl	8001598 <_ZN14RX_BINARY_TREE3maxEmm>
 8001758:	0003      	movs	r3, r0
                    height(y->right)) + 1;  
 800175a:	b2db      	uxtb	r3, r3
 800175c:	3301      	adds	r3, #1
 800175e:	b2da      	uxtb	r2, r3
    y->height = max(height(y->left),  
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	731a      	strb	r2, [r3, #12]

    // Return new root  
    return y;  
 8001764:	68fb      	ldr	r3, [r7, #12]
}  
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b005      	add	sp, #20
 800176c:	bd90      	pop	{r4, r7, pc}

0800176e <_ZN14RX_BINARY_TREE10getBalanceEP4Node>:
 
int RX_BINARY_TREE::getBalance(Node *N)  
{  
 800176e:	b590      	push	{r4, r7, lr}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
    if (N == nullptr)  
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <_ZN14RX_BINARY_TREE10getBalanceEP4Node+0x14>
        return 0;  
 800177e:	2300      	movs	r3, #0
 8001780:	e011      	b.n	80017a6 <_ZN14RX_BINARY_TREE10getBalanceEP4Node+0x38>
    return height(N->left) - height(N->right);  
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685a      	ldr	r2, [r3, #4]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	0011      	movs	r1, r2
 800178a:	0018      	movs	r0, r3
 800178c:	f7ff ff15 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001790:	0003      	movs	r3, r0
 8001792:	001c      	movs	r4, r3
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	689a      	ldr	r2, [r3, #8]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	0011      	movs	r1, r2
 800179c:	0018      	movs	r0, r3
 800179e:	f7ff ff0c 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 80017a2:	0003      	movs	r3, r0
 80017a4:	1ae3      	subs	r3, r4, r3
}  
 80017a6:	0018      	movs	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b003      	add	sp, #12
 80017ac:	bd90      	pop	{r4, r7, pc}

080017ae <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE>:

Node* RX_BINARY_TREE::insert(Node* node, SUBSYSTEM_DATA_MODULE* new_element)  
{  
 80017ae:	b590      	push	{r4, r7, lr}
 80017b0:	b087      	sub	sp, #28
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	60f8      	str	r0, [r7, #12]
 80017b6:	60b9      	str	r1, [r7, #8]
 80017b8:	607a      	str	r2, [r7, #4]
    /* 1. Perform the normal BST insertion */
    if (node == nullptr)  
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d107      	bne.n	80017d0 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x22>
        return(newNode(new_element));  
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	0011      	movs	r1, r2
 80017c6:	0018      	movs	r0, r3
 80017c8:	f7ff feb5 	bl	8001536 <_ZN14RX_BINARY_TREE7newNodeEP21SUBSYSTEM_DATA_MODULE>
 80017cc:	0003      	movs	r3, r0
 80017ce:	e101      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>

    
    if (element_key(new_element) < node_key(node))  
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	0011      	movs	r1, r2
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7ff ff18 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 80017dc:	0004      	movs	r4, r0
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	0011      	movs	r1, r2
 80017e4:	0018      	movs	r0, r3
 80017e6:	f7ff fef8 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 80017ea:	0003      	movs	r3, r0
 80017ec:	2201      	movs	r2, #1
 80017ee:	429c      	cmp	r4, r3
 80017f0:	db01      	blt.n	80017f6 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x48>
 80017f2:	2300      	movs	r3, #0
 80017f4:	1c1a      	adds	r2, r3, #0
 80017f6:	b2d3      	uxtb	r3, r2
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d00a      	beq.n	8001812 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x64>
        node->left = insert(node->left, new_element);  
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	6859      	ldr	r1, [r3, #4]
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	0018      	movs	r0, r3
 8001806:	f7ff ffd2 	bl	80017ae <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE>
 800180a:	0002      	movs	r2, r0
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	e022      	b.n	8001858 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0xaa>
    else if (element_key(new_element) > node_key(node))  
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	0011      	movs	r1, r2
 8001818:	0018      	movs	r0, r3
 800181a:	f7ff fef7 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 800181e:	0004      	movs	r4, r0
 8001820:	68ba      	ldr	r2, [r7, #8]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	0011      	movs	r1, r2
 8001826:	0018      	movs	r0, r3
 8001828:	f7ff fed7 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 800182c:	0003      	movs	r3, r0
 800182e:	2201      	movs	r2, #1
 8001830:	429c      	cmp	r4, r3
 8001832:	dc01      	bgt.n	8001838 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x8a>
 8001834:	2300      	movs	r3, #0
 8001836:	1c1a      	adds	r2, r3, #0
 8001838:	b2d3      	uxtb	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d00a      	beq.n	8001854 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0xa6>
        node->right = insert(node->right, new_element);  
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	6899      	ldr	r1, [r3, #8]
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	0018      	movs	r0, r3
 8001848:	f7ff ffb1 	bl	80017ae <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE>
 800184c:	0002      	movs	r2, r0
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	609a      	str	r2, [r3, #8]
 8001852:	e001      	b.n	8001858 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0xaa>
    else // Equal keys are not allowed in BST  
        return node;  
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	e0bd      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>

    /* 2. Update height of this ancestor node */
    node->height = 1 + max(height(node->left),  
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	0011      	movs	r1, r2
 8001860:	0018      	movs	r0, r3
 8001862:	f7ff feaa 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001866:	0003      	movs	r3, r0
 8001868:	001c      	movs	r4, r3
                        height(node->right));  
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	0011      	movs	r1, r2
 8001872:	0018      	movs	r0, r3
 8001874:	f7ff fea1 	bl	80015ba <_ZN14RX_BINARY_TREE6heightEP4Node>
 8001878:	0003      	movs	r3, r0
    node->height = 1 + max(height(node->left),  
 800187a:	001a      	movs	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	0021      	movs	r1, r4
 8001880:	0018      	movs	r0, r3
 8001882:	f7ff fe89 	bl	8001598 <_ZN14RX_BINARY_TREE3maxEmm>
 8001886:	0003      	movs	r3, r0
 8001888:	b2db      	uxtb	r3, r3
 800188a:	3301      	adds	r3, #1
 800188c:	b2da      	uxtb	r2, r3
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	731a      	strb	r2, [r3, #12]

    /* 3. Get the balance factor of this ancestor  
        node to check whether this node became  
        unbalanced */
    int balance = getBalance(node);  
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	0011      	movs	r1, r2
 8001898:	0018      	movs	r0, r3
 800189a:	f7ff ff68 	bl	800176e <_ZN14RX_BINARY_TREE10getBalanceEP4Node>
 800189e:	0003      	movs	r3, r0
 80018a0:	617b      	str	r3, [r7, #20]

    // If this node becomes unbalanced, then  
    // there are 4 cases  

    // Left Left Case  
    if (balance > 1 && element_key(new_element) < node_key(node->left))  
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	dd12      	ble.n	80018ce <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x120>
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	0011      	movs	r1, r2
 80018ae:	0018      	movs	r0, r3
 80018b0:	f7ff feac 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 80018b4:	0004      	movs	r4, r0
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	685a      	ldr	r2, [r3, #4]
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	0011      	movs	r1, r2
 80018be:	0018      	movs	r0, r3
 80018c0:	f7ff fe8b 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 80018c4:	0003      	movs	r3, r0
 80018c6:	429c      	cmp	r4, r3
 80018c8:	da01      	bge.n	80018ce <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x120>
 80018ca:	2301      	movs	r3, #1
 80018cc:	e000      	b.n	80018d0 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x122>
 80018ce:	2300      	movs	r3, #0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d007      	beq.n	80018e4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x136>
        return rightRotate(node);  
 80018d4:	68ba      	ldr	r2, [r7, #8]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	0011      	movs	r1, r2
 80018da:	0018      	movs	r0, r3
 80018dc:	f7ff fea7 	bl	800162e <_ZN14RX_BINARY_TREE11rightRotateEP4Node>
 80018e0:	0003      	movs	r3, r0
 80018e2:	e077      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>

    // Right Right Case  
    if (balance < -1 && element_key(new_element) > node_key(node->right))  
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	3301      	adds	r3, #1
 80018e8:	da12      	bge.n	8001910 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x162>
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	0011      	movs	r1, r2
 80018f0:	0018      	movs	r0, r3
 80018f2:	f7ff fe8b 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 80018f6:	0004      	movs	r4, r0
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	0011      	movs	r1, r2
 8001900:	0018      	movs	r0, r3
 8001902:	f7ff fe6a 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 8001906:	0003      	movs	r3, r0
 8001908:	429c      	cmp	r4, r3
 800190a:	dd01      	ble.n	8001910 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x162>
 800190c:	2301      	movs	r3, #1
 800190e:	e000      	b.n	8001912 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x164>
 8001910:	2300      	movs	r3, #0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x178>
        return leftRotate(node);  
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	0011      	movs	r1, r2
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff fed6 	bl	80016ce <_ZN14RX_BINARY_TREE10leftRotateEP4Node>
 8001922:	0003      	movs	r3, r0
 8001924:	e056      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>

    // Left Right Case  
    if (balance > 1 && element_key(new_element) > node_key(node->left))  
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	2b01      	cmp	r3, #1
 800192a:	dd12      	ble.n	8001952 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1a4>
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	0011      	movs	r1, r2
 8001932:	0018      	movs	r0, r3
 8001934:	f7ff fe6a 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 8001938:	0004      	movs	r4, r0
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	685a      	ldr	r2, [r3, #4]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	0011      	movs	r1, r2
 8001942:	0018      	movs	r0, r3
 8001944:	f7ff fe49 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 8001948:	0003      	movs	r3, r0
 800194a:	429c      	cmp	r4, r3
 800194c:	dd01      	ble.n	8001952 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1a4>
 800194e:	2301      	movs	r3, #1
 8001950:	e000      	b.n	8001954 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1a6>
 8001952:	2300      	movs	r3, #0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d011      	beq.n	800197c <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1ce>
    {  
        node->left = leftRotate(node->left);  
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	685a      	ldr	r2, [r3, #4]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	0011      	movs	r1, r2
 8001960:	0018      	movs	r0, r3
 8001962:	f7ff feb4 	bl	80016ce <_ZN14RX_BINARY_TREE10leftRotateEP4Node>
 8001966:	0002      	movs	r2, r0
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	605a      	str	r2, [r3, #4]
        return rightRotate(node);  
 800196c:	68ba      	ldr	r2, [r7, #8]
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	0011      	movs	r1, r2
 8001972:	0018      	movs	r0, r3
 8001974:	f7ff fe5b 	bl	800162e <_ZN14RX_BINARY_TREE11rightRotateEP4Node>
 8001978:	0003      	movs	r3, r0
 800197a:	e02b      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>
    }  

    // Right Left Case  
    if (balance < -1 && element_key(new_element) < node_key(node->right))  
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	3301      	adds	r3, #1
 8001980:	da12      	bge.n	80019a8 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1fa>
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	0011      	movs	r1, r2
 8001988:	0018      	movs	r0, r3
 800198a:	f7ff fe3f 	bl	800160c <_ZN14RX_BINARY_TREE11element_keyEP21SUBSYSTEM_DATA_MODULE>
 800198e:	0004      	movs	r4, r0
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	0011      	movs	r1, r2
 8001998:	0018      	movs	r0, r3
 800199a:	f7ff fe1e 	bl	80015da <_ZN14RX_BINARY_TREE8node_keyEP4Node>
 800199e:	0003      	movs	r3, r0
 80019a0:	429c      	cmp	r4, r3
 80019a2:	da01      	bge.n	80019a8 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1fa>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x1fc>
 80019a8:	2300      	movs	r3, #0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d011      	beq.n	80019d2 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x224>
    {  
        node->right = rightRotate(node->right);  
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	0011      	movs	r1, r2
 80019b6:	0018      	movs	r0, r3
 80019b8:	f7ff fe39 	bl	800162e <_ZN14RX_BINARY_TREE11rightRotateEP4Node>
 80019bc:	0002      	movs	r2, r0
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	609a      	str	r2, [r3, #8]
        return leftRotate(node);  
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	0011      	movs	r1, r2
 80019c8:	0018      	movs	r0, r3
 80019ca:	f7ff fe80 	bl	80016ce <_ZN14RX_BINARY_TREE10leftRotateEP4Node>
 80019ce:	0003      	movs	r3, r0
 80019d0:	e000      	b.n	80019d4 <_ZN14RX_BINARY_TREE6insertEP4NodeP21SUBSYSTEM_DATA_MODULE+0x226>
    }  

    /* return the (unchanged) node pointer */
    return node;  
 80019d2:	68bb      	ldr	r3, [r7, #8]
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b007      	add	sp, #28
 80019da:	bd90      	pop	{r4, r7, pc}

080019dc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019e0:	4b07      	ldr	r3, [pc, #28]	; (8001a00 <HAL_Init+0x24>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <HAL_Init+0x24>)
 80019e6:	2110      	movs	r1, #16
 80019e8:	430a      	orrs	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80019ec:	2000      	movs	r0, #0
 80019ee:	f000 f809 	bl	8001a04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019f2:	f7ff f9b7 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	0018      	movs	r0, r3
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	46c0      	nop			; (mov r8, r8)
 8001a00:	40022000 	.word	0x40022000

08001a04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <HAL_InitTick+0x5c>)
 8001a0e:	681c      	ldr	r4, [r3, #0]
 8001a10:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <HAL_InitTick+0x60>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	0019      	movs	r1, r3
 8001a16:	23fa      	movs	r3, #250	; 0xfa
 8001a18:	0098      	lsls	r0, r3, #2
 8001a1a:	f7fe fb75 	bl	8000108 <__udivsi3>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	0019      	movs	r1, r3
 8001a22:	0020      	movs	r0, r4
 8001a24:	f7fe fb70 	bl	8000108 <__udivsi3>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f000 fb6b 	bl	8002106 <HAL_SYSTICK_Config>
 8001a30:	1e03      	subs	r3, r0, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e00f      	b.n	8001a58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b03      	cmp	r3, #3
 8001a3c:	d80b      	bhi.n	8001a56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	2301      	movs	r3, #1
 8001a42:	425b      	negs	r3, r3
 8001a44:	2200      	movs	r2, #0
 8001a46:	0018      	movs	r0, r3
 8001a48:	f000 fb38 	bl	80020bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_InitTick+0x64>)
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001a52:	2300      	movs	r3, #0
 8001a54:	e000      	b.n	8001a58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
}
 8001a58:	0018      	movs	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b003      	add	sp, #12
 8001a5e:	bd90      	pop	{r4, r7, pc}
 8001a60:	20000000 	.word	0x20000000
 8001a64:	20000008 	.word	0x20000008
 8001a68:	20000004 	.word	0x20000004

08001a6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_IncTick+0x1c>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	001a      	movs	r2, r3
 8001a76:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <HAL_IncTick+0x20>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	18d2      	adds	r2, r2, r3
 8001a7c:	4b03      	ldr	r3, [pc, #12]	; (8001a8c <HAL_IncTick+0x20>)
 8001a7e:	601a      	str	r2, [r3, #0]
}
 8001a80:	46c0      	nop			; (mov r8, r8)
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	46c0      	nop			; (mov r8, r8)
 8001a88:	20000008 	.word	0x20000008
 8001a8c:	200001f0 	.word	0x200001f0

08001a90 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  return uwTick;
 8001a94:	4b02      	ldr	r3, [pc, #8]	; (8001aa0 <HAL_GetTick+0x10>)
 8001a96:	681b      	ldr	r3, [r3, #0]
}
 8001a98:	0018      	movs	r0, r3
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			; (mov r8, r8)
 8001aa0:	200001f0 	.word	0x200001f0

08001aa4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e0f0      	b.n	8001c98 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2220      	movs	r2, #32
 8001aba:	5c9b      	ldrb	r3, [r3, r2]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d103      	bne.n	8001aca <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f7ff f971 	bl	8000dac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2102      	movs	r1, #2
 8001ad6:	438a      	bics	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ada:	f7ff ffd9 	bl	8001a90 <HAL_GetTick>
 8001ade:	0003      	movs	r3, r0
 8001ae0:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ae2:	e013      	b.n	8001b0c <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ae4:	f7ff ffd4 	bl	8001a90 <HAL_GetTick>
 8001ae8:	0002      	movs	r2, r0
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b0a      	cmp	r3, #10
 8001af0:	d90c      	bls.n	8001b0c <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	2280      	movs	r2, #128	; 0x80
 8001af8:	0292      	lsls	r2, r2, #10
 8001afa:	431a      	orrs	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2220      	movs	r2, #32
 8001b04:	2105      	movs	r1, #5
 8001b06:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0c5      	b.n	8001c98 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	4013      	ands	r3, r2
 8001b16:	d1e5      	bne.n	8001ae4 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2101      	movs	r1, #1
 8001b24:	430a      	orrs	r2, r1
 8001b26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b28:	f7ff ffb2 	bl	8001a90 <HAL_GetTick>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b30:	e013      	b.n	8001b5a <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b32:	f7ff ffad 	bl	8001a90 <HAL_GetTick>
 8001b36:	0002      	movs	r2, r0
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b0a      	cmp	r3, #10
 8001b3e:	d90c      	bls.n	8001b5a <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b44:	2280      	movs	r2, #128	; 0x80
 8001b46:	0292      	lsls	r2, r2, #10
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2220      	movs	r2, #32
 8001b52:	2105      	movs	r1, #5
 8001b54:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e09e      	b.n	8001c98 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	4013      	ands	r3, r2
 8001b64:	d0e5      	beq.n	8001b32 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	7e1b      	ldrb	r3, [r3, #24]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d108      	bne.n	8001b80 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2180      	movs	r1, #128	; 0x80
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]
 8001b7e:	e007      	b.n	8001b90 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	438a      	bics	r2, r1
 8001b8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	7e5b      	ldrb	r3, [r3, #25]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d108      	bne.n	8001baa <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2140      	movs	r1, #64	; 0x40
 8001ba4:	430a      	orrs	r2, r1
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	e007      	b.n	8001bba <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2140      	movs	r1, #64	; 0x40
 8001bb6:	438a      	bics	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	7e9b      	ldrb	r3, [r3, #26]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d108      	bne.n	8001bd4 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2120      	movs	r1, #32
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	e007      	b.n	8001be4 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2120      	movs	r1, #32
 8001be0:	438a      	bics	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	7edb      	ldrb	r3, [r3, #27]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d108      	bne.n	8001bfe <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2110      	movs	r1, #16
 8001bf8:	438a      	bics	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	e007      	b.n	8001c0e <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	2110      	movs	r1, #16
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	7f1b      	ldrb	r3, [r3, #28]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d108      	bne.n	8001c28 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2108      	movs	r1, #8
 8001c22:	430a      	orrs	r2, r1
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	e007      	b.n	8001c38 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2108      	movs	r1, #8
 8001c34:	438a      	bics	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	7f5b      	ldrb	r3, [r3, #29]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d108      	bne.n	8001c52 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2104      	movs	r1, #4
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	e007      	b.n	8001c62 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2104      	movs	r1, #4
 8001c5e:	438a      	bics	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689a      	ldr	r2, [r3, #8]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	431a      	orrs	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	431a      	orrs	r2, r3
 8001c78:	0011      	movs	r1, r2
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	1e5a      	subs	r2, r3, #1
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	430a      	orrs	r2, r1
 8001c86:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2220      	movs	r2, #32
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001c96:	2300      	movs	r3, #0
}
 8001c98:	0018      	movs	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b004      	add	sp, #16
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cb0:	2013      	movs	r0, #19
 8001cb2:	183b      	adds	r3, r7, r0
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	2120      	movs	r1, #32
 8001cb8:	5c52      	ldrb	r2, [r2, r1]
 8001cba:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8001cbc:	183b      	adds	r3, r7, r0
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d005      	beq.n	8001cd0 <HAL_CAN_ConfigFilter+0x30>
 8001cc4:	2313      	movs	r3, #19
 8001cc6:	18fb      	adds	r3, r7, r3
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d000      	beq.n	8001cd0 <HAL_CAN_ConfigFilter+0x30>
 8001cce:	e0cd      	b.n	8001e6c <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001cd0:	697a      	ldr	r2, [r7, #20]
 8001cd2:	2380      	movs	r3, #128	; 0x80
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	58d3      	ldr	r3, [r2, r3]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	431a      	orrs	r2, r3
 8001cdc:	0011      	movs	r1, r2
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	221f      	movs	r2, #31
 8001cec:	4013      	ands	r3, r2
 8001cee:	2201      	movs	r2, #1
 8001cf0:	409a      	lsls	r2, r3
 8001cf2:	0013      	movs	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	2387      	movs	r3, #135	; 0x87
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	58d3      	ldr	r3, [r2, r3]
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	43d2      	mvns	r2, r2
 8001d02:	401a      	ands	r2, r3
 8001d04:	0011      	movs	r1, r2
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	2387      	movs	r3, #135	; 0x87
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d129      	bne.n	8001d6a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	2383      	movs	r3, #131	; 0x83
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	58d3      	ldr	r3, [r2, r3]
 8001d1e:	68fa      	ldr	r2, [r7, #12]
 8001d20:	43d2      	mvns	r2, r2
 8001d22:	401a      	ands	r2, r3
 8001d24:	0011      	movs	r1, r2
 8001d26:	697a      	ldr	r2, [r7, #20]
 8001d28:	2383      	movs	r3, #131	; 0x83
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	041b      	lsls	r3, r3, #16
 8001d3a:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001d40:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	3248      	adds	r2, #72	; 0x48
 8001d46:	00d2      	lsls	r2, r2, #3
 8001d48:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	041b      	lsls	r3, r3, #16
 8001d56:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d5c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d5e:	6979      	ldr	r1, [r7, #20]
 8001d60:	3348      	adds	r3, #72	; 0x48
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	18cb      	adds	r3, r1, r3
 8001d66:	3304      	adds	r3, #4
 8001d68:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d128      	bne.n	8001dc4 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	2383      	movs	r3, #131	; 0x83
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	58d2      	ldr	r2, [r2, r3]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	0011      	movs	r1, r2
 8001d80:	697a      	ldr	r2, [r7, #20]
 8001d82:	2383      	movs	r3, #131	; 0x83
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	041b      	lsls	r3, r3, #16
 8001d94:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001d9a:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3248      	adds	r2, #72	; 0x48
 8001da0:	00d2      	lsls	r2, r2, #3
 8001da2:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	041b      	lsls	r3, r3, #16
 8001db0:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001db6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001db8:	6979      	ldr	r1, [r7, #20]
 8001dba:	3348      	adds	r3, #72	; 0x48
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	18cb      	adds	r3, r1, r3
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d10c      	bne.n	8001de6 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	2381      	movs	r3, #129	; 0x81
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	58d3      	ldr	r3, [r2, r3]
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	43d2      	mvns	r2, r2
 8001dd8:	401a      	ands	r2, r3
 8001dda:	0011      	movs	r1, r2
 8001ddc:	697a      	ldr	r2, [r7, #20]
 8001dde:	2381      	movs	r3, #129	; 0x81
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	50d1      	str	r1, [r2, r3]
 8001de4:	e00a      	b.n	8001dfc <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	2381      	movs	r3, #129	; 0x81
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	58d2      	ldr	r2, [r2, r3]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	431a      	orrs	r2, r3
 8001df2:	0011      	movs	r1, r2
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	2381      	movs	r3, #129	; 0x81
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d10c      	bne.n	8001e1e <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	2385      	movs	r3, #133	; 0x85
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	58d3      	ldr	r3, [r2, r3]
 8001e0c:	68fa      	ldr	r2, [r7, #12]
 8001e0e:	43d2      	mvns	r2, r2
 8001e10:	401a      	ands	r2, r3
 8001e12:	0011      	movs	r1, r2
 8001e14:	697a      	ldr	r2, [r7, #20]
 8001e16:	2385      	movs	r3, #133	; 0x85
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	50d1      	str	r1, [r2, r3]
 8001e1c:	e00a      	b.n	8001e34 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	2385      	movs	r3, #133	; 0x85
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	58d2      	ldr	r2, [r2, r3]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	0011      	movs	r1, r2
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	2385      	movs	r3, #133	; 0x85
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d10a      	bne.n	8001e52 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	2387      	movs	r3, #135	; 0x87
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	58d2      	ldr	r2, [r2, r3]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	431a      	orrs	r2, r3
 8001e48:	0011      	movs	r1, r2
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	2387      	movs	r3, #135	; 0x87
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	58d3      	ldr	r3, [r2, r3]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	4393      	bics	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	2380      	movs	r3, #128	; 0x80
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	e007      	b.n	8001e7c <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e70:	2280      	movs	r2, #128	; 0x80
 8001e72:	02d2      	lsls	r2, r2, #11
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
  }
}
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	b006      	add	sp, #24
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	5c9b      	ldrb	r3, [r3, r2]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d12f      	bne.n	8001ef8 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	2102      	movs	r1, #2
 8001e9e:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2101      	movs	r1, #1
 8001eac:	438a      	bics	r2, r1
 8001eae:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001eb0:	f7ff fdee 	bl	8001a90 <HAL_GetTick>
 8001eb4:	0003      	movs	r3, r0
 8001eb6:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001eb8:	e013      	b.n	8001ee2 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001eba:	f7ff fde9 	bl	8001a90 <HAL_GetTick>
 8001ebe:	0002      	movs	r2, r0
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b0a      	cmp	r3, #10
 8001ec6:	d90c      	bls.n	8001ee2 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	2280      	movs	r2, #128	; 0x80
 8001ece:	0292      	lsls	r2, r2, #10
 8001ed0:	431a      	orrs	r2, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	2105      	movs	r1, #5
 8001edc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e012      	b.n	8001f08 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	4013      	ands	r3, r2
 8001eec:	d1e5      	bne.n	8001eba <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	e007      	b.n	8001f08 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efc:	2280      	movs	r2, #128	; 0x80
 8001efe:	0312      	lsls	r2, r2, #12
 8001f00:	431a      	orrs	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
  }
}
 8001f08:	0018      	movs	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b004      	add	sp, #16
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f1a:	200f      	movs	r0, #15
 8001f1c:	183b      	adds	r3, r7, r0
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	2120      	movs	r1, #32
 8001f22:	5c52      	ldrb	r2, [r2, r1]
 8001f24:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f26:	183b      	adds	r3, r7, r0
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d004      	beq.n	8001f38 <HAL_CAN_ActivateNotification+0x28>
 8001f2e:	230f      	movs	r3, #15
 8001f30:	18fb      	adds	r3, r7, r3
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d109      	bne.n	8001f4c <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6959      	ldr	r1, [r3, #20]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	e007      	b.n	8001f5c <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f50:	2280      	movs	r2, #128	; 0x80
 8001f52:	02d2      	lsls	r2, r2, #11
 8001f54:	431a      	orrs	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
  }
}
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b004      	add	sp, #16
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	0002      	movs	r2, r0
 8001f6c:	1dfb      	adds	r3, r7, #7
 8001f6e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001f70:	1dfb      	adds	r3, r7, #7
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	2b7f      	cmp	r3, #127	; 0x7f
 8001f76:	d809      	bhi.n	8001f8c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f78:	1dfb      	adds	r3, r7, #7
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	001a      	movs	r2, r3
 8001f7e:	231f      	movs	r3, #31
 8001f80:	401a      	ands	r2, r3
 8001f82:	4b04      	ldr	r3, [pc, #16]	; (8001f94 <__NVIC_EnableIRQ+0x30>)
 8001f84:	2101      	movs	r1, #1
 8001f86:	4091      	lsls	r1, r2
 8001f88:	000a      	movs	r2, r1
 8001f8a:	601a      	str	r2, [r3, #0]
  }
}
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b002      	add	sp, #8
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	e000e100 	.word	0xe000e100

08001f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	0002      	movs	r2, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	1dfb      	adds	r3, r7, #7
 8001fa4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fa6:	1dfb      	adds	r3, r7, #7
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b7f      	cmp	r3, #127	; 0x7f
 8001fac:	d828      	bhi.n	8002000 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fae:	4a2f      	ldr	r2, [pc, #188]	; (800206c <__NVIC_SetPriority+0xd4>)
 8001fb0:	1dfb      	adds	r3, r7, #7
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	b25b      	sxtb	r3, r3
 8001fb6:	089b      	lsrs	r3, r3, #2
 8001fb8:	33c0      	adds	r3, #192	; 0xc0
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	589b      	ldr	r3, [r3, r2]
 8001fbe:	1dfa      	adds	r2, r7, #7
 8001fc0:	7812      	ldrb	r2, [r2, #0]
 8001fc2:	0011      	movs	r1, r2
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	400a      	ands	r2, r1
 8001fc8:	00d2      	lsls	r2, r2, #3
 8001fca:	21ff      	movs	r1, #255	; 0xff
 8001fcc:	4091      	lsls	r1, r2
 8001fce:	000a      	movs	r2, r1
 8001fd0:	43d2      	mvns	r2, r2
 8001fd2:	401a      	ands	r2, r3
 8001fd4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	019b      	lsls	r3, r3, #6
 8001fda:	22ff      	movs	r2, #255	; 0xff
 8001fdc:	401a      	ands	r2, r3
 8001fde:	1dfb      	adds	r3, r7, #7
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	4003      	ands	r3, r0
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fec:	481f      	ldr	r0, [pc, #124]	; (800206c <__NVIC_SetPriority+0xd4>)
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	b25b      	sxtb	r3, r3
 8001ff4:	089b      	lsrs	r3, r3, #2
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	33c0      	adds	r3, #192	; 0xc0
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ffe:	e031      	b.n	8002064 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002000:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <__NVIC_SetPriority+0xd8>)
 8002002:	1dfb      	adds	r3, r7, #7
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	0019      	movs	r1, r3
 8002008:	230f      	movs	r3, #15
 800200a:	400b      	ands	r3, r1
 800200c:	3b08      	subs	r3, #8
 800200e:	089b      	lsrs	r3, r3, #2
 8002010:	3306      	adds	r3, #6
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	18d3      	adds	r3, r2, r3
 8002016:	3304      	adds	r3, #4
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	1dfa      	adds	r2, r7, #7
 800201c:	7812      	ldrb	r2, [r2, #0]
 800201e:	0011      	movs	r1, r2
 8002020:	2203      	movs	r2, #3
 8002022:	400a      	ands	r2, r1
 8002024:	00d2      	lsls	r2, r2, #3
 8002026:	21ff      	movs	r1, #255	; 0xff
 8002028:	4091      	lsls	r1, r2
 800202a:	000a      	movs	r2, r1
 800202c:	43d2      	mvns	r2, r2
 800202e:	401a      	ands	r2, r3
 8002030:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	019b      	lsls	r3, r3, #6
 8002036:	22ff      	movs	r2, #255	; 0xff
 8002038:	401a      	ands	r2, r3
 800203a:	1dfb      	adds	r3, r7, #7
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	0018      	movs	r0, r3
 8002040:	2303      	movs	r3, #3
 8002042:	4003      	ands	r3, r0
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002048:	4809      	ldr	r0, [pc, #36]	; (8002070 <__NVIC_SetPriority+0xd8>)
 800204a:	1dfb      	adds	r3, r7, #7
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	001c      	movs	r4, r3
 8002050:	230f      	movs	r3, #15
 8002052:	4023      	ands	r3, r4
 8002054:	3b08      	subs	r3, #8
 8002056:	089b      	lsrs	r3, r3, #2
 8002058:	430a      	orrs	r2, r1
 800205a:	3306      	adds	r3, #6
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	18c3      	adds	r3, r0, r3
 8002060:	3304      	adds	r3, #4
 8002062:	601a      	str	r2, [r3, #0]
}
 8002064:	46c0      	nop			; (mov r8, r8)
 8002066:	46bd      	mov	sp, r7
 8002068:	b003      	add	sp, #12
 800206a:	bd90      	pop	{r4, r7, pc}
 800206c:	e000e100 	.word	0xe000e100
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	3b01      	subs	r3, #1
 8002080:	4a0c      	ldr	r2, [pc, #48]	; (80020b4 <SysTick_Config+0x40>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d901      	bls.n	800208a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002086:	2301      	movs	r3, #1
 8002088:	e010      	b.n	80020ac <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800208a:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <SysTick_Config+0x44>)
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	3a01      	subs	r2, #1
 8002090:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002092:	2301      	movs	r3, #1
 8002094:	425b      	negs	r3, r3
 8002096:	2103      	movs	r1, #3
 8002098:	0018      	movs	r0, r3
 800209a:	f7ff ff7d 	bl	8001f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <SysTick_Config+0x44>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <SysTick_Config+0x44>)
 80020a6:	2207      	movs	r2, #7
 80020a8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	0018      	movs	r0, r3
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b002      	add	sp, #8
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	00ffffff 	.word	0x00ffffff
 80020b8:	e000e010 	.word	0xe000e010

080020bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
 80020c6:	210f      	movs	r1, #15
 80020c8:	187b      	adds	r3, r7, r1
 80020ca:	1c02      	adds	r2, r0, #0
 80020cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	187b      	adds	r3, r7, r1
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b25b      	sxtb	r3, r3
 80020d6:	0011      	movs	r1, r2
 80020d8:	0018      	movs	r0, r3
 80020da:	f7ff ff5d 	bl	8001f98 <__NVIC_SetPriority>
}
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	46bd      	mov	sp, r7
 80020e2:	b004      	add	sp, #16
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	0002      	movs	r2, r0
 80020ee:	1dfb      	adds	r3, r7, #7
 80020f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f2:	1dfb      	adds	r3, r7, #7
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	0018      	movs	r0, r3
 80020fa:	f7ff ff33 	bl	8001f64 <__NVIC_EnableIRQ>
}
 80020fe:	46c0      	nop			; (mov r8, r8)
 8002100:	46bd      	mov	sp, r7
 8002102:	b002      	add	sp, #8
 8002104:	bd80      	pop	{r7, pc}

08002106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	0018      	movs	r0, r3
 8002112:	f7ff ffaf 	bl	8002074 <SysTick_Config>
 8002116:	0003      	movs	r3, r0
}
 8002118:	0018      	movs	r0, r3
 800211a:	46bd      	mov	sp, r7
 800211c:	b002      	add	sp, #8
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800212a:	2300      	movs	r3, #0
 800212c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800212e:	e155      	b.n	80023dc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2101      	movs	r1, #1
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	4091      	lsls	r1, r2
 800213a:	000a      	movs	r2, r1
 800213c:	4013      	ands	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d100      	bne.n	8002148 <HAL_GPIO_Init+0x28>
 8002146:	e146      	b.n	80023d6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b02      	cmp	r3, #2
 800214e:	d003      	beq.n	8002158 <HAL_GPIO_Init+0x38>
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	2b12      	cmp	r3, #18
 8002156:	d123      	bne.n	80021a0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	08da      	lsrs	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3208      	adds	r2, #8
 8002160:	0092      	lsls	r2, r2, #2
 8002162:	58d3      	ldr	r3, [r2, r3]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2207      	movs	r2, #7
 800216a:	4013      	ands	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	220f      	movs	r2, #15
 8002170:	409a      	lsls	r2, r3
 8002172:	0013      	movs	r3, r2
 8002174:	43da      	mvns	r2, r3
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	2107      	movs	r1, #7
 8002184:	400b      	ands	r3, r1
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	409a      	lsls	r2, r3
 800218a:	0013      	movs	r3, r2
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	08da      	lsrs	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3208      	adds	r2, #8
 800219a:	0092      	lsls	r2, r2, #2
 800219c:	6939      	ldr	r1, [r7, #16]
 800219e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	409a      	lsls	r2, r3
 80021ae:	0013      	movs	r3, r2
 80021b0:	43da      	mvns	r2, r3
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	2203      	movs	r2, #3
 80021be:	401a      	ands	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	409a      	lsls	r2, r3
 80021c6:	0013      	movs	r3, r2
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d00b      	beq.n	80021f4 <HAL_GPIO_Init+0xd4>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d007      	beq.n	80021f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021e8:	2b11      	cmp	r3, #17
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b12      	cmp	r3, #18
 80021f2:	d130      	bne.n	8002256 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	2203      	movs	r2, #3
 8002200:	409a      	lsls	r2, r3
 8002202:	0013      	movs	r3, r2
 8002204:	43da      	mvns	r2, r3
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4013      	ands	r3, r2
 800220a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	68da      	ldr	r2, [r3, #12]
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	409a      	lsls	r2, r3
 8002216:	0013      	movs	r3, r2
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4313      	orrs	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800222a:	2201      	movs	r2, #1
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	409a      	lsls	r2, r3
 8002230:	0013      	movs	r3, r2
 8002232:	43da      	mvns	r2, r3
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	091b      	lsrs	r3, r3, #4
 8002240:	2201      	movs	r2, #1
 8002242:	401a      	ands	r2, r3
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	2203      	movs	r2, #3
 8002262:	409a      	lsls	r2, r3
 8002264:	0013      	movs	r3, r2
 8002266:	43da      	mvns	r2, r3
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	409a      	lsls	r2, r3
 8002278:	0013      	movs	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	055b      	lsls	r3, r3, #21
 800228e:	4013      	ands	r3, r2
 8002290:	d100      	bne.n	8002294 <HAL_GPIO_Init+0x174>
 8002292:	e0a0      	b.n	80023d6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002294:	4b57      	ldr	r3, [pc, #348]	; (80023f4 <HAL_GPIO_Init+0x2d4>)
 8002296:	699a      	ldr	r2, [r3, #24]
 8002298:	4b56      	ldr	r3, [pc, #344]	; (80023f4 <HAL_GPIO_Init+0x2d4>)
 800229a:	2101      	movs	r1, #1
 800229c:	430a      	orrs	r2, r1
 800229e:	619a      	str	r2, [r3, #24]
 80022a0:	4b54      	ldr	r3, [pc, #336]	; (80023f4 <HAL_GPIO_Init+0x2d4>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	2201      	movs	r2, #1
 80022a6:	4013      	ands	r3, r2
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80022ac:	4a52      	ldr	r2, [pc, #328]	; (80023f8 <HAL_GPIO_Init+0x2d8>)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	089b      	lsrs	r3, r3, #2
 80022b2:	3302      	adds	r3, #2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	589b      	ldr	r3, [r3, r2]
 80022b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2203      	movs	r2, #3
 80022be:	4013      	ands	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	220f      	movs	r2, #15
 80022c4:	409a      	lsls	r2, r3
 80022c6:	0013      	movs	r3, r2
 80022c8:	43da      	mvns	r2, r3
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	2390      	movs	r3, #144	; 0x90
 80022d4:	05db      	lsls	r3, r3, #23
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d019      	beq.n	800230e <HAL_GPIO_Init+0x1ee>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a47      	ldr	r2, [pc, #284]	; (80023fc <HAL_GPIO_Init+0x2dc>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d013      	beq.n	800230a <HAL_GPIO_Init+0x1ea>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a46      	ldr	r2, [pc, #280]	; (8002400 <HAL_GPIO_Init+0x2e0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00d      	beq.n	8002306 <HAL_GPIO_Init+0x1e6>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a45      	ldr	r2, [pc, #276]	; (8002404 <HAL_GPIO_Init+0x2e4>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d007      	beq.n	8002302 <HAL_GPIO_Init+0x1e2>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a44      	ldr	r2, [pc, #272]	; (8002408 <HAL_GPIO_Init+0x2e8>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d101      	bne.n	80022fe <HAL_GPIO_Init+0x1de>
 80022fa:	2304      	movs	r3, #4
 80022fc:	e008      	b.n	8002310 <HAL_GPIO_Init+0x1f0>
 80022fe:	2305      	movs	r3, #5
 8002300:	e006      	b.n	8002310 <HAL_GPIO_Init+0x1f0>
 8002302:	2303      	movs	r3, #3
 8002304:	e004      	b.n	8002310 <HAL_GPIO_Init+0x1f0>
 8002306:	2302      	movs	r3, #2
 8002308:	e002      	b.n	8002310 <HAL_GPIO_Init+0x1f0>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <HAL_GPIO_Init+0x1f0>
 800230e:	2300      	movs	r3, #0
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	2103      	movs	r1, #3
 8002314:	400a      	ands	r2, r1
 8002316:	0092      	lsls	r2, r2, #2
 8002318:	4093      	lsls	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002320:	4935      	ldr	r1, [pc, #212]	; (80023f8 <HAL_GPIO_Init+0x2d8>)
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	089b      	lsrs	r3, r3, #2
 8002326:	3302      	adds	r3, #2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800232e:	4b37      	ldr	r3, [pc, #220]	; (800240c <HAL_GPIO_Init+0x2ec>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43da      	mvns	r2, r3
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685a      	ldr	r2, [r3, #4]
 8002342:	2380      	movs	r3, #128	; 0x80
 8002344:	025b      	lsls	r3, r3, #9
 8002346:	4013      	ands	r3, r2
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002352:	4b2e      	ldr	r3, [pc, #184]	; (800240c <HAL_GPIO_Init+0x2ec>)
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002358:	4b2c      	ldr	r3, [pc, #176]	; (800240c <HAL_GPIO_Init+0x2ec>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	43da      	mvns	r2, r3
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	2380      	movs	r3, #128	; 0x80
 800236e:	029b      	lsls	r3, r3, #10
 8002370:	4013      	ands	r3, r2
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800237c:	4b23      	ldr	r3, [pc, #140]	; (800240c <HAL_GPIO_Init+0x2ec>)
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002382:	4b22      	ldr	r3, [pc, #136]	; (800240c <HAL_GPIO_Init+0x2ec>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	43da      	mvns	r2, r3
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	2380      	movs	r3, #128	; 0x80
 8002398:	035b      	lsls	r3, r3, #13
 800239a:	4013      	ands	r3, r2
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023a6:	4b19      	ldr	r3, [pc, #100]	; (800240c <HAL_GPIO_Init+0x2ec>)
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80023ac:	4b17      	ldr	r3, [pc, #92]	; (800240c <HAL_GPIO_Init+0x2ec>)
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	43da      	mvns	r2, r3
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	4013      	ands	r3, r2
 80023ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	2380      	movs	r3, #128	; 0x80
 80023c2:	039b      	lsls	r3, r3, #14
 80023c4:	4013      	ands	r3, r2
 80023c6:	d003      	beq.n	80023d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80023d0:	4b0e      	ldr	r3, [pc, #56]	; (800240c <HAL_GPIO_Init+0x2ec>)
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	3301      	adds	r3, #1
 80023da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	40da      	lsrs	r2, r3
 80023e4:	1e13      	subs	r3, r2, #0
 80023e6:	d000      	beq.n	80023ea <HAL_GPIO_Init+0x2ca>
 80023e8:	e6a2      	b.n	8002130 <HAL_GPIO_Init+0x10>
  } 
}
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b006      	add	sp, #24
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	40021000 	.word	0x40021000
 80023f8:	40010000 	.word	0x40010000
 80023fc:	48000400 	.word	0x48000400
 8002400:	48000800 	.word	0x48000800
 8002404:	48000c00 	.word	0x48000c00
 8002408:	48001000 	.word	0x48001000
 800240c:	40010400 	.word	0x40010400

08002410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b084      	sub	sp, #16
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	000a      	movs	r2, r1
 800241a:	1cbb      	adds	r3, r7, #2
 800241c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	1cba      	adds	r2, r7, #2
 8002424:	8812      	ldrh	r2, [r2, #0]
 8002426:	4013      	ands	r3, r2
 8002428:	d004      	beq.n	8002434 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800242a:	230f      	movs	r3, #15
 800242c:	18fb      	adds	r3, r7, r3
 800242e:	2201      	movs	r2, #1
 8002430:	701a      	strb	r2, [r3, #0]
 8002432:	e003      	b.n	800243c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002434:	230f      	movs	r3, #15
 8002436:	18fb      	adds	r3, r7, r3
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800243c:	230f      	movs	r3, #15
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	781b      	ldrb	r3, [r3, #0]
  }
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b004      	add	sp, #16
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	0008      	movs	r0, r1
 8002454:	0011      	movs	r1, r2
 8002456:	1cbb      	adds	r3, r7, #2
 8002458:	1c02      	adds	r2, r0, #0
 800245a:	801a      	strh	r2, [r3, #0]
 800245c:	1c7b      	adds	r3, r7, #1
 800245e:	1c0a      	adds	r2, r1, #0
 8002460:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002462:	1c7b      	adds	r3, r7, #1
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d004      	beq.n	8002474 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800246a:	1cbb      	adds	r3, r7, #2
 800246c:	881a      	ldrh	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002472:	e003      	b.n	800247c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002474:	1cbb      	adds	r3, r7, #2
 8002476:	881a      	ldrh	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800247c:	46c0      	nop			; (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	b002      	add	sp, #8
 8002482:	bd80      	pop	{r7, pc}

08002484 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	0002      	movs	r2, r0
 800248c:	1dbb      	adds	r3, r7, #6
 800248e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002490:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	1dba      	adds	r2, r7, #6
 8002496:	8812      	ldrh	r2, [r2, #0]
 8002498:	4013      	ands	r3, r2
 800249a:	d008      	beq.n	80024ae <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800249c:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800249e:	1dba      	adds	r2, r7, #6
 80024a0:	8812      	ldrh	r2, [r2, #0]
 80024a2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024a4:	1dbb      	adds	r3, r7, #6
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	0018      	movs	r0, r3
 80024aa:	f7fe fb37 	bl	8000b1c <HAL_GPIO_EXTI_Callback>
  }
}
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b002      	add	sp, #8
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	46c0      	nop			; (mov r8, r8)
 80024b8:	40010400 	.word	0x40010400

080024bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	f000 fb76 	bl	8002bbc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2201      	movs	r2, #1
 80024d6:	4013      	ands	r3, r2
 80024d8:	d100      	bne.n	80024dc <HAL_RCC_OscConfig+0x20>
 80024da:	e08e      	b.n	80025fa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024dc:	4bc5      	ldr	r3, [pc, #788]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	220c      	movs	r2, #12
 80024e2:	4013      	ands	r3, r2
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d00e      	beq.n	8002506 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024e8:	4bc2      	ldr	r3, [pc, #776]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	220c      	movs	r2, #12
 80024ee:	4013      	ands	r3, r2
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d117      	bne.n	8002524 <HAL_RCC_OscConfig+0x68>
 80024f4:	4bbf      	ldr	r3, [pc, #764]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	23c0      	movs	r3, #192	; 0xc0
 80024fa:	025b      	lsls	r3, r3, #9
 80024fc:	401a      	ands	r2, r3
 80024fe:	2380      	movs	r3, #128	; 0x80
 8002500:	025b      	lsls	r3, r3, #9
 8002502:	429a      	cmp	r2, r3
 8002504:	d10e      	bne.n	8002524 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002506:	4bbb      	ldr	r3, [pc, #748]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	029b      	lsls	r3, r3, #10
 800250e:	4013      	ands	r3, r2
 8002510:	d100      	bne.n	8002514 <HAL_RCC_OscConfig+0x58>
 8002512:	e071      	b.n	80025f8 <HAL_RCC_OscConfig+0x13c>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d000      	beq.n	800251e <HAL_RCC_OscConfig+0x62>
 800251c:	e06c      	b.n	80025f8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	f000 fb4c 	bl	8002bbc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d107      	bne.n	800253c <HAL_RCC_OscConfig+0x80>
 800252c:	4bb1      	ldr	r3, [pc, #708]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4bb0      	ldr	r3, [pc, #704]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002532:	2180      	movs	r1, #128	; 0x80
 8002534:	0249      	lsls	r1, r1, #9
 8002536:	430a      	orrs	r2, r1
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	e02f      	b.n	800259c <HAL_RCC_OscConfig+0xe0>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10c      	bne.n	800255e <HAL_RCC_OscConfig+0xa2>
 8002544:	4bab      	ldr	r3, [pc, #684]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4baa      	ldr	r3, [pc, #680]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800254a:	49ab      	ldr	r1, [pc, #684]	; (80027f8 <HAL_RCC_OscConfig+0x33c>)
 800254c:	400a      	ands	r2, r1
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	4ba8      	ldr	r3, [pc, #672]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4ba7      	ldr	r3, [pc, #668]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002556:	49a9      	ldr	r1, [pc, #676]	; (80027fc <HAL_RCC_OscConfig+0x340>)
 8002558:	400a      	ands	r2, r1
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	e01e      	b.n	800259c <HAL_RCC_OscConfig+0xe0>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b05      	cmp	r3, #5
 8002564:	d10e      	bne.n	8002584 <HAL_RCC_OscConfig+0xc8>
 8002566:	4ba3      	ldr	r3, [pc, #652]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	4ba2      	ldr	r3, [pc, #648]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800256c:	2180      	movs	r1, #128	; 0x80
 800256e:	02c9      	lsls	r1, r1, #11
 8002570:	430a      	orrs	r2, r1
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	4b9f      	ldr	r3, [pc, #636]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4b9e      	ldr	r3, [pc, #632]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	0249      	lsls	r1, r1, #9
 800257e:	430a      	orrs	r2, r1
 8002580:	601a      	str	r2, [r3, #0]
 8002582:	e00b      	b.n	800259c <HAL_RCC_OscConfig+0xe0>
 8002584:	4b9b      	ldr	r3, [pc, #620]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b9a      	ldr	r3, [pc, #616]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800258a:	499b      	ldr	r1, [pc, #620]	; (80027f8 <HAL_RCC_OscConfig+0x33c>)
 800258c:	400a      	ands	r2, r1
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	4b98      	ldr	r3, [pc, #608]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	4b97      	ldr	r3, [pc, #604]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002596:	4999      	ldr	r1, [pc, #612]	; (80027fc <HAL_RCC_OscConfig+0x340>)
 8002598:	400a      	ands	r2, r1
 800259a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d014      	beq.n	80025ce <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a4:	f7ff fa74 	bl	8001a90 <HAL_GetTick>
 80025a8:	0003      	movs	r3, r0
 80025aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025ae:	f7ff fa6f 	bl	8001a90 <HAL_GetTick>
 80025b2:	0002      	movs	r2, r0
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b64      	cmp	r3, #100	; 0x64
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e2fd      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025c0:	4b8c      	ldr	r3, [pc, #560]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	2380      	movs	r3, #128	; 0x80
 80025c6:	029b      	lsls	r3, r3, #10
 80025c8:	4013      	ands	r3, r2
 80025ca:	d0f0      	beq.n	80025ae <HAL_RCC_OscConfig+0xf2>
 80025cc:	e015      	b.n	80025fa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7ff fa5f 	bl	8001a90 <HAL_GetTick>
 80025d2:	0003      	movs	r3, r0
 80025d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d6:	e008      	b.n	80025ea <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025d8:	f7ff fa5a 	bl	8001a90 <HAL_GetTick>
 80025dc:	0002      	movs	r2, r0
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	2b64      	cmp	r3, #100	; 0x64
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e2e8      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ea:	4b82      	ldr	r3, [pc, #520]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	029b      	lsls	r3, r3, #10
 80025f2:	4013      	ands	r3, r2
 80025f4:	d1f0      	bne.n	80025d8 <HAL_RCC_OscConfig+0x11c>
 80025f6:	e000      	b.n	80025fa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	2202      	movs	r2, #2
 8002600:	4013      	ands	r3, r2
 8002602:	d100      	bne.n	8002606 <HAL_RCC_OscConfig+0x14a>
 8002604:	e06c      	b.n	80026e0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002606:	4b7b      	ldr	r3, [pc, #492]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	220c      	movs	r2, #12
 800260c:	4013      	ands	r3, r2
 800260e:	d00e      	beq.n	800262e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002610:	4b78      	ldr	r3, [pc, #480]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	220c      	movs	r2, #12
 8002616:	4013      	ands	r3, r2
 8002618:	2b08      	cmp	r3, #8
 800261a:	d11f      	bne.n	800265c <HAL_RCC_OscConfig+0x1a0>
 800261c:	4b75      	ldr	r3, [pc, #468]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	23c0      	movs	r3, #192	; 0xc0
 8002622:	025b      	lsls	r3, r3, #9
 8002624:	401a      	ands	r2, r3
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	429a      	cmp	r2, r3
 800262c:	d116      	bne.n	800265c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800262e:	4b71      	ldr	r3, [pc, #452]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2202      	movs	r2, #2
 8002634:	4013      	ands	r3, r2
 8002636:	d005      	beq.n	8002644 <HAL_RCC_OscConfig+0x188>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d001      	beq.n	8002644 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e2bb      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002644:	4b6b      	ldr	r3, [pc, #428]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	22f8      	movs	r2, #248	; 0xf8
 800264a:	4393      	bics	r3, r2
 800264c:	0019      	movs	r1, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	00da      	lsls	r2, r3, #3
 8002654:	4b67      	ldr	r3, [pc, #412]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002656:	430a      	orrs	r2, r1
 8002658:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265a:	e041      	b.n	80026e0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d024      	beq.n	80026ae <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002664:	4b63      	ldr	r3, [pc, #396]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b62      	ldr	r3, [pc, #392]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800266a:	2101      	movs	r1, #1
 800266c:	430a      	orrs	r2, r1
 800266e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff fa0e 	bl	8001a90 <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800267a:	f7ff fa09 	bl	8001a90 <HAL_GetTick>
 800267e:	0002      	movs	r2, r0
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e297      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268c:	4b59      	ldr	r3, [pc, #356]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2202      	movs	r2, #2
 8002692:	4013      	ands	r3, r2
 8002694:	d0f1      	beq.n	800267a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002696:	4b57      	ldr	r3, [pc, #348]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	22f8      	movs	r2, #248	; 0xf8
 800269c:	4393      	bics	r3, r2
 800269e:	0019      	movs	r1, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	00da      	lsls	r2, r3, #3
 80026a6:	4b53      	ldr	r3, [pc, #332]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026a8:	430a      	orrs	r2, r1
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	e018      	b.n	80026e0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ae:	4b51      	ldr	r3, [pc, #324]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	4b50      	ldr	r3, [pc, #320]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026b4:	2101      	movs	r1, #1
 80026b6:	438a      	bics	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ba:	f7ff f9e9 	bl	8001a90 <HAL_GetTick>
 80026be:	0003      	movs	r3, r0
 80026c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c4:	f7ff f9e4 	bl	8001a90 <HAL_GetTick>
 80026c8:	0002      	movs	r2, r0
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e272      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026d6:	4b47      	ldr	r3, [pc, #284]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2202      	movs	r2, #2
 80026dc:	4013      	ands	r3, r2
 80026de:	d1f1      	bne.n	80026c4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2208      	movs	r2, #8
 80026e6:	4013      	ands	r3, r2
 80026e8:	d036      	beq.n	8002758 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d019      	beq.n	8002726 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026f2:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026f6:	4b3f      	ldr	r3, [pc, #252]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80026f8:	2101      	movs	r1, #1
 80026fa:	430a      	orrs	r2, r1
 80026fc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7ff f9c7 	bl	8001a90 <HAL_GetTick>
 8002702:	0003      	movs	r3, r0
 8002704:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002708:	f7ff f9c2 	bl	8001a90 <HAL_GetTick>
 800270c:	0002      	movs	r2, r0
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e250      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271a:	4b36      	ldr	r3, [pc, #216]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	2202      	movs	r2, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d0f1      	beq.n	8002708 <HAL_RCC_OscConfig+0x24c>
 8002724:	e018      	b.n	8002758 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002726:	4b33      	ldr	r3, [pc, #204]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002728:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800272a:	4b32      	ldr	r3, [pc, #200]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800272c:	2101      	movs	r1, #1
 800272e:	438a      	bics	r2, r1
 8002730:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002732:	f7ff f9ad 	bl	8001a90 <HAL_GetTick>
 8002736:	0003      	movs	r3, r0
 8002738:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800273c:	f7ff f9a8 	bl	8001a90 <HAL_GetTick>
 8002740:	0002      	movs	r2, r0
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e236      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800274e:	4b29      	ldr	r3, [pc, #164]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002752:	2202      	movs	r2, #2
 8002754:	4013      	ands	r3, r2
 8002756:	d1f1      	bne.n	800273c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2204      	movs	r2, #4
 800275e:	4013      	ands	r3, r2
 8002760:	d100      	bne.n	8002764 <HAL_RCC_OscConfig+0x2a8>
 8002762:	e0b5      	b.n	80028d0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002764:	231f      	movs	r3, #31
 8002766:	18fb      	adds	r3, r7, r3
 8002768:	2200      	movs	r2, #0
 800276a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800276c:	4b21      	ldr	r3, [pc, #132]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800276e:	69da      	ldr	r2, [r3, #28]
 8002770:	2380      	movs	r3, #128	; 0x80
 8002772:	055b      	lsls	r3, r3, #21
 8002774:	4013      	ands	r3, r2
 8002776:	d111      	bne.n	800279c <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002778:	4b1e      	ldr	r3, [pc, #120]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800277a:	69da      	ldr	r2, [r3, #28]
 800277c:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 800277e:	2180      	movs	r1, #128	; 0x80
 8002780:	0549      	lsls	r1, r1, #21
 8002782:	430a      	orrs	r2, r1
 8002784:	61da      	str	r2, [r3, #28]
 8002786:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 8002788:	69da      	ldr	r2, [r3, #28]
 800278a:	2380      	movs	r3, #128	; 0x80
 800278c:	055b      	lsls	r3, r3, #21
 800278e:	4013      	ands	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002794:	231f      	movs	r3, #31
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	2201      	movs	r2, #1
 800279a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279c:	4b18      	ldr	r3, [pc, #96]	; (8002800 <HAL_RCC_OscConfig+0x344>)
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4013      	ands	r3, r2
 80027a6:	d11a      	bne.n	80027de <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027a8:	4b15      	ldr	r3, [pc, #84]	; (8002800 <HAL_RCC_OscConfig+0x344>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4b14      	ldr	r3, [pc, #80]	; (8002800 <HAL_RCC_OscConfig+0x344>)
 80027ae:	2180      	movs	r1, #128	; 0x80
 80027b0:	0049      	lsls	r1, r1, #1
 80027b2:	430a      	orrs	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027b6:	f7ff f96b 	bl	8001a90 <HAL_GetTick>
 80027ba:	0003      	movs	r3, r0
 80027bc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027be:	e008      	b.n	80027d2 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027c0:	f7ff f966 	bl	8001a90 <HAL_GetTick>
 80027c4:	0002      	movs	r2, r0
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	2b64      	cmp	r3, #100	; 0x64
 80027cc:	d901      	bls.n	80027d2 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80027ce:	2303      	movs	r3, #3
 80027d0:	e1f4      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d2:	4b0b      	ldr	r3, [pc, #44]	; (8002800 <HAL_RCC_OscConfig+0x344>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	2380      	movs	r3, #128	; 0x80
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	4013      	ands	r3, r2
 80027dc:	d0f0      	beq.n	80027c0 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d10e      	bne.n	8002804 <HAL_RCC_OscConfig+0x348>
 80027e6:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80027e8:	6a1a      	ldr	r2, [r3, #32]
 80027ea:	4b02      	ldr	r3, [pc, #8]	; (80027f4 <HAL_RCC_OscConfig+0x338>)
 80027ec:	2101      	movs	r1, #1
 80027ee:	430a      	orrs	r2, r1
 80027f0:	621a      	str	r2, [r3, #32]
 80027f2:	e035      	b.n	8002860 <HAL_RCC_OscConfig+0x3a4>
 80027f4:	40021000 	.word	0x40021000
 80027f8:	fffeffff 	.word	0xfffeffff
 80027fc:	fffbffff 	.word	0xfffbffff
 8002800:	40007000 	.word	0x40007000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10c      	bne.n	8002826 <HAL_RCC_OscConfig+0x36a>
 800280c:	4bca      	ldr	r3, [pc, #808]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800280e:	6a1a      	ldr	r2, [r3, #32]
 8002810:	4bc9      	ldr	r3, [pc, #804]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002812:	2101      	movs	r1, #1
 8002814:	438a      	bics	r2, r1
 8002816:	621a      	str	r2, [r3, #32]
 8002818:	4bc7      	ldr	r3, [pc, #796]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800281a:	6a1a      	ldr	r2, [r3, #32]
 800281c:	4bc6      	ldr	r3, [pc, #792]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800281e:	2104      	movs	r1, #4
 8002820:	438a      	bics	r2, r1
 8002822:	621a      	str	r2, [r3, #32]
 8002824:	e01c      	b.n	8002860 <HAL_RCC_OscConfig+0x3a4>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	2b05      	cmp	r3, #5
 800282c:	d10c      	bne.n	8002848 <HAL_RCC_OscConfig+0x38c>
 800282e:	4bc2      	ldr	r3, [pc, #776]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002830:	6a1a      	ldr	r2, [r3, #32]
 8002832:	4bc1      	ldr	r3, [pc, #772]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002834:	2104      	movs	r1, #4
 8002836:	430a      	orrs	r2, r1
 8002838:	621a      	str	r2, [r3, #32]
 800283a:	4bbf      	ldr	r3, [pc, #764]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800283c:	6a1a      	ldr	r2, [r3, #32]
 800283e:	4bbe      	ldr	r3, [pc, #760]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002840:	2101      	movs	r1, #1
 8002842:	430a      	orrs	r2, r1
 8002844:	621a      	str	r2, [r3, #32]
 8002846:	e00b      	b.n	8002860 <HAL_RCC_OscConfig+0x3a4>
 8002848:	4bbb      	ldr	r3, [pc, #748]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800284a:	6a1a      	ldr	r2, [r3, #32]
 800284c:	4bba      	ldr	r3, [pc, #744]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800284e:	2101      	movs	r1, #1
 8002850:	438a      	bics	r2, r1
 8002852:	621a      	str	r2, [r3, #32]
 8002854:	4bb8      	ldr	r3, [pc, #736]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002856:	6a1a      	ldr	r2, [r3, #32]
 8002858:	4bb7      	ldr	r3, [pc, #732]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800285a:	2104      	movs	r1, #4
 800285c:	438a      	bics	r2, r1
 800285e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d014      	beq.n	8002892 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002868:	f7ff f912 	bl	8001a90 <HAL_GetTick>
 800286c:	0003      	movs	r3, r0
 800286e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002870:	e009      	b.n	8002886 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002872:	f7ff f90d 	bl	8001a90 <HAL_GetTick>
 8002876:	0002      	movs	r2, r0
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	4aaf      	ldr	r2, [pc, #700]	; (8002b3c <HAL_RCC_OscConfig+0x680>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e19a      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002886:	4bac      	ldr	r3, [pc, #688]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	2202      	movs	r2, #2
 800288c:	4013      	ands	r3, r2
 800288e:	d0f0      	beq.n	8002872 <HAL_RCC_OscConfig+0x3b6>
 8002890:	e013      	b.n	80028ba <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002892:	f7ff f8fd 	bl	8001a90 <HAL_GetTick>
 8002896:	0003      	movs	r3, r0
 8002898:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800289a:	e009      	b.n	80028b0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800289c:	f7ff f8f8 	bl	8001a90 <HAL_GetTick>
 80028a0:	0002      	movs	r2, r0
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	4aa5      	ldr	r2, [pc, #660]	; (8002b3c <HAL_RCC_OscConfig+0x680>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e185      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b0:	4ba1      	ldr	r3, [pc, #644]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	2202      	movs	r2, #2
 80028b6:	4013      	ands	r3, r2
 80028b8:	d1f0      	bne.n	800289c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028ba:	231f      	movs	r3, #31
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d105      	bne.n	80028d0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c4:	4b9c      	ldr	r3, [pc, #624]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028c6:	69da      	ldr	r2, [r3, #28]
 80028c8:	4b9b      	ldr	r3, [pc, #620]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028ca:	499d      	ldr	r1, [pc, #628]	; (8002b40 <HAL_RCC_OscConfig+0x684>)
 80028cc:	400a      	ands	r2, r1
 80028ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2210      	movs	r2, #16
 80028d6:	4013      	ands	r3, r2
 80028d8:	d063      	beq.n	80029a2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d12a      	bne.n	8002938 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028e2:	4b95      	ldr	r3, [pc, #596]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028e6:	4b94      	ldr	r3, [pc, #592]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028e8:	2104      	movs	r1, #4
 80028ea:	430a      	orrs	r2, r1
 80028ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80028ee:	4b92      	ldr	r3, [pc, #584]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028f2:	4b91      	ldr	r3, [pc, #580]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80028f4:	2101      	movs	r1, #1
 80028f6:	430a      	orrs	r2, r1
 80028f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028fa:	f7ff f8c9 	bl	8001a90 <HAL_GetTick>
 80028fe:	0003      	movs	r3, r0
 8002900:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002904:	f7ff f8c4 	bl	8001a90 <HAL_GetTick>
 8002908:	0002      	movs	r2, r0
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e152      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002916:	4b88      	ldr	r3, [pc, #544]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291a:	2202      	movs	r2, #2
 800291c:	4013      	ands	r3, r2
 800291e:	d0f1      	beq.n	8002904 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002920:	4b85      	ldr	r3, [pc, #532]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002924:	22f8      	movs	r2, #248	; 0xf8
 8002926:	4393      	bics	r3, r2
 8002928:	0019      	movs	r1, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	00da      	lsls	r2, r3, #3
 8002930:	4b81      	ldr	r3, [pc, #516]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002932:	430a      	orrs	r2, r1
 8002934:	635a      	str	r2, [r3, #52]	; 0x34
 8002936:	e034      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	3305      	adds	r3, #5
 800293e:	d111      	bne.n	8002964 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002940:	4b7d      	ldr	r3, [pc, #500]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002942:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002944:	4b7c      	ldr	r3, [pc, #496]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002946:	2104      	movs	r1, #4
 8002948:	438a      	bics	r2, r1
 800294a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800294c:	4b7a      	ldr	r3, [pc, #488]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800294e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002950:	22f8      	movs	r2, #248	; 0xf8
 8002952:	4393      	bics	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	00da      	lsls	r2, r3, #3
 800295c:	4b76      	ldr	r3, [pc, #472]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800295e:	430a      	orrs	r2, r1
 8002960:	635a      	str	r2, [r3, #52]	; 0x34
 8002962:	e01e      	b.n	80029a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002964:	4b74      	ldr	r3, [pc, #464]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002966:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002968:	4b73      	ldr	r3, [pc, #460]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800296a:	2104      	movs	r1, #4
 800296c:	430a      	orrs	r2, r1
 800296e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002970:	4b71      	ldr	r3, [pc, #452]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002974:	4b70      	ldr	r3, [pc, #448]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002976:	2101      	movs	r1, #1
 8002978:	438a      	bics	r2, r1
 800297a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297c:	f7ff f888 	bl	8001a90 <HAL_GetTick>
 8002980:	0003      	movs	r3, r0
 8002982:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002984:	e008      	b.n	8002998 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002986:	f7ff f883 	bl	8001a90 <HAL_GetTick>
 800298a:	0002      	movs	r2, r0
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	1ad3      	subs	r3, r2, r3
 8002990:	2b02      	cmp	r3, #2
 8002992:	d901      	bls.n	8002998 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002994:	2303      	movs	r3, #3
 8002996:	e111      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002998:	4b67      	ldr	r3, [pc, #412]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 800299a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299c:	2202      	movs	r2, #2
 800299e:	4013      	ands	r3, r2
 80029a0:	d1f1      	bne.n	8002986 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2220      	movs	r2, #32
 80029a8:	4013      	ands	r3, r2
 80029aa:	d05c      	beq.n	8002a66 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029ac:	4b62      	ldr	r3, [pc, #392]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	220c      	movs	r2, #12
 80029b2:	4013      	ands	r3, r2
 80029b4:	2b0c      	cmp	r3, #12
 80029b6:	d00e      	beq.n	80029d6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029b8:	4b5f      	ldr	r3, [pc, #380]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	220c      	movs	r2, #12
 80029be:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d114      	bne.n	80029ee <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80029c4:	4b5c      	ldr	r3, [pc, #368]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	23c0      	movs	r3, #192	; 0xc0
 80029ca:	025b      	lsls	r3, r3, #9
 80029cc:	401a      	ands	r2, r3
 80029ce:	23c0      	movs	r3, #192	; 0xc0
 80029d0:	025b      	lsls	r3, r3, #9
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d10b      	bne.n	80029ee <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029d6:	4b58      	ldr	r3, [pc, #352]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029da:	2380      	movs	r3, #128	; 0x80
 80029dc:	025b      	lsls	r3, r3, #9
 80029de:	4013      	ands	r3, r2
 80029e0:	d040      	beq.n	8002a64 <HAL_RCC_OscConfig+0x5a8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d03c      	beq.n	8002a64 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e0e6      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d01b      	beq.n	8002a2e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80029f6:	4b50      	ldr	r3, [pc, #320]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029fa:	4b4f      	ldr	r3, [pc, #316]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 80029fc:	2180      	movs	r1, #128	; 0x80
 80029fe:	0249      	lsls	r1, r1, #9
 8002a00:	430a      	orrs	r2, r1
 8002a02:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a04:	f7ff f844 	bl	8001a90 <HAL_GetTick>
 8002a08:	0003      	movs	r3, r0
 8002a0a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a0c:	e008      	b.n	8002a20 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a0e:	f7ff f83f 	bl	8001a90 <HAL_GetTick>
 8002a12:	0002      	movs	r2, r0
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d901      	bls.n	8002a20 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002a1c:	2303      	movs	r3, #3
 8002a1e:	e0cd      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002a20:	4b45      	ldr	r3, [pc, #276]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a24:	2380      	movs	r3, #128	; 0x80
 8002a26:	025b      	lsls	r3, r3, #9
 8002a28:	4013      	ands	r3, r2
 8002a2a:	d0f0      	beq.n	8002a0e <HAL_RCC_OscConfig+0x552>
 8002a2c:	e01b      	b.n	8002a66 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002a2e:	4b42      	ldr	r3, [pc, #264]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a32:	4b41      	ldr	r3, [pc, #260]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a34:	4943      	ldr	r1, [pc, #268]	; (8002b44 <HAL_RCC_OscConfig+0x688>)
 8002a36:	400a      	ands	r2, r1
 8002a38:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3a:	f7ff f829 	bl	8001a90 <HAL_GetTick>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a44:	f7ff f824 	bl	8001a90 <HAL_GetTick>
 8002a48:	0002      	movs	r2, r0
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e0b2      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002a56:	4b38      	ldr	r3, [pc, #224]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a5a:	2380      	movs	r3, #128	; 0x80
 8002a5c:	025b      	lsls	r3, r3, #9
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x588>
 8002a62:	e000      	b.n	8002a66 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002a64:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d100      	bne.n	8002a70 <HAL_RCC_OscConfig+0x5b4>
 8002a6e:	e0a4      	b.n	8002bba <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a70:	4b31      	ldr	r3, [pc, #196]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	220c      	movs	r2, #12
 8002a76:	4013      	ands	r3, r2
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d100      	bne.n	8002a7e <HAL_RCC_OscConfig+0x5c2>
 8002a7c:	e078      	b.n	8002b70 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d14c      	bne.n	8002b20 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a86:	4b2c      	ldr	r3, [pc, #176]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	4b2b      	ldr	r3, [pc, #172]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002a8c:	492e      	ldr	r1, [pc, #184]	; (8002b48 <HAL_RCC_OscConfig+0x68c>)
 8002a8e:	400a      	ands	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7fe fffd 	bl	8001a90 <HAL_GetTick>
 8002a96:	0003      	movs	r3, r0
 8002a98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a9c:	f7fe fff8 	bl	8001a90 <HAL_GetTick>
 8002aa0:	0002      	movs	r2, r0
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e086      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aae:	4b22      	ldr	r3, [pc, #136]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	2380      	movs	r3, #128	; 0x80
 8002ab4:	049b      	lsls	r3, r3, #18
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d1f0      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aba:	4b1f      	ldr	r3, [pc, #124]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002abe:	220f      	movs	r2, #15
 8002ac0:	4393      	bics	r3, r2
 8002ac2:	0019      	movs	r1, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ac8:	4b1b      	ldr	r3, [pc, #108]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002aca:	430a      	orrs	r2, r1
 8002acc:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ace:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	4a1e      	ldr	r2, [pc, #120]	; (8002b4c <HAL_RCC_OscConfig+0x690>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	0019      	movs	r1, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ae8:	4b13      	ldr	r3, [pc, #76]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002aee:	2180      	movs	r1, #128	; 0x80
 8002af0:	0449      	lsls	r1, r1, #17
 8002af2:	430a      	orrs	r2, r1
 8002af4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af6:	f7fe ffcb 	bl	8001a90 <HAL_GetTick>
 8002afa:	0003      	movs	r3, r0
 8002afc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe ffc6 	bl	8001a90 <HAL_GetTick>
 8002b04:	0002      	movs	r2, r0
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e054      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b12:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	2380      	movs	r3, #128	; 0x80
 8002b18:	049b      	lsls	r3, r3, #18
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d0f0      	beq.n	8002b00 <HAL_RCC_OscConfig+0x644>
 8002b1e:	e04c      	b.n	8002bba <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b20:	4b05      	ldr	r3, [pc, #20]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	4b04      	ldr	r3, [pc, #16]	; (8002b38 <HAL_RCC_OscConfig+0x67c>)
 8002b26:	4908      	ldr	r1, [pc, #32]	; (8002b48 <HAL_RCC_OscConfig+0x68c>)
 8002b28:	400a      	ands	r2, r1
 8002b2a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2c:	f7fe ffb0 	bl	8001a90 <HAL_GetTick>
 8002b30:	0003      	movs	r3, r0
 8002b32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b34:	e015      	b.n	8002b62 <HAL_RCC_OscConfig+0x6a6>
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	00001388 	.word	0x00001388
 8002b40:	efffffff 	.word	0xefffffff
 8002b44:	fffeffff 	.word	0xfffeffff
 8002b48:	feffffff 	.word	0xfeffffff
 8002b4c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b50:	f7fe ff9e 	bl	8001a90 <HAL_GetTick>
 8002b54:	0002      	movs	r2, r0
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e02c      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b62:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <HAL_RCC_OscConfig+0x708>)
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	2380      	movs	r3, #128	; 0x80
 8002b68:	049b      	lsls	r3, r3, #18
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d1f0      	bne.n	8002b50 <HAL_RCC_OscConfig+0x694>
 8002b6e:	e024      	b.n	8002bba <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d101      	bne.n	8002b7c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e01f      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002b7c:	4b11      	ldr	r3, [pc, #68]	; (8002bc4 <HAL_RCC_OscConfig+0x708>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b82:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_RCC_OscConfig+0x708>)
 8002b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b86:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	23c0      	movs	r3, #192	; 0xc0
 8002b8c:	025b      	lsls	r3, r3, #9
 8002b8e:	401a      	ands	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d10e      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	220f      	movs	r2, #15
 8002b9c:	401a      	ands	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	23f0      	movs	r3, #240	; 0xf0
 8002baa:	039b      	lsls	r3, r3, #14
 8002bac:	401a      	ands	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d001      	beq.n	8002bba <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e000      	b.n	8002bbc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b008      	add	sp, #32
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40021000 	.word	0x40021000

08002bc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0bf      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bdc:	4b61      	ldr	r3, [pc, #388]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2201      	movs	r2, #1
 8002be2:	4013      	ands	r3, r2
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d911      	bls.n	8002c0e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bea:	4b5e      	ldr	r3, [pc, #376]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4393      	bics	r3, r2
 8002bf2:	0019      	movs	r1, r3
 8002bf4:	4b5b      	ldr	r3, [pc, #364]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfc:	4b59      	ldr	r3, [pc, #356]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2201      	movs	r2, #1
 8002c02:	4013      	ands	r3, r2
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d001      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e0a6      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2202      	movs	r2, #2
 8002c14:	4013      	ands	r3, r2
 8002c16:	d015      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	4013      	ands	r3, r2
 8002c20:	d006      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c22:	4b51      	ldr	r3, [pc, #324]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	4b50      	ldr	r3, [pc, #320]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c28:	21e0      	movs	r1, #224	; 0xe0
 8002c2a:	00c9      	lsls	r1, r1, #3
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c30:	4b4d      	ldr	r3, [pc, #308]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	22f0      	movs	r2, #240	; 0xf0
 8002c36:	4393      	bics	r3, r2
 8002c38:	0019      	movs	r1, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	4b4a      	ldr	r3, [pc, #296]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c40:	430a      	orrs	r2, r1
 8002c42:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d04c      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d107      	bne.n	8002c66 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c56:	4b44      	ldr	r3, [pc, #272]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	; 0x80
 8002c5c:	029b      	lsls	r3, r3, #10
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d120      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e07a      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d107      	bne.n	8002c7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6e:	4b3e      	ldr	r3, [pc, #248]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	2380      	movs	r3, #128	; 0x80
 8002c74:	049b      	lsls	r3, r3, #18
 8002c76:	4013      	ands	r3, r2
 8002c78:	d114      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e06e      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b03      	cmp	r3, #3
 8002c84:	d107      	bne.n	8002c96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c86:	4b38      	ldr	r3, [pc, #224]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c8a:	2380      	movs	r3, #128	; 0x80
 8002c8c:	025b      	lsls	r3, r3, #9
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d108      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e062      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d101      	bne.n	8002ca4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e05b      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ca4:	4b30      	ldr	r3, [pc, #192]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2203      	movs	r2, #3
 8002caa:	4393      	bics	r3, r2
 8002cac:	0019      	movs	r1, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cb8:	f7fe feea 	bl	8001a90 <HAL_GetTick>
 8002cbc:	0003      	movs	r3, r0
 8002cbe:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc0:	e009      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc2:	f7fe fee5 	bl	8001a90 <HAL_GetTick>
 8002cc6:	0002      	movs	r2, r0
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	4a27      	ldr	r2, [pc, #156]	; (8002d6c <HAL_RCC_ClockConfig+0x1a4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e042      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd6:	4b24      	ldr	r3, [pc, #144]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	220c      	movs	r2, #12
 8002cdc:	401a      	ands	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d1ec      	bne.n	8002cc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ce8:	4b1e      	ldr	r3, [pc, #120]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2201      	movs	r2, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d211      	bcs.n	8002d1a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cf6:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	4393      	bics	r3, r2
 8002cfe:	0019      	movs	r1, r3
 8002d00:	4b18      	ldr	r3, [pc, #96]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002d02:	683a      	ldr	r2, [r7, #0]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d08:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <HAL_RCC_ClockConfig+0x19c>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	4013      	ands	r3, r2
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d001      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e020      	b.n	8002d5c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2204      	movs	r2, #4
 8002d20:	4013      	ands	r3, r2
 8002d22:	d009      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d24:	4b10      	ldr	r3, [pc, #64]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	4a11      	ldr	r2, [pc, #68]	; (8002d70 <HAL_RCC_ClockConfig+0x1a8>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	0019      	movs	r1, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002d34:	430a      	orrs	r2, r1
 8002d36:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d38:	f000 f820 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8002d3c:	0001      	movs	r1, r0
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <HAL_RCC_ClockConfig+0x1a0>)
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	091b      	lsrs	r3, r3, #4
 8002d44:	220f      	movs	r2, #15
 8002d46:	4013      	ands	r3, r2
 8002d48:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <HAL_RCC_ClockConfig+0x1ac>)
 8002d4a:	5cd3      	ldrb	r3, [r2, r3]
 8002d4c:	000a      	movs	r2, r1
 8002d4e:	40da      	lsrs	r2, r3
 8002d50:	4b09      	ldr	r3, [pc, #36]	; (8002d78 <HAL_RCC_ClockConfig+0x1b0>)
 8002d52:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d54:	2000      	movs	r0, #0
 8002d56:	f7fe fe55 	bl	8001a04 <HAL_InitTick>
  
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b004      	add	sp, #16
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40022000 	.word	0x40022000
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	00001388 	.word	0x00001388
 8002d70:	fffff8ff 	.word	0xfffff8ff
 8002d74:	08003e7c 	.word	0x08003e7c
 8002d78:	20000000 	.word	0x20000000

08002d7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d7c:	b590      	push	{r4, r7, lr}
 8002d7e:	b08f      	sub	sp, #60	; 0x3c
 8002d80:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002d82:	2314      	movs	r3, #20
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	4a37      	ldr	r2, [pc, #220]	; (8002e64 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002d88:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d8a:	c313      	stmia	r3!, {r0, r1, r4}
 8002d8c:	6812      	ldr	r2, [r2, #0]
 8002d8e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	4a35      	ldr	r2, [pc, #212]	; (8002e68 <HAL_RCC_GetSysClockFreq+0xec>)
 8002d94:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002d96:	c313      	stmia	r3!, {r0, r1, r4}
 8002d98:	6812      	ldr	r2, [r2, #0]
 8002d9a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002da0:	2300      	movs	r3, #0
 8002da2:	62bb      	str	r3, [r7, #40]	; 0x28
 8002da4:	2300      	movs	r3, #0
 8002da6:	637b      	str	r3, [r7, #52]	; 0x34
 8002da8:	2300      	movs	r3, #0
 8002daa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002db0:	4b2e      	ldr	r3, [pc, #184]	; (8002e6c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	220c      	movs	r2, #12
 8002dba:	4013      	ands	r3, r2
 8002dbc:	2b08      	cmp	r3, #8
 8002dbe:	d006      	beq.n	8002dce <HAL_RCC_GetSysClockFreq+0x52>
 8002dc0:	2b0c      	cmp	r3, #12
 8002dc2:	d043      	beq.n	8002e4c <HAL_RCC_GetSysClockFreq+0xd0>
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d144      	bne.n	8002e52 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dc8:	4b29      	ldr	r3, [pc, #164]	; (8002e70 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002dca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002dcc:	e044      	b.n	8002e58 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd0:	0c9b      	lsrs	r3, r3, #18
 8002dd2:	220f      	movs	r2, #15
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	2214      	movs	r2, #20
 8002dd8:	18ba      	adds	r2, r7, r2
 8002dda:	5cd3      	ldrb	r3, [r2, r3]
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002dde:	4b23      	ldr	r3, [pc, #140]	; (8002e6c <HAL_RCC_GetSysClockFreq+0xf0>)
 8002de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de2:	220f      	movs	r2, #15
 8002de4:	4013      	ands	r3, r2
 8002de6:	1d3a      	adds	r2, r7, #4
 8002de8:	5cd3      	ldrb	r3, [r2, r3]
 8002dea:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002dec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dee:	23c0      	movs	r3, #192	; 0xc0
 8002df0:	025b      	lsls	r3, r3, #9
 8002df2:	401a      	ands	r2, r3
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	025b      	lsls	r3, r3, #9
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d109      	bne.n	8002e10 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dfc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dfe:	481c      	ldr	r0, [pc, #112]	; (8002e70 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e00:	f7fd f982 	bl	8000108 <__udivsi3>
 8002e04:	0003      	movs	r3, r0
 8002e06:	001a      	movs	r2, r3
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	4353      	muls	r3, r2
 8002e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e0e:	e01a      	b.n	8002e46 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002e10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e12:	23c0      	movs	r3, #192	; 0xc0
 8002e14:	025b      	lsls	r3, r3, #9
 8002e16:	401a      	ands	r2, r3
 8002e18:	23c0      	movs	r3, #192	; 0xc0
 8002e1a:	025b      	lsls	r3, r3, #9
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d109      	bne.n	8002e34 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e22:	4814      	ldr	r0, [pc, #80]	; (8002e74 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e24:	f7fd f970 	bl	8000108 <__udivsi3>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	001a      	movs	r2, r3
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	4353      	muls	r3, r2
 8002e30:	637b      	str	r3, [r7, #52]	; 0x34
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e34:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e36:	480e      	ldr	r0, [pc, #56]	; (8002e70 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e38:	f7fd f966 	bl	8000108 <__udivsi3>
 8002e3c:	0003      	movs	r3, r0
 8002e3e:	001a      	movs	r2, r3
 8002e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e42:	4353      	muls	r3, r2
 8002e44:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002e46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e48:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e4a:	e005      	b.n	8002e58 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002e4c:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e50:	e002      	b.n	8002e58 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e52:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002e54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e56:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002e5a:	0018      	movs	r0, r3
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	b00f      	add	sp, #60	; 0x3c
 8002e60:	bd90      	pop	{r4, r7, pc}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	08003e5c 	.word	0x08003e5c
 8002e68:	08003e6c 	.word	0x08003e6c
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	007a1200 	.word	0x007a1200
 8002e74:	02dc6c00 	.word	0x02dc6c00

08002e78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b084      	sub	sp, #16
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e08a      	b.n	8002fa0 <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	225d      	movs	r2, #93	; 0x5d
 8002e94:	5c9b      	ldrb	r3, [r3, r2]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d107      	bne.n	8002eac <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	225c      	movs	r2, #92	; 0x5c
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f7fd ffce 	bl	8000e48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	225d      	movs	r2, #93	; 0x5d
 8002eb0:	2102      	movs	r1, #2
 8002eb2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2140      	movs	r1, #64	; 0x40
 8002ec0:	438a      	bics	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68da      	ldr	r2, [r3, #12]
 8002ec8:	23e0      	movs	r3, #224	; 0xe0
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d902      	bls.n	8002ed6 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60fb      	str	r3, [r7, #12]
 8002ed4:	e002      	b.n	8002edc <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	015b      	lsls	r3, r3, #5
 8002eda:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	23f0      	movs	r3, #240	; 0xf0
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d008      	beq.n	8002efa <HAL_SPI_Init+0x82>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	23e0      	movs	r3, #224	; 0xe0
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d002      	beq.n	8002efa <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10c      	bne.n	8002f1c <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68da      	ldr	r2, [r3, #12]
 8002f06:	23e0      	movs	r3, #224	; 0xe0
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d903      	bls.n	8002f16 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2202      	movs	r2, #2
 8002f12:	631a      	str	r2, [r3, #48]	; 0x30
 8002f14:	e002      	b.n	8002f1c <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	431a      	orrs	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	695b      	ldr	r3, [r3, #20]
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6999      	ldr	r1, [r3, #24]
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	400b      	ands	r3, r1
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	0011      	movs	r1, r2
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	0c1b      	lsrs	r3, r3, #16
 8002f5e:	2204      	movs	r2, #4
 8002f60:	401a      	ands	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	431a      	orrs	r2, r3
 8002f74:	0011      	movs	r1, r2
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	69da      	ldr	r2, [r3, #28]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4907      	ldr	r1, [pc, #28]	; (8002fa8 <HAL_SPI_Init+0x130>)
 8002f8c:	400a      	ands	r2, r1
 8002f8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	225d      	movs	r2, #93	; 0x5d
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	0018      	movs	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	b004      	add	sp, #16
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	fffff7ff 	.word	0xfffff7ff

08002fac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b088      	sub	sp, #32
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	603b      	str	r3, [r7, #0]
 8002fb8:	1dbb      	adds	r3, r7, #6
 8002fba:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fbc:	231f      	movs	r3, #31
 8002fbe:	18fb      	adds	r3, r7, r3
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	225c      	movs	r2, #92	; 0x5c
 8002fc8:	5c9b      	ldrb	r3, [r3, r2]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_SPI_Transmit+0x26>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e169      	b.n	80032a6 <HAL_SPI_Transmit+0x2fa>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	225c      	movs	r2, #92	; 0x5c
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fda:	f7fe fd59 	bl	8001a90 <HAL_GetTick>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002fe2:	2316      	movs	r3, #22
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	1dba      	adds	r2, r7, #6
 8002fe8:	8812      	ldrh	r2, [r2, #0]
 8002fea:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	225d      	movs	r2, #93	; 0x5d
 8002ff0:	5c9b      	ldrb	r3, [r3, r2]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d004      	beq.n	8003002 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002ff8:	231f      	movs	r3, #31
 8002ffa:	18fb      	adds	r3, r7, r3
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	701a      	strb	r2, [r3, #0]
    goto error;
 8003000:	e146      	b.n	8003290 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d003      	beq.n	8003010 <HAL_SPI_Transmit+0x64>
 8003008:	1dbb      	adds	r3, r7, #6
 800300a:	881b      	ldrh	r3, [r3, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d104      	bne.n	800301a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003010:	231f      	movs	r3, #31
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	2201      	movs	r2, #1
 8003016:	701a      	strb	r2, [r3, #0]
    goto error;
 8003018:	e13a      	b.n	8003290 <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	225d      	movs	r2, #93	; 0x5d
 800301e:	2103      	movs	r1, #3
 8003020:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	68ba      	ldr	r2, [r7, #8]
 800302c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1dba      	adds	r2, r7, #6
 8003032:	8812      	ldrh	r2, [r2, #0]
 8003034:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1dba      	adds	r2, r7, #6
 800303a:	8812      	ldrh	r2, [r2, #0]
 800303c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2244      	movs	r2, #68	; 0x44
 8003048:	2100      	movs	r1, #0
 800304a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2246      	movs	r2, #70	; 0x46
 8003050:	2100      	movs	r1, #0
 8003052:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2200      	movs	r2, #0
 8003058:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	2380      	movs	r3, #128	; 0x80
 8003066:	021b      	lsls	r3, r3, #8
 8003068:	429a      	cmp	r2, r3
 800306a:	d108      	bne.n	800307e <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2180      	movs	r1, #128	; 0x80
 8003078:	01c9      	lsls	r1, r1, #7
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2240      	movs	r2, #64	; 0x40
 8003086:	4013      	ands	r3, r2
 8003088:	2b40      	cmp	r3, #64	; 0x40
 800308a:	d007      	beq.n	800309c <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	2140      	movs	r1, #64	; 0x40
 8003098:	430a      	orrs	r2, r1
 800309a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	23e0      	movs	r3, #224	; 0xe0
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d94e      	bls.n	8003146 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d004      	beq.n	80030ba <HAL_SPI_Transmit+0x10e>
 80030b0:	2316      	movs	r3, #22
 80030b2:	18fb      	adds	r3, r7, r3
 80030b4:	881b      	ldrh	r3, [r3, #0]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d13f      	bne.n	800313a <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030be:	881a      	ldrh	r2, [r3, #0]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ca:	1c9a      	adds	r2, r3, #2
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3b01      	subs	r3, #1
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80030de:	e02c      	b.n	800313a <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2202      	movs	r2, #2
 80030e8:	4013      	ands	r3, r2
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d112      	bne.n	8003114 <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f2:	881a      	ldrh	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fe:	1c9a      	adds	r2, r3, #2
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003108:	b29b      	uxth	r3, r3
 800310a:	3b01      	subs	r3, #1
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003112:	e012      	b.n	800313a <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003114:	f7fe fcbc 	bl	8001a90 <HAL_GetTick>
 8003118:	0002      	movs	r2, r0
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d802      	bhi.n	800312a <HAL_SPI_Transmit+0x17e>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	3301      	adds	r3, #1
 8003128:	d102      	bne.n	8003130 <HAL_SPI_Transmit+0x184>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d104      	bne.n	800313a <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8003130:	231f      	movs	r3, #31
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2203      	movs	r2, #3
 8003136:	701a      	strb	r2, [r3, #0]
          goto error;
 8003138:	e0aa      	b.n	8003290 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800313e:	b29b      	uxth	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1cd      	bne.n	80030e0 <HAL_SPI_Transmit+0x134>
 8003144:	e080      	b.n	8003248 <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d005      	beq.n	800315a <HAL_SPI_Transmit+0x1ae>
 800314e:	2316      	movs	r3, #22
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	881b      	ldrh	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d000      	beq.n	800315a <HAL_SPI_Transmit+0x1ae>
 8003158:	e071      	b.n	800323e <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800315e:	b29b      	uxth	r3, r3
 8003160:	2b01      	cmp	r3, #1
 8003162:	d912      	bls.n	800318a <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003168:	881a      	ldrh	r2, [r3, #0]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003174:	1c9a      	adds	r2, r3, #2
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b02      	subs	r3, #2
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003188:	e059      	b.n	800323e <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	7812      	ldrb	r2, [r2, #0]
 8003196:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80031b0:	e045      	b.n	800323e <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	2202      	movs	r2, #2
 80031ba:	4013      	ands	r3, r2
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d12b      	bne.n	8003218 <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d912      	bls.n	80031f0 <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ce:	881a      	ldrh	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031da:	1c9a      	adds	r2, r3, #2
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b02      	subs	r3, #2
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031ee:	e026      	b.n	800323e <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	330c      	adds	r3, #12
 80031fa:	7812      	ldrb	r2, [r2, #0]
 80031fc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800320c:	b29b      	uxth	r3, r3
 800320e:	3b01      	subs	r3, #1
 8003210:	b29a      	uxth	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003216:	e012      	b.n	800323e <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003218:	f7fe fc3a 	bl	8001a90 <HAL_GetTick>
 800321c:	0002      	movs	r2, r0
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d802      	bhi.n	800322e <HAL_SPI_Transmit+0x282>
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	3301      	adds	r3, #1
 800322c:	d102      	bne.n	8003234 <HAL_SPI_Transmit+0x288>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d104      	bne.n	800323e <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 8003234:	231f      	movs	r3, #31
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2203      	movs	r2, #3
 800323a:	701a      	strb	r2, [r3, #0]
          goto error;
 800323c:	e028      	b.n	8003290 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003242:	b29b      	uxth	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1b4      	bne.n	80031b2 <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	6839      	ldr	r1, [r7, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	0018      	movs	r0, r3
 8003250:	f000 f91e 	bl	8003490 <SPI_EndRxTxTransaction>
 8003254:	1e03      	subs	r3, r0, #0
 8003256:	d002      	beq.n	800325e <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2220      	movs	r2, #32
 800325c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10a      	bne.n	800327c <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	613b      	str	r3, [r7, #16]
 800327a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003280:	2b00      	cmp	r3, #0
 8003282:	d004      	beq.n	800328e <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8003284:	231f      	movs	r3, #31
 8003286:	18fb      	adds	r3, r7, r3
 8003288:	2201      	movs	r2, #1
 800328a:	701a      	strb	r2, [r3, #0]
 800328c:	e000      	b.n	8003290 <HAL_SPI_Transmit+0x2e4>
  }

error:
 800328e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	225d      	movs	r2, #93	; 0x5d
 8003294:	2101      	movs	r1, #1
 8003296:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	225c      	movs	r2, #92	; 0x5c
 800329c:	2100      	movs	r1, #0
 800329e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80032a0:	231f      	movs	r3, #31
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	781b      	ldrb	r3, [r3, #0]
}
 80032a6:	0018      	movs	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	b008      	add	sp, #32
 80032ac:	bd80      	pop	{r7, pc}

080032ae <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	b082      	sub	sp, #8
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	225d      	movs	r2, #93	; 0x5d
 80032ba:	5c9b      	ldrb	r3, [r3, r2]
 80032bc:	b2db      	uxtb	r3, r3
}
 80032be:	0018      	movs	r0, r3
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b002      	add	sp, #8
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	603b      	str	r3, [r7, #0]
 80032d4:	1dfb      	adds	r3, r7, #7
 80032d6:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032d8:	e050      	b.n	800337c <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	3301      	adds	r3, #1
 80032de:	d04d      	beq.n	800337c <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80032e0:	f7fe fbd6 	bl	8001a90 <HAL_GetTick>
 80032e4:	0002      	movs	r2, r0
 80032e6:	69bb      	ldr	r3, [r7, #24]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d902      	bls.n	80032f6 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d142      	bne.n	800337c <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	21e0      	movs	r1, #224	; 0xe0
 8003302:	438a      	bics	r2, r1
 8003304:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	2382      	movs	r3, #130	; 0x82
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	429a      	cmp	r2, r3
 8003310:	d113      	bne.n	800333a <SPI_WaitFlagStateUntilTimeout+0x72>
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	2380      	movs	r3, #128	; 0x80
 8003318:	021b      	lsls	r3, r3, #8
 800331a:	429a      	cmp	r2, r3
 800331c:	d005      	beq.n	800332a <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	2380      	movs	r3, #128	; 0x80
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	429a      	cmp	r2, r3
 8003328:	d107      	bne.n	800333a <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2140      	movs	r1, #64	; 0x40
 8003336:	438a      	bics	r2, r1
 8003338:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	019b      	lsls	r3, r3, #6
 8003342:	429a      	cmp	r2, r3
 8003344:	d110      	bne.n	8003368 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4914      	ldr	r1, [pc, #80]	; (80033a4 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8003352:	400a      	ands	r2, r1
 8003354:	601a      	str	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2180      	movs	r1, #128	; 0x80
 8003362:	0189      	lsls	r1, r1, #6
 8003364:	430a      	orrs	r2, r1
 8003366:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	225d      	movs	r2, #93	; 0x5d
 800336c:	2101      	movs	r1, #1
 800336e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	225c      	movs	r2, #92	; 0x5c
 8003374:	2100      	movs	r1, #0
 8003376:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e00f      	b.n	800339c <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	425a      	negs	r2, r3
 800338c:	4153      	adcs	r3, r2
 800338e:	b2db      	uxtb	r3, r3
 8003390:	001a      	movs	r2, r3
 8003392:	1dfb      	adds	r3, r7, #7
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d19f      	bne.n	80032da <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	0018      	movs	r0, r3
 800339e:	46bd      	mov	sp, r7
 80033a0:	b004      	add	sp, #16
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	ffffdfff 	.word	0xffffdfff

080033a8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
 80033b4:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80033b6:	e05c      	b.n	8003472 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	23c0      	movs	r3, #192	; 0xc0
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	429a      	cmp	r2, r3
 80033c0:	d106      	bne.n	80033d0 <SPI_WaitFifoStateUntilTimeout+0x28>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d103      	bne.n	80033d0 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	330c      	adds	r3, #12
 80033ce:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	3301      	adds	r3, #1
 80033d4:	d04d      	beq.n	8003472 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80033d6:	f7fe fb5b 	bl	8001a90 <HAL_GetTick>
 80033da:	0002      	movs	r2, r0
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	683a      	ldr	r2, [r7, #0]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d902      	bls.n	80033ec <SPI_WaitFifoStateUntilTimeout+0x44>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d142      	bne.n	8003472 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	21e0      	movs	r1, #224	; 0xe0
 80033f8:	438a      	bics	r2, r1
 80033fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	2382      	movs	r3, #130	; 0x82
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	429a      	cmp	r2, r3
 8003406:	d113      	bne.n	8003430 <SPI_WaitFifoStateUntilTimeout+0x88>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	2380      	movs	r3, #128	; 0x80
 800340e:	021b      	lsls	r3, r3, #8
 8003410:	429a      	cmp	r2, r3
 8003412:	d005      	beq.n	8003420 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	429a      	cmp	r2, r3
 800341e:	d107      	bne.n	8003430 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2140      	movs	r1, #64	; 0x40
 800342c:	438a      	bics	r2, r1
 800342e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003434:	2380      	movs	r3, #128	; 0x80
 8003436:	019b      	lsls	r3, r3, #6
 8003438:	429a      	cmp	r2, r3
 800343a:	d110      	bne.n	800345e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4911      	ldr	r1, [pc, #68]	; (800348c <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8003448:	400a      	ands	r2, r1
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2180      	movs	r1, #128	; 0x80
 8003458:	0189      	lsls	r1, r1, #6
 800345a:	430a      	orrs	r2, r1
 800345c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	225d      	movs	r2, #93	; 0x5d
 8003462:	2101      	movs	r1, #1
 8003464:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	225c      	movs	r2, #92	; 0x5c
 800346a:	2100      	movs	r1, #0
 800346c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e008      	b.n	8003484 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	4013      	ands	r3, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	429a      	cmp	r2, r3
 8003480:	d19a      	bne.n	80033b8 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	0018      	movs	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	b004      	add	sp, #16
 800348a:	bd80      	pop	{r7, pc}
 800348c:	ffffdfff 	.word	0xffffdfff

08003490 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	23c0      	movs	r3, #192	; 0xc0
 80034a0:	0159      	lsls	r1, r3, #5
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	0013      	movs	r3, r2
 80034aa:	2200      	movs	r2, #0
 80034ac:	f7ff ff7c 	bl	80033a8 <SPI_WaitFifoStateUntilTimeout>
 80034b0:	1e03      	subs	r3, r0, #0
 80034b2:	d007      	beq.n	80034c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b8:	2220      	movs	r2, #32
 80034ba:	431a      	orrs	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e027      	b.n	8003514 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	0013      	movs	r3, r2
 80034ce:	2200      	movs	r2, #0
 80034d0:	2180      	movs	r1, #128	; 0x80
 80034d2:	f7ff fef9 	bl	80032c8 <SPI_WaitFlagStateUntilTimeout>
 80034d6:	1e03      	subs	r3, r0, #0
 80034d8:	d007      	beq.n	80034ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034de:	2220      	movs	r2, #32
 80034e0:	431a      	orrs	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e014      	b.n	8003514 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80034ea:	68ba      	ldr	r2, [r7, #8]
 80034ec:	23c0      	movs	r3, #192	; 0xc0
 80034ee:	00d9      	lsls	r1, r3, #3
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	0013      	movs	r3, r2
 80034f8:	2200      	movs	r2, #0
 80034fa:	f7ff ff55 	bl	80033a8 <SPI_WaitFifoStateUntilTimeout>
 80034fe:	1e03      	subs	r3, r0, #0
 8003500:	d007      	beq.n	8003512 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003506:	2220      	movs	r2, #32
 8003508:	431a      	orrs	r2, r3
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e000      	b.n	8003514 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b004      	add	sp, #16
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d101      	bne.n	800352e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e01e      	b.n	800356c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	223d      	movs	r2, #61	; 0x3d
 8003532:	5c9b      	ldrb	r3, [r3, r2]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d107      	bne.n	800354a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	223c      	movs	r2, #60	; 0x3c
 800353e:	2100      	movs	r1, #0
 8003540:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	0018      	movs	r0, r3
 8003546:	f7fd fccd 	bl	8000ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	223d      	movs	r2, #61	; 0x3d
 800354e:	2102      	movs	r1, #2
 8003550:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3304      	adds	r3, #4
 800355a:	0019      	movs	r1, r3
 800355c:	0010      	movs	r0, r2
 800355e:	f000 fa49 	bl	80039f4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	223d      	movs	r2, #61	; 0x3d
 8003566:	2101      	movs	r1, #1
 8003568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	b002      	add	sp, #8
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2101      	movs	r1, #1
 8003588:	430a      	orrs	r2, r1
 800358a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	2207      	movs	r2, #7
 8003594:	4013      	ands	r3, r2
 8003596:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2b06      	cmp	r3, #6
 800359c:	d007      	beq.n	80035ae <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2101      	movs	r1, #1
 80035aa:	430a      	orrs	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	0018      	movs	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b004      	add	sp, #16
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68da      	ldr	r2, [r3, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2101      	movs	r1, #1
 80035cc:	438a      	bics	r2, r1
 80035ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	6a1b      	ldr	r3, [r3, #32]
 80035d6:	4a0b      	ldr	r2, [pc, #44]	; (8003604 <HAL_TIM_Base_Stop_IT+0x4c>)
 80035d8:	4013      	ands	r3, r2
 80035da:	d10d      	bne.n	80035f8 <HAL_TIM_Base_Stop_IT+0x40>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	4a09      	ldr	r2, [pc, #36]	; (8003608 <HAL_TIM_Base_Stop_IT+0x50>)
 80035e4:	4013      	ands	r3, r2
 80035e6:	d107      	bne.n	80035f8 <HAL_TIM_Base_Stop_IT+0x40>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2101      	movs	r1, #1
 80035f4:	438a      	bics	r2, r1
 80035f6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	0018      	movs	r0, r3
 80035fc:	46bd      	mov	sp, r7
 80035fe:	b002      	add	sp, #8
 8003600:	bd80      	pop	{r7, pc}
 8003602:	46c0      	nop			; (mov r8, r8)
 8003604:	00001111 	.word	0x00001111
 8003608:	00000444 	.word	0x00000444

0800360c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	2202      	movs	r2, #2
 800361c:	4013      	ands	r3, r2
 800361e:	2b02      	cmp	r3, #2
 8003620:	d124      	bne.n	800366c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	2202      	movs	r2, #2
 800362a:	4013      	ands	r3, r2
 800362c:	2b02      	cmp	r3, #2
 800362e:	d11d      	bne.n	800366c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	2203      	movs	r2, #3
 8003636:	4252      	negs	r2, r2
 8003638:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2201      	movs	r2, #1
 800363e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	2203      	movs	r2, #3
 8003648:	4013      	ands	r3, r2
 800364a:	d004      	beq.n	8003656 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	0018      	movs	r0, r3
 8003650:	f000 f9b8 	bl	80039c4 <HAL_TIM_IC_CaptureCallback>
 8003654:	e007      	b.n	8003666 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	0018      	movs	r0, r3
 800365a:	f000 f9ab 	bl	80039b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	0018      	movs	r0, r3
 8003662:	f000 f9b7 	bl	80039d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2204      	movs	r2, #4
 8003674:	4013      	ands	r3, r2
 8003676:	2b04      	cmp	r3, #4
 8003678:	d125      	bne.n	80036c6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2204      	movs	r2, #4
 8003682:	4013      	ands	r3, r2
 8003684:	2b04      	cmp	r3, #4
 8003686:	d11e      	bne.n	80036c6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2205      	movs	r2, #5
 800368e:	4252      	negs	r2, r2
 8003690:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2202      	movs	r2, #2
 8003696:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699a      	ldr	r2, [r3, #24]
 800369e:	23c0      	movs	r3, #192	; 0xc0
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4013      	ands	r3, r2
 80036a4:	d004      	beq.n	80036b0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f000 f98b 	bl	80039c4 <HAL_TIM_IC_CaptureCallback>
 80036ae:	e007      	b.n	80036c0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	0018      	movs	r0, r3
 80036b4:	f000 f97e 	bl	80039b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	0018      	movs	r0, r3
 80036bc:	f000 f98a 	bl	80039d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	2208      	movs	r2, #8
 80036ce:	4013      	ands	r3, r2
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d124      	bne.n	800371e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2208      	movs	r2, #8
 80036dc:	4013      	ands	r3, r2
 80036de:	2b08      	cmp	r3, #8
 80036e0:	d11d      	bne.n	800371e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2209      	movs	r2, #9
 80036e8:	4252      	negs	r2, r2
 80036ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2204      	movs	r2, #4
 80036f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	2203      	movs	r2, #3
 80036fa:	4013      	ands	r3, r2
 80036fc:	d004      	beq.n	8003708 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	0018      	movs	r0, r3
 8003702:	f000 f95f 	bl	80039c4 <HAL_TIM_IC_CaptureCallback>
 8003706:	e007      	b.n	8003718 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	0018      	movs	r0, r3
 800370c:	f000 f952 	bl	80039b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	0018      	movs	r0, r3
 8003714:	f000 f95e 	bl	80039d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	2210      	movs	r2, #16
 8003726:	4013      	ands	r3, r2
 8003728:	2b10      	cmp	r3, #16
 800372a:	d125      	bne.n	8003778 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	2210      	movs	r2, #16
 8003734:	4013      	ands	r3, r2
 8003736:	2b10      	cmp	r3, #16
 8003738:	d11e      	bne.n	8003778 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2211      	movs	r2, #17
 8003740:	4252      	negs	r2, r2
 8003742:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2208      	movs	r2, #8
 8003748:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	69da      	ldr	r2, [r3, #28]
 8003750:	23c0      	movs	r3, #192	; 0xc0
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4013      	ands	r3, r2
 8003756:	d004      	beq.n	8003762 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	0018      	movs	r0, r3
 800375c:	f000 f932 	bl	80039c4 <HAL_TIM_IC_CaptureCallback>
 8003760:	e007      	b.n	8003772 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	0018      	movs	r0, r3
 8003766:	f000 f925 	bl	80039b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	0018      	movs	r0, r3
 800376e:	f000 f931 	bl	80039d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	2201      	movs	r2, #1
 8003780:	4013      	ands	r3, r2
 8003782:	2b01      	cmp	r3, #1
 8003784:	d10f      	bne.n	80037a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	2201      	movs	r2, #1
 800378e:	4013      	ands	r3, r2
 8003790:	2b01      	cmp	r3, #1
 8003792:	d108      	bne.n	80037a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2202      	movs	r2, #2
 800379a:	4252      	negs	r2, r2
 800379c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	0018      	movs	r0, r3
 80037a2:	f7fd fa03 	bl	8000bac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2280      	movs	r2, #128	; 0x80
 80037ae:	4013      	ands	r3, r2
 80037b0:	2b80      	cmp	r3, #128	; 0x80
 80037b2:	d10f      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	2280      	movs	r2, #128	; 0x80
 80037bc:	4013      	ands	r3, r2
 80037be:	2b80      	cmp	r3, #128	; 0x80
 80037c0:	d108      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2281      	movs	r2, #129	; 0x81
 80037c8:	4252      	negs	r2, r2
 80037ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	0018      	movs	r0, r3
 80037d0:	f000 fa90 	bl	8003cf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	2240      	movs	r2, #64	; 0x40
 80037dc:	4013      	ands	r3, r2
 80037de:	2b40      	cmp	r3, #64	; 0x40
 80037e0:	d10f      	bne.n	8003802 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	2240      	movs	r2, #64	; 0x40
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b40      	cmp	r3, #64	; 0x40
 80037ee:	d108      	bne.n	8003802 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2241      	movs	r2, #65	; 0x41
 80037f6:	4252      	negs	r2, r2
 80037f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	0018      	movs	r0, r3
 80037fe:	f000 f8f1 	bl	80039e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	2220      	movs	r2, #32
 800380a:	4013      	ands	r3, r2
 800380c:	2b20      	cmp	r3, #32
 800380e:	d10f      	bne.n	8003830 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	2220      	movs	r2, #32
 8003818:	4013      	ands	r3, r2
 800381a:	2b20      	cmp	r3, #32
 800381c:	d108      	bne.n	8003830 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2221      	movs	r2, #33	; 0x21
 8003824:	4252      	negs	r2, r2
 8003826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	0018      	movs	r0, r3
 800382c:	f000 fa5a 	bl	8003ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003830:	46c0      	nop			; (mov r8, r8)
 8003832:	46bd      	mov	sp, r7
 8003834:	b002      	add	sp, #8
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	223c      	movs	r2, #60	; 0x3c
 8003846:	5c9b      	ldrb	r3, [r3, r2]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_TIM_ConfigClockSource+0x18>
 800384c:	2302      	movs	r3, #2
 800384e:	e0ab      	b.n	80039a8 <HAL_TIM_ConfigClockSource+0x170>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	223c      	movs	r2, #60	; 0x3c
 8003854:	2101      	movs	r1, #1
 8003856:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	223d      	movs	r2, #61	; 0x3d
 800385c:	2102      	movs	r1, #2
 800385e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2277      	movs	r2, #119	; 0x77
 800386c:	4393      	bics	r3, r2
 800386e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4a4f      	ldr	r2, [pc, #316]	; (80039b0 <HAL_TIM_ConfigClockSource+0x178>)
 8003874:	4013      	ands	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b40      	cmp	r3, #64	; 0x40
 8003886:	d100      	bne.n	800388a <HAL_TIM_ConfigClockSource+0x52>
 8003888:	e06b      	b.n	8003962 <HAL_TIM_ConfigClockSource+0x12a>
 800388a:	d80e      	bhi.n	80038aa <HAL_TIM_ConfigClockSource+0x72>
 800388c:	2b10      	cmp	r3, #16
 800388e:	d100      	bne.n	8003892 <HAL_TIM_ConfigClockSource+0x5a>
 8003890:	e077      	b.n	8003982 <HAL_TIM_ConfigClockSource+0x14a>
 8003892:	d803      	bhi.n	800389c <HAL_TIM_ConfigClockSource+0x64>
 8003894:	2b00      	cmp	r3, #0
 8003896:	d100      	bne.n	800389a <HAL_TIM_ConfigClockSource+0x62>
 8003898:	e073      	b.n	8003982 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800389a:	e07c      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800389c:	2b20      	cmp	r3, #32
 800389e:	d100      	bne.n	80038a2 <HAL_TIM_ConfigClockSource+0x6a>
 80038a0:	e06f      	b.n	8003982 <HAL_TIM_ConfigClockSource+0x14a>
 80038a2:	2b30      	cmp	r3, #48	; 0x30
 80038a4:	d100      	bne.n	80038a8 <HAL_TIM_ConfigClockSource+0x70>
 80038a6:	e06c      	b.n	8003982 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80038a8:	e075      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80038aa:	2b70      	cmp	r3, #112	; 0x70
 80038ac:	d00e      	beq.n	80038cc <HAL_TIM_ConfigClockSource+0x94>
 80038ae:	d804      	bhi.n	80038ba <HAL_TIM_ConfigClockSource+0x82>
 80038b0:	2b50      	cmp	r3, #80	; 0x50
 80038b2:	d036      	beq.n	8003922 <HAL_TIM_ConfigClockSource+0xea>
 80038b4:	2b60      	cmp	r3, #96	; 0x60
 80038b6:	d044      	beq.n	8003942 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80038b8:	e06d      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80038ba:	2280      	movs	r2, #128	; 0x80
 80038bc:	0152      	lsls	r2, r2, #5
 80038be:	4293      	cmp	r3, r2
 80038c0:	d068      	beq.n	8003994 <HAL_TIM_ConfigClockSource+0x15c>
 80038c2:	2280      	movs	r2, #128	; 0x80
 80038c4:	0192      	lsls	r2, r2, #6
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d017      	beq.n	80038fa <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80038ca:	e064      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6818      	ldr	r0, [r3, #0]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	6899      	ldr	r1, [r3, #8]
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f000 f984 	bl	8003be8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2277      	movs	r2, #119	; 0x77
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	609a      	str	r2, [r3, #8]
      break;
 80038f8:	e04d      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6899      	ldr	r1, [r3, #8]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f000 f96d 	bl	8003be8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2180      	movs	r1, #128	; 0x80
 800391a:	01c9      	lsls	r1, r1, #7
 800391c:	430a      	orrs	r2, r1
 800391e:	609a      	str	r2, [r3, #8]
      break;
 8003920:	e039      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6818      	ldr	r0, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	6859      	ldr	r1, [r3, #4]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	001a      	movs	r2, r3
 8003930:	f000 f8e0 	bl	8003af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2150      	movs	r1, #80	; 0x50
 800393a:	0018      	movs	r0, r3
 800393c:	f000 f93a 	bl	8003bb4 <TIM_ITRx_SetConfig>
      break;
 8003940:	e029      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6818      	ldr	r0, [r3, #0]
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	6859      	ldr	r1, [r3, #4]
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	001a      	movs	r2, r3
 8003950:	f000 f8fe 	bl	8003b50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2160      	movs	r1, #96	; 0x60
 800395a:	0018      	movs	r0, r3
 800395c:	f000 f92a 	bl	8003bb4 <TIM_ITRx_SetConfig>
      break;
 8003960:	e019      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	6859      	ldr	r1, [r3, #4]
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	001a      	movs	r2, r3
 8003970:	f000 f8c0 	bl	8003af4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2140      	movs	r1, #64	; 0x40
 800397a:	0018      	movs	r0, r3
 800397c:	f000 f91a 	bl	8003bb4 <TIM_ITRx_SetConfig>
      break;
 8003980:	e009      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	0019      	movs	r1, r3
 800398c:	0010      	movs	r0, r2
 800398e:	f000 f911 	bl	8003bb4 <TIM_ITRx_SetConfig>
      break;
 8003992:	e000      	b.n	8003996 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003994:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	223d      	movs	r2, #61	; 0x3d
 800399a:	2101      	movs	r1, #1
 800399c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	223c      	movs	r2, #60	; 0x3c
 80039a2:	2100      	movs	r1, #0
 80039a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039a6:	2300      	movs	r3, #0
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b004      	add	sp, #16
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	ffff00ff 	.word	0xffff00ff

080039b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039bc:	46c0      	nop			; (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b002      	add	sp, #8
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b002      	add	sp, #8
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039dc:	46c0      	nop			; (mov r8, r8)
 80039de:	46bd      	mov	sp, r7
 80039e0:	b002      	add	sp, #8
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039ec:	46c0      	nop			; (mov r8, r8)
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b002      	add	sp, #8
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a34      	ldr	r2, [pc, #208]	; (8003ad8 <TIM_Base_SetConfig+0xe4>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d008      	beq.n	8003a1e <TIM_Base_SetConfig+0x2a>
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	2380      	movs	r3, #128	; 0x80
 8003a10:	05db      	lsls	r3, r3, #23
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d003      	beq.n	8003a1e <TIM_Base_SetConfig+0x2a>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a30      	ldr	r2, [pc, #192]	; (8003adc <TIM_Base_SetConfig+0xe8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d108      	bne.n	8003a30 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2270      	movs	r2, #112	; 0x70
 8003a22:	4393      	bics	r3, r2
 8003a24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a29      	ldr	r2, [pc, #164]	; (8003ad8 <TIM_Base_SetConfig+0xe4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d018      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	2380      	movs	r3, #128	; 0x80
 8003a3c:	05db      	lsls	r3, r3, #23
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d013      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a25      	ldr	r2, [pc, #148]	; (8003adc <TIM_Base_SetConfig+0xe8>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00f      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a24      	ldr	r2, [pc, #144]	; (8003ae0 <TIM_Base_SetConfig+0xec>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d00b      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a23      	ldr	r2, [pc, #140]	; (8003ae4 <TIM_Base_SetConfig+0xf0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d007      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a22      	ldr	r2, [pc, #136]	; (8003ae8 <TIM_Base_SetConfig+0xf4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d003      	beq.n	8003a6a <TIM_Base_SetConfig+0x76>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a21      	ldr	r2, [pc, #132]	; (8003aec <TIM_Base_SetConfig+0xf8>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d108      	bne.n	8003a7c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4a20      	ldr	r2, [pc, #128]	; (8003af0 <TIM_Base_SetConfig+0xfc>)
 8003a6e:	4013      	ands	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2280      	movs	r2, #128	; 0x80
 8003a80:	4393      	bics	r3, r2
 8003a82:	001a      	movs	r2, r3
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	689a      	ldr	r2, [r3, #8]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a0c      	ldr	r2, [pc, #48]	; (8003ad8 <TIM_Base_SetConfig+0xe4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <TIM_Base_SetConfig+0xce>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a0d      	ldr	r2, [pc, #52]	; (8003ae4 <TIM_Base_SetConfig+0xf0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d007      	beq.n	8003ac2 <TIM_Base_SetConfig+0xce>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a0c      	ldr	r2, [pc, #48]	; (8003ae8 <TIM_Base_SetConfig+0xf4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d003      	beq.n	8003ac2 <TIM_Base_SetConfig+0xce>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a0b      	ldr	r2, [pc, #44]	; (8003aec <TIM_Base_SetConfig+0xf8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d103      	bne.n	8003aca <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	691a      	ldr	r2, [r3, #16]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	615a      	str	r2, [r3, #20]
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b004      	add	sp, #16
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	40012c00 	.word	0x40012c00
 8003adc:	40000400 	.word	0x40000400
 8003ae0:	40002000 	.word	0x40002000
 8003ae4:	40014000 	.word	0x40014000
 8003ae8:	40014400 	.word	0x40014400
 8003aec:	40014800 	.word	0x40014800
 8003af0:	fffffcff 	.word	0xfffffcff

08003af4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6a1b      	ldr	r3, [r3, #32]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	4393      	bics	r3, r2
 8003b0e:	001a      	movs	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	22f0      	movs	r2, #240	; 0xf0
 8003b1e:	4393      	bics	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	220a      	movs	r2, #10
 8003b30:	4393      	bics	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	697a      	ldr	r2, [r7, #20]
 8003b46:	621a      	str	r2, [r3, #32]
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b006      	add	sp, #24
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b086      	sub	sp, #24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	2210      	movs	r2, #16
 8003b62:	4393      	bics	r3, r2
 8003b64:	001a      	movs	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	4a0d      	ldr	r2, [pc, #52]	; (8003bb0 <TIM_TI2_ConfigInputStage+0x60>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	031b      	lsls	r3, r3, #12
 8003b82:	697a      	ldr	r2, [r7, #20]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	22a0      	movs	r2, #160	; 0xa0
 8003b8c:	4393      	bics	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	693a      	ldr	r2, [r7, #16]
 8003ba4:	621a      	str	r2, [r3, #32]
}
 8003ba6:	46c0      	nop			; (mov r8, r8)
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b006      	add	sp, #24
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	ffff0fff 	.word	0xffff0fff

08003bb4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2270      	movs	r2, #112	; 0x70
 8003bc8:	4393      	bics	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bcc:	683a      	ldr	r2, [r7, #0]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	2207      	movs	r2, #7
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	609a      	str	r2, [r3, #8]
}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b004      	add	sp, #16
 8003be4:	bd80      	pop	{r7, pc}
	...

08003be8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b086      	sub	sp, #24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	4a09      	ldr	r2, [pc, #36]	; (8003c24 <TIM_ETR_SetConfig+0x3c>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	021a      	lsls	r2, r3, #8
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	431a      	orrs	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	697a      	ldr	r2, [r7, #20]
 8003c1a:	609a      	str	r2, [r3, #8]
}
 8003c1c:	46c0      	nop			; (mov r8, r8)
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	b006      	add	sp, #24
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	ffff00ff 	.word	0xffff00ff

08003c28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	223c      	movs	r2, #60	; 0x3c
 8003c36:	5c9b      	ldrb	r3, [r3, r2]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e047      	b.n	8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	223c      	movs	r2, #60	; 0x3c
 8003c44:	2101      	movs	r1, #1
 8003c46:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	223d      	movs	r2, #61	; 0x3d
 8003c4c:	2102      	movs	r1, #2
 8003c4e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2270      	movs	r2, #112	; 0x70
 8003c64:	4393      	bics	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a16      	ldr	r2, [pc, #88]	; (8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d00f      	beq.n	8003ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	2380      	movs	r3, #128	; 0x80
 8003c8a:	05db      	lsls	r3, r3, #23
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d009      	beq.n	8003ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a11      	ldr	r2, [pc, #68]	; (8003cdc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d004      	beq.n	8003ca4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a10      	ldr	r2, [pc, #64]	; (8003ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d10c      	bne.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	2280      	movs	r2, #128	; 0x80
 8003ca8:	4393      	bics	r3, r2
 8003caa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	223d      	movs	r2, #61	; 0x3d
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	223c      	movs	r2, #60	; 0x3c
 8003cca:	2100      	movs	r1, #0
 8003ccc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	0018      	movs	r0, r3
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b004      	add	sp, #16
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40012c00 	.word	0x40012c00
 8003cdc:	40000400 	.word	0x40000400
 8003ce0:	40014000 	.word	0x40014000

08003ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cec:	46c0      	nop			; (mov r8, r8)
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b002      	add	sp, #8
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cfc:	46c0      	nop			; (mov r8, r8)
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	b002      	add	sp, #8
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <__cxa_pure_virtual>:
 8003d04:	b510      	push	{r4, lr}
 8003d06:	f000 f805 	bl	8003d14 <_ZSt9terminatev>

08003d0a <_ZN10__cxxabiv111__terminateEPFvvE>:
 8003d0a:	b510      	push	{r4, lr}
 8003d0c:	4780      	blx	r0
 8003d0e:	f000 f809 	bl	8003d24 <abort>
	...

08003d14 <_ZSt9terminatev>:
 8003d14:	4b02      	ldr	r3, [pc, #8]	; (8003d20 <_ZSt9terminatev+0xc>)
 8003d16:	b510      	push	{r4, lr}
 8003d18:	6818      	ldr	r0, [r3, #0]
 8003d1a:	f7ff fff6 	bl	8003d0a <_ZN10__cxxabiv111__terminateEPFvvE>
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	2000000c 	.word	0x2000000c

08003d24 <abort>:
 8003d24:	b510      	push	{r4, lr}
 8003d26:	2006      	movs	r0, #6
 8003d28:	f000 f86a 	bl	8003e00 <raise>
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	f7fd f969 	bl	8001004 <_exit>
	...

08003d34 <__errno>:
 8003d34:	4b01      	ldr	r3, [pc, #4]	; (8003d3c <__errno+0x8>)
 8003d36:	6818      	ldr	r0, [r3, #0]
 8003d38:	4770      	bx	lr
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	20000010 	.word	0x20000010

08003d40 <__libc_init_array>:
 8003d40:	b570      	push	{r4, r5, r6, lr}
 8003d42:	2600      	movs	r6, #0
 8003d44:	4d0c      	ldr	r5, [pc, #48]	; (8003d78 <__libc_init_array+0x38>)
 8003d46:	4c0d      	ldr	r4, [pc, #52]	; (8003d7c <__libc_init_array+0x3c>)
 8003d48:	1b64      	subs	r4, r4, r5
 8003d4a:	10a4      	asrs	r4, r4, #2
 8003d4c:	42a6      	cmp	r6, r4
 8003d4e:	d109      	bne.n	8003d64 <__libc_init_array+0x24>
 8003d50:	2600      	movs	r6, #0
 8003d52:	f000 f875 	bl	8003e40 <_init>
 8003d56:	4d0a      	ldr	r5, [pc, #40]	; (8003d80 <__libc_init_array+0x40>)
 8003d58:	4c0a      	ldr	r4, [pc, #40]	; (8003d84 <__libc_init_array+0x44>)
 8003d5a:	1b64      	subs	r4, r4, r5
 8003d5c:	10a4      	asrs	r4, r4, #2
 8003d5e:	42a6      	cmp	r6, r4
 8003d60:	d105      	bne.n	8003d6e <__libc_init_array+0x2e>
 8003d62:	bd70      	pop	{r4, r5, r6, pc}
 8003d64:	00b3      	lsls	r3, r6, #2
 8003d66:	58eb      	ldr	r3, [r5, r3]
 8003d68:	4798      	blx	r3
 8003d6a:	3601      	adds	r6, #1
 8003d6c:	e7ee      	b.n	8003d4c <__libc_init_array+0xc>
 8003d6e:	00b3      	lsls	r3, r6, #2
 8003d70:	58eb      	ldr	r3, [r5, r3]
 8003d72:	4798      	blx	r3
 8003d74:	3601      	adds	r6, #1
 8003d76:	e7f2      	b.n	8003d5e <__libc_init_array+0x1e>
 8003d78:	08003eb0 	.word	0x08003eb0
 8003d7c:	08003eb0 	.word	0x08003eb0
 8003d80:	08003eb0 	.word	0x08003eb0
 8003d84:	08003eb8 	.word	0x08003eb8

08003d88 <memcpy>:
 8003d88:	2300      	movs	r3, #0
 8003d8a:	b510      	push	{r4, lr}
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d100      	bne.n	8003d92 <memcpy+0xa>
 8003d90:	bd10      	pop	{r4, pc}
 8003d92:	5ccc      	ldrb	r4, [r1, r3]
 8003d94:	54c4      	strb	r4, [r0, r3]
 8003d96:	3301      	adds	r3, #1
 8003d98:	e7f8      	b.n	8003d8c <memcpy+0x4>

08003d9a <memset>:
 8003d9a:	0003      	movs	r3, r0
 8003d9c:	1812      	adds	r2, r2, r0
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d100      	bne.n	8003da4 <memset+0xa>
 8003da2:	4770      	bx	lr
 8003da4:	7019      	strb	r1, [r3, #0]
 8003da6:	3301      	adds	r3, #1
 8003da8:	e7f9      	b.n	8003d9e <memset+0x4>

08003daa <_raise_r>:
 8003daa:	b570      	push	{r4, r5, r6, lr}
 8003dac:	0004      	movs	r4, r0
 8003dae:	000d      	movs	r5, r1
 8003db0:	291f      	cmp	r1, #31
 8003db2:	d904      	bls.n	8003dbe <_raise_r+0x14>
 8003db4:	2316      	movs	r3, #22
 8003db6:	6003      	str	r3, [r0, #0]
 8003db8:	2001      	movs	r0, #1
 8003dba:	4240      	negs	r0, r0
 8003dbc:	bd70      	pop	{r4, r5, r6, pc}
 8003dbe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <_raise_r+0x24>
 8003dc4:	008a      	lsls	r2, r1, #2
 8003dc6:	189b      	adds	r3, r3, r2
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	2a00      	cmp	r2, #0
 8003dcc:	d108      	bne.n	8003de0 <_raise_r+0x36>
 8003dce:	0020      	movs	r0, r4
 8003dd0:	f000 f832 	bl	8003e38 <_getpid_r>
 8003dd4:	002a      	movs	r2, r5
 8003dd6:	0001      	movs	r1, r0
 8003dd8:	0020      	movs	r0, r4
 8003dda:	f000 f81b 	bl	8003e14 <_kill_r>
 8003dde:	e7ed      	b.n	8003dbc <_raise_r+0x12>
 8003de0:	2000      	movs	r0, #0
 8003de2:	2a01      	cmp	r2, #1
 8003de4:	d0ea      	beq.n	8003dbc <_raise_r+0x12>
 8003de6:	1c51      	adds	r1, r2, #1
 8003de8:	d103      	bne.n	8003df2 <_raise_r+0x48>
 8003dea:	2316      	movs	r3, #22
 8003dec:	3001      	adds	r0, #1
 8003dee:	6023      	str	r3, [r4, #0]
 8003df0:	e7e4      	b.n	8003dbc <_raise_r+0x12>
 8003df2:	2400      	movs	r4, #0
 8003df4:	0028      	movs	r0, r5
 8003df6:	601c      	str	r4, [r3, #0]
 8003df8:	4790      	blx	r2
 8003dfa:	0020      	movs	r0, r4
 8003dfc:	e7de      	b.n	8003dbc <_raise_r+0x12>
	...

08003e00 <raise>:
 8003e00:	b510      	push	{r4, lr}
 8003e02:	4b03      	ldr	r3, [pc, #12]	; (8003e10 <raise+0x10>)
 8003e04:	0001      	movs	r1, r0
 8003e06:	6818      	ldr	r0, [r3, #0]
 8003e08:	f7ff ffcf 	bl	8003daa <_raise_r>
 8003e0c:	bd10      	pop	{r4, pc}
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	20000010 	.word	0x20000010

08003e14 <_kill_r>:
 8003e14:	2300      	movs	r3, #0
 8003e16:	b570      	push	{r4, r5, r6, lr}
 8003e18:	4c06      	ldr	r4, [pc, #24]	; (8003e34 <_kill_r+0x20>)
 8003e1a:	0005      	movs	r5, r0
 8003e1c:	0008      	movs	r0, r1
 8003e1e:	0011      	movs	r1, r2
 8003e20:	6023      	str	r3, [r4, #0]
 8003e22:	f7fd f8df 	bl	8000fe4 <_kill>
 8003e26:	1c43      	adds	r3, r0, #1
 8003e28:	d103      	bne.n	8003e32 <_kill_r+0x1e>
 8003e2a:	6823      	ldr	r3, [r4, #0]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d000      	beq.n	8003e32 <_kill_r+0x1e>
 8003e30:	602b      	str	r3, [r5, #0]
 8003e32:	bd70      	pop	{r4, r5, r6, pc}
 8003e34:	200001f4 	.word	0x200001f4

08003e38 <_getpid_r>:
 8003e38:	b510      	push	{r4, lr}
 8003e3a:	f7fd f8cd 	bl	8000fd8 <_getpid>
 8003e3e:	bd10      	pop	{r4, pc}

08003e40 <_init>:
 8003e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e46:	bc08      	pop	{r3}
 8003e48:	469e      	mov	lr, r3
 8003e4a:	4770      	bx	lr

08003e4c <_fini>:
 8003e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e4e:	46c0      	nop			; (mov r8, r8)
 8003e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e52:	bc08      	pop	{r3}
 8003e54:	469e      	mov	lr, r3
 8003e56:	4770      	bx	lr
