#:C229   
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.58f
#Current Working Directory:
#:D   D:\cern\glib\gbt-fpga-4.1.0_orig\example_designs\xilinx_v6\glib\ise_project
#Date/Time:
#:T   Mon Aug 08 21:18:03 2016
#------------------------------
	#Reading glib_gbt_example_design.ncd...
	#Loading device for application Rf_Device from file '6vlx130t.nph' in environment C:\Xilinx\14.5\ISE_DS\ISE\.
	#   "glib_gbt_example_design" is an NCD, version 3.2, device xc6vlx130t, package ff1156, speed -1
	#Design creation date: 2016.08.08.11.02.57
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
select -k comp 'usr/rxIla/U0/iTRIG_IN<67>'
	#3
unselect comp 'usr/rxIla/U0/iTRIG_IN<67>'
	#4
select -k comp 'usr/rxIla/U0/iTRIG_IN<71>'
	#5
unselect comp 'usr/rxIla/U0/iTRIG_IN<71>'
	#6
select -k comp 'usr/rxIla/U0/iTRIG_IN<75>'
	#7
unselect comp 'usr/rxIla/U0/iTRIG_IN<75>'
	#8
select -k comp 'usr/rxIla/U0/iTRIG_IN<79>'
	#9
unselect comp 'usr/rxIla/U0/iTRIG_IN<79>'
	#10
select -k comp 'usr/rxIla/U0/iTRIG_IN<83>'
	#11
unselect comp 'usr/rxIla/U0/iTRIG_IN<83>'
	#12
select -k comp 'usr/rxIla/U0/iTRIG_IN<87>'
	#13
unselect comp 'usr/rxIla/U0/iTRIG_IN<87>'
	#14
select -k comp 'usr/rxIla/U0/iTRIG_IN<91>'
	#15
unselect comp 'usr/rxIla/U0/iTRIG_IN<91>'
	#16
select -k comp 'usr/rxIla/U0/iTRIG_IN<95>'
	#17
unselect comp 'usr/rxIla/U0/iTRIG_IN<95>'
	#18
select -k comp 'usr/rxIla/U0/iTRIG_IN<99>'
	#19
unselect comp 'usr/rxIla/U0/iTRIG_IN<99>'
	#20
select -k comp 'usr/rxIla/U0/iTRIG_IN<103>'
	#21
unselect comp 'usr/rxIla/U0/iTRIG_IN<103>'
	#22
select -k comp 'usr/rxIla/U0/iTRIG_IN<107>'
	#23
unselect comp 'usr/rxIla/U0/iTRIG_IN<107>'
	#24
select -k comp 'usr/rxIla/U0/iTRIG_IN<111>'
	#25
unselect comp 'usr/rxIla/U0/iTRIG_IN<111>'
	#26
select -k comp 'usr/rxIla/U0/iTRIG_IN<115>'
	#27
unselect comp 'usr/rxIla/U0/iTRIG_IN<115>'
	#28
select -k comp 'usr/rxIla/U0/iTRIG_IN<119>'
	#29
unselect comp 'usr/rxIla/U0/iTRIG_IN<119>'
	#30
select -k comp 'usr/rxIla/U0/iTRIG_IN<123>'
	#31
unselect comp 'usr/rxIla/U0/iTRIG_IN<123>'
	#32
select -k comp 'usr/rxIla/U0/iTRIG_IN<127>'
	#33
unselect comp 'usr/rxIla/U0/iTRIG_IN<127>'
	#34
select -k comp 'usr/rxIla/U0/iTRIG_IN<131>'
	#35
unselect comp 'usr/rxIla/U0/iTRIG_IN<131>'
	#36
select -k comp 'usr/rxIla/U0/iTRIG_IN<135>'
	#37
unselect comp 'usr/rxIla/U0/iTRIG_IN<135>'
	#38
select -k comp 'usr/rxIla/U0/iTRIG_IN<139>'
	#39
unselect comp 'usr/rxIla/U0/iTRIG_IN<139>'
	#40
select -k comp 'usr/rxIla/U0/iTRIG_IN<143>'
	#41
unselect comp 'usr/rxIla/U0/iTRIG_IN<143>'
	#42
select -k comp 'usr/rxIla/U0/iTRIG_IN<147>'
	#43
unselect comp 'usr/rxIla/U0/iTRIG_IN<147>'
	#44
select -k comp 'usr/rxIla/U0/iTRIG_IN<151>'
	#45
unselect comp 'usr/rxIla/U0/iTRIG_IN<151>'
	#46
select -k comp 'usr/rxIla/U0/iTRIG_IN<155>'
	#47
unselect comp 'usr/rxIla/U0/iTRIG_IN<155>'
	#48
select -k comp 'usr/rxIla/U0/iTRIG_IN<159>'
	#49
unselect comp 'usr/rxIla/U0/iTRIG_IN<159>'
	#50
select -k comp 'usr/rxIla/U0/iTRIG_IN<163>'
	#51
unselect comp 'usr/rxIla/U0/iTRIG_IN<163>'
	#52
select -k comp 'usr/rxIla/U0/iTRIG_IN<167>'
	#53
unselect comp 'usr/rxIla/U0/iTRIG_IN<167>'
	#54
select -k comp 'usr/rxIla/U0/iTRIG_IN<171>'
	#55
unselect comp 'usr/rxIla/U0/iTRIG_IN<171>'
	#56
select -k comp 'usr/rxIla/U0/iTRIG_IN<175>'
	#57
unselect comp 'usr/rxIla/U0/iTRIG_IN<175>'
	#58
select -k comp 'usr/rxIla/U0/iTRIG_IN<179>'
	#59
unselect comp 'usr/rxIla/U0/iTRIG_IN<179>'
	#60
select -k comp 'usr/rxIla/U0/iTRIG_IN<183>'
	#61
unselect comp 'usr/rxIla/U0/iTRIG_IN<183>'
	#62
select -k comp 'usr/rxIla/U0/iTRIG_IN<187>'
	#63
unselect comp 'usr/rxIla/U0/iTRIG_IN<187>'
	#64
select -k comp 'usr/rxIla/U0/iTRIG_IN<191>'
	#65
unselect comp 'usr/rxIla/U0/iTRIG_IN<191>'
	#66
select -k comp 'usr/rxIla/U0/iTRIG_IN<195>'
	#67
unselect comp 'usr/rxIla/U0/iTRIG_IN<195>'
	#68
select -k comp 'usr/rxIla/U0/iTRIG_IN<199>'
	#69
unselect comp 'usr/rxIla/U0/iTRIG_IN<199>'
	#70
select -k comp 'usr/rxIla/U0/iTRIG_IN<203>'
	#71
unselect comp 'usr/rxIla/U0/iTRIG_IN<203>'
	#72
select -k comp 'usr/rxIla/U0/iTRIG_IN<207>'
	#73
unselect comp 'usr/rxIla/U0/iTRIG_IN<207>'
	#74
select -k comp 'usr/rxIla/U0/iTRIG_IN<211>'
	#75
unselect comp 'usr/rxIla/U0/iTRIG_IN<211>'
	#76
select -k comp 'usr/rxIla/U0/iTRIG_IN<215>'
	#77
unselect comp 'usr/rxIla/U0/iTRIG_IN<215>'
	#78
select -k comp 'usr/rxIla/U0/iTRIG_IN<219>'
	#79
unselect comp 'usr/rxIla/U0/iTRIG_IN<219>'
	#80
select -k comp 'usr/rxIla/U0/iTRIG_IN<227>'
	#81
unselect comp 'usr/rxIla/U0/iTRIG_IN<227>'
	#82
select -k comp 'usr/rxIla/U0/iTRIG_IN<231>'
	#83
unselect comp 'usr/rxIla/U0/iTRIG_IN<231>'
	#84
select -k comp 'usr/rxIla/U0/iTRIG_IN<235>'
	#85
unselect comp 'usr/rxIla/U0/iTRIG_IN<235>'
	#86
select -k comp 'usr/rxIla/U0/iTRIG_IN<239>'
	#87
unselect comp 'usr/rxIla/U0/iTRIG_IN<239>'
	#88
select -k comp 'usr/rxIla/U0/iTRIG_IN<243>'
	#89
unselect comp 'usr/rxIla/U0/iTRIG_IN<243>'
	#90
select -k comp 'usr/rxIla/U0/iTRIG_IN<247>'
	#91
unselect comp 'usr/rxIla/U0/iTRIG_IN<247>'
	#92
select -k comp 'usr/rxIla/U0/iTRIG_IN<251>'
	#93
unselect comp 'usr/rxIla/U0/iTRIG_IN<251>'
	#94
select -k comp 'usr/rxIla/U0/iTRIG_IN<255>'
	#95
unselect comp 'usr/rxIla/U0/iTRIG_IN<255>'
	#96
select -k comp 'usr/rxIla/U0/iTRIG_IN<259>'
	#97
unselect comp 'usr/rxIla/U0/iTRIG_IN<259>'
	#98
select -k comp 'usr/rxIla/U0/iTRIG_IN<263>'
	#99
unselect comp 'usr/rxIla/U0/iTRIG_IN<263>'
	#100
select -k comp 'usr/rxIla/U0/iTRIG_IN<267>'
	#101
unselect comp 'usr/rxIla/U0/iTRIG_IN<267>'
	#102
select -k comp 'usr/rxIla/U0/iTRIG_IN<271>'
	#103
unselect comp 'usr/rxIla/U0/iTRIG_IN<271>'
	#104
select -k comp 'usr/rxIla/U0/iTRIG_IN<275>'
	#105
unselect comp 'usr/rxIla/U0/iTRIG_IN<275>'
	#106
select -k comp 'usr/rxIla/U0/iTRIG_IN<279>'
	#107
unselect comp 'usr/rxIla/U0/iTRIG_IN<279>'
	#108
select -k comp 'usr/rxIla/U0/iTRIG_IN<283>'
	#109
unselect comp 'usr/rxIla/U0/iTRIG_IN<283>'
	#110
select -k comp 'usr/rxIla/U0/iTRIG_IN<287>'
	#111
unselect comp 'usr/rxIla/U0/iTRIG_IN<287>'
	#112
select -k comp 'usr/rxIla/U0/iTRIG_IN<291>'
	#113
unselect comp 'usr/rxIla/U0/iTRIG_IN<291>'
	#114
select -k comp 'usr/rxIla/U0/iTRIG_IN<295>'
	#115
unselect comp 'usr/rxIla/U0/iTRIG_IN<295>'
	#116
select -k comp 'usr/rxIla/U0/iTRIG_IN<299>'
	#117
unselect comp 'usr/rxIla/U0/iTRIG_IN<299>'
	#118
select -k comp 'usr/rxIla/U0/iTRIG_IN<303>'
	#119
unselect comp 'usr/rxIla/U0/iTRIG_IN<303>'
	#120
select -k comp 'usr/rxIla/U0/iTRIG_IN<307>'
	#121
unselect comp 'usr/rxIla/U0/iTRIG_IN<307>'
	#122
select -k comp 'usr/rxIla/U0/iTRIG_IN<315>'
	#123
unselect comp 'usr/rxIla/U0/iTRIG_IN<315>'
	#124
select -k comp 'usr/rxIla/U0/iTRIG_IN<319>'
	#125
unselect comp 'usr/rxIla/U0/iTRIG_IN<319>'
	#126
select -k comp 'usr/rxIla/U0/iTRIG_IN<323>'
	#127
unselect comp 'usr/rxIla/U0/iTRIG_IN<323>'
	#128
select -k comp 'usr/rxIla/U0/iTRIG_IN<331>'
	#129
unselect comp 'usr/rxIla/U0/iTRIG_IN<331>'
	#130
select -k comp 'usr/rxIla/U0/iTRIG_IN<335>'
	#131
unselect comp 'usr/rxIla/U0/iTRIG_IN<335>'
	#132
select -k comp 'usr/rxIla/U0/iTRIG_IN<339>'
	#133
unselect comp 'usr/rxIla/U0/iTRIG_IN<339>'
	#134
select -k comp 'usr/rxIla/U0/iTRIG_IN<343>'
	#135
unselect comp 'usr/rxIla/U0/iTRIG_IN<343>'
	#136
select -k comp 'usr/rxIla/U0/iTRIG_IN<351>'
	#137
unselect comp 'usr/rxIla/U0/iTRIG_IN<351>'
	#138
select -k comp 'usr/rxIla/U0/iTRIG_IN<355>'
	#139
unselect comp 'usr/rxIla/U0/iTRIG_IN<355>'
	#140
select -k comp 'usr/rxIla/U0/iTRIG_IN<359>'
	#141
unselect comp 'usr/rxIla/U0/iTRIG_IN<359>'
	#142
select -k comp 'usr/rxIla/U0/iTRIG_IN<363>'
	#143
unselect comp 'usr/rxIla/U0/iTRIG_IN<363>'
	#144
select -k comp 'usr/rxIla/U0/iTRIG_IN<367>'
	#145
unselect comp 'usr/rxIla/U0/iTRIG_IN<367>'
	#146
select -k comp 'usr/rxIla/U0/iTRIG_IN<371>'
	#147
unselect comp 'usr/rxIla/U0/iTRIG_IN<371>'
	#148
select -k comp 'usr/rxIla/U0/iTRIG_IN<375>'
	#149
unselect comp 'usr/rxIla/U0/iTRIG_IN<375>'
	#150
select -k comp 'usr/rxIla/U0/iTRIG_IN<379>'
	#151
unselect comp 'usr/rxIla/U0/iTRIG_IN<379>'
	#152
select -k comp 'usr/rxIla/U0/iTRIG_IN<383>'
	#153
unselect comp 'usr/rxIla/U0/iTRIG_IN<383>'
	#154
select -k comp 'usr/rxIla/U0/iTRIG_IN<387>'
	#155
unselect comp 'usr/rxIla/U0/iTRIG_IN<387>'
	#156
select -k comp 'usr/rxIla/U0/iTRIG_IN<391>'
	#157
unselect comp 'usr/rxIla/U0/iTRIG_IN<391>'
	#158
select -k comp 'usr/rxIla/U0/iTRIG_IN<395>'
	#159
unselect comp 'usr/rxIla/U0/iTRIG_IN<395>'
	#160
select -k comp 'usr/rxIla/U0/iTRIG_IN<399>'
	#161
unselect comp 'usr/rxIla/U0/iTRIG_IN<399>'
	#162
select -k comp 'usr/rxIla/U0/iTRIG_IN<403>'
	#163
unselect comp 'usr/rxIla/U0/iTRIG_IN<403>'
	#164
select -k comp 'usr/rxIla/U0/iTRIG_IN<407>'
	#165
unselect comp 'usr/rxIla/U0/iTRIG_IN<407>'
	#166
select -k comp 'usr/rxIla/U0/iTRIG_IN<411>'
	#167
unselect comp 'usr/rxIla/U0/iTRIG_IN<411>'
	#168
select -k comp 'usr/rxIla/U0/iTRIG_IN<415>'
	#169
unselect comp 'usr/rxIla/U0/iTRIG_IN<415>'
	#170
select -k comp 'usr/rxIla/U0/iTRIG_IN<423>'
	#171
unselect comp 'usr/rxIla/U0/iTRIG_IN<423>'
	#172
select -k comp 'usr/rxIla/U0/iTRIG_IN<431>'
	#173
unselect comp 'usr/rxIla/U0/iTRIG_IN<431>'
	#174
select -k comp 'usr/rxIla/U0/iTRIG_IN<435>'
	#175
unselect comp 'usr/rxIla/U0/iTRIG_IN<435>'
	#176
select -k comp 'usr/rxIla/U0/iTRIG_IN<439>'
	#177
unselect comp 'usr/rxIla/U0/iTRIG_IN<439>'
	#178
select -k comp 'usr/rxIla/U0/iTRIG_IN<443>'
	#179
unselect comp 'usr/rxIla/U0/iTRIG_IN<443>'
	#180
select -k comp 'usr/rxIla/U0/iTRIG_IN<447>'
	#181
unselect comp 'usr/rxIla/U0/iTRIG_IN<447>'
	#182
select -k comp 'usr/rxIla/U0/iTRIG_IN<451>'
	#183
unselect comp 'usr/rxIla/U0/iTRIG_IN<451>'
	#184
select -k comp 'usr/rxIla/U0/iTRIG_IN<455>'
	#185
unselect comp 'usr/rxIla/U0/iTRIG_IN<455>'
	#186
select -k comp 'usr/rxIla/U0/iTRIG_IN<459>'
	#187
unselect comp 'usr/rxIla/U0/iTRIG_IN<459>'
	#188
select -k comp 'usr/rxIla/U0/iTRIG_IN<463>'
	#189
unselect comp 'usr/rxIla/U0/iTRIG_IN<463>'
	#190
select -k comp 'usr/rxIla/U0/iTRIG_IN<467>'
	#191
unselect comp 'usr/rxIla/U0/iTRIG_IN<467>'
	#192
select -k comp 'usr/rxIla/U0/iTRIG_IN<471>'
	#193
unselect comp 'usr/rxIla/U0/iTRIG_IN<471>'
	#194
select -k comp 'usr/rxIla/U0/iTRIG_IN<475>'
	#195
unselect comp 'usr/rxIla/U0/iTRIG_IN<475>'
	#196
select -k comp 'usr/rxIla/U0/iTRIG_IN<479>'
	#197
unselect comp 'usr/rxIla/U0/iTRIG_IN<479>'
	#198
select -k comp 'usr/rxIla/U0/iTRIG_IN<483>'
	#199
unselect comp 'usr/rxIla/U0/iTRIG_IN<483>'
	#200
select -k comp 'usr/rxIla/U0/iTRIG_IN<487>'
	#201
unselect comp 'usr/rxIla/U0/iTRIG_IN<487>'
	#202
select -k comp 'usr/rxIla/U0/iTRIG_IN<491>'
	#203
unselect comp 'usr/rxIla/U0/iTRIG_IN<491>'
	#204
select -k comp 'usr/rxIla/U0/iTRIG_IN<495>'
	#205
unselect comp 'usr/rxIla/U0/iTRIG_IN<495>'
	#206
select -k comp 'usr/rxIla/U0/iTRIG_IN<503>'
	#207
unselect comp 'usr/rxIla/U0/iTRIG_IN<503>'
	#208
select -k comp 'usr/rxIla/U0/iTRIG_IN<507>'
	#209
unselect comp 'usr/rxIla/U0/iTRIG_IN<507>'
	#210
select -k comp 'usr/rxIla/U0/iTRIG_IN<511>'
	#211
unselect comp 'usr/rxIla/U0/iTRIG_IN<511>'
	#212
select -k comp 'usr/rxIla/U0/iTRIG_IN<515>'
	#213
unselect comp 'usr/rxIla/U0/iTRIG_IN<515>'
	#214
select -k comp 'usr/rxIla/U0/iTRIG_IN<519>'
	#215
unselect comp 'usr/rxIla/U0/iTRIG_IN<519>'
	#216
select -k comp 'usr/rxIla/U0/iTRIG_IN<523>'
	#217
unselect comp 'usr/rxIla/U0/iTRIG_IN<523>'
	#218
select -k comp 'usr/rxIla/U0/iTRIG_IN<531>'
	#219
unselect comp 'usr/rxIla/U0/iTRIG_IN<531>'
	#220
select -k comp 'usr/rxIla/U0/iTRIG_IN<535>'
	#221
unselect comp 'usr/rxIla/U0/iTRIG_IN<535>'
	#222
select -k comp 'usr/rxIla/U0/iTRIG_IN<539>'
	#223
unselect comp 'usr/rxIla/U0/iTRIG_IN<539>'
	#224
select -k comp 'usr/rxIla/U0/iTRIG_IN<543>'
	#225
unselect comp 'usr/rxIla/U0/iTRIG_IN<543>'
	#226
select -k comp 'usr/rxIla/U0/iTRIG_IN<547>'
	#227
unselect comp 'usr/rxIla/U0/iTRIG_IN<547>'
	#228
select -k comp 'usr/rxIla/U0/iTRIG_IN<551>'
	#229
unselect comp 'usr/rxIla/U0/iTRIG_IN<551>'
	#230
select -k comp 'usr/rxIla/U0/iTRIG_IN<555>'
	#231
unselect comp 'usr/rxIla/U0/iTRIG_IN<555>'
	#232
select -k comp 'usr/rxIla/U0/iTRIG_IN<559>'
	#233
post ila
	#Building all ILA Capture Units ...
	#234
bitgen "glib_gbt_example_design.bit" " -w"
	#Release 14.5 - Bitgen P.58f (nt64)
	#Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
	#
	#Mon Aug 08 22:30:05 2016
	#
	#Running DRC.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/dtc_top/gbtRxReset_from_gbtBankRst is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/async_to_vio<1> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/txIlaControl_from_icon<13> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxIlaControl_from_icon<13> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxBitSlipNbr_from_dtcfetop<1> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/mgtReady_from_dtcfetop is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:372 - Gated clock. Clock net usr/rxBitSlipNbr_from_dtcfetop<4> is sourced by a combinatorial pin. This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
	#WARNING:PhysDesignRules:367 - The signal <usr/i_fe_cbc_i2c_cmd_ack_resync_loop[1].cbc_i2c_cmd_ack_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/i_fe_cbc_i2c_cmd_ack_resync_loop[1].cbc_i2c_cmd_ack_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/i_fe_cbc_i2c_cmd_ack_resync_loop[1].cbc_i2c_cmd_ack_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/inst_flags_to_pc_resync/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[5].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[6].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[4].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[3].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[7].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[2].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the design.
	#WARNING:PhysDesignRules:367 - The signal <usr/vio/U0/I_VIO/GEN_SYNC_OUT[8].SYNC_OUT_CELL/out_temp> is incomplete. The signal does not drive any load pins in the design.
	#WA