========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: cache_l2		size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 65339103	w_miss: 6233186	w_miss_rate: 9.539748%
r_access: 234658795	r_miss: 15759769	r_miss_rate: 6.716036%
t_access: 299997898	t_miss: 21992955	t_miss_rate: 7.331036%
Read_Latency: 893093613	Write_Latency: 270815541
========== End of L1 ==========

========== L2 info ==========
w_access: 21991200	w_miss: 1	w_miss_rate: 0.000005%
r_access: 21992955	r_miss: 713514	r_miss_rate: 3.244284%
t_access: 43984155	t_miss: 713515	t_miss_rate: 1.622209%
Read_Latency: 225050127	Write_Latency: 285885638
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 713515	r_miss: 18	r_miss_rate: 0.002523%
t_access: 713515	t_miss: 18	t_miss_rate: 0.002523%
Read_Latency: 17839225	Write_Latency: 0
========== End of L3 ==========

