

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Apr 11 12:23:49 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,split=1,delta=2
     8                           	psect	text1,local,class=CODE,merge=1,delta=2
     9                           	psect	text2,local,class=CODE,merge=1,delta=2
    10                           	psect	text3,local,class=CODE,merge=1,delta=2
    11                           	psect	text4,local,class=CODE,merge=1,delta=2
    12                           	psect	intentry,global,class=CODE,delta=2
    13                           	psect	text5,local,class=CODE,merge=1,delta=2
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    16                           	dabs	1,0x7E,2
    17     0000                     
    18                           ; Version 2.40
    19                           ; Generated 17/11/2021 GMT
    20                           ; 
    21                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC16F887 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53     0000                     	;# 
    54     0001                     	;# 
    55     0002                     	;# 
    56     0003                     	;# 
    57     0004                     	;# 
    58     0005                     	;# 
    59     0006                     	;# 
    60     0007                     	;# 
    61     0008                     	;# 
    62     0009                     	;# 
    63     000A                     	;# 
    64     000B                     	;# 
    65     000C                     	;# 
    66     000D                     	;# 
    67     000E                     	;# 
    68     000E                     	;# 
    69     000F                     	;# 
    70     0010                     	;# 
    71     0011                     	;# 
    72     0012                     	;# 
    73     0013                     	;# 
    74     0014                     	;# 
    75     0015                     	;# 
    76     0015                     	;# 
    77     0016                     	;# 
    78     0017                     	;# 
    79     0018                     	;# 
    80     0019                     	;# 
    81     001A                     	;# 
    82     001B                     	;# 
    83     001B                     	;# 
    84     001C                     	;# 
    85     001D                     	;# 
    86     001E                     	;# 
    87     001F                     	;# 
    88     0081                     	;# 
    89     0085                     	;# 
    90     0086                     	;# 
    91     0087                     	;# 
    92     0088                     	;# 
    93     0089                     	;# 
    94     008C                     	;# 
    95     008D                     	;# 
    96     008E                     	;# 
    97     008F                     	;# 
    98     0090                     	;# 
    99     0091                     	;# 
   100     0092                     	;# 
   101     0093                     	;# 
   102     0093                     	;# 
   103     0093                     	;# 
   104     0094                     	;# 
   105     0095                     	;# 
   106     0096                     	;# 
   107     0097                     	;# 
   108     0098                     	;# 
   109     0099                     	;# 
   110     009A                     	;# 
   111     009B                     	;# 
   112     009C                     	;# 
   113     009D                     	;# 
   114     009E                     	;# 
   115     009F                     	;# 
   116     0105                     	;# 
   117     0107                     	;# 
   118     0108                     	;# 
   119     0109                     	;# 
   120     010C                     	;# 
   121     010C                     	;# 
   122     010D                     	;# 
   123     010E                     	;# 
   124     010F                     	;# 
   125     0185                     	;# 
   126     0187                     	;# 
   127     0188                     	;# 
   128     0189                     	;# 
   129     018C                     	;# 
   130     018D                     	;# 
   131     0000                     	;# 
   132     0001                     	;# 
   133     0002                     	;# 
   134     0003                     	;# 
   135     0004                     	;# 
   136     0005                     	;# 
   137     0006                     	;# 
   138     0007                     	;# 
   139     0008                     	;# 
   140     0009                     	;# 
   141     000A                     	;# 
   142     000B                     	;# 
   143     000C                     	;# 
   144     000D                     	;# 
   145     000E                     	;# 
   146     000E                     	;# 
   147     000F                     	;# 
   148     0010                     	;# 
   149     0011                     	;# 
   150     0012                     	;# 
   151     0013                     	;# 
   152     0014                     	;# 
   153     0015                     	;# 
   154     0015                     	;# 
   155     0016                     	;# 
   156     0017                     	;# 
   157     0018                     	;# 
   158     0019                     	;# 
   159     001A                     	;# 
   160     001B                     	;# 
   161     001B                     	;# 
   162     001C                     	;# 
   163     001D                     	;# 
   164     001E                     	;# 
   165     001F                     	;# 
   166     0081                     	;# 
   167     0085                     	;# 
   168     0086                     	;# 
   169     0087                     	;# 
   170     0088                     	;# 
   171     0089                     	;# 
   172     008C                     	;# 
   173     008D                     	;# 
   174     008E                     	;# 
   175     008F                     	;# 
   176     0090                     	;# 
   177     0091                     	;# 
   178     0092                     	;# 
   179     0093                     	;# 
   180     0093                     	;# 
   181     0093                     	;# 
   182     0094                     	;# 
   183     0095                     	;# 
   184     0096                     	;# 
   185     0097                     	;# 
   186     0098                     	;# 
   187     0099                     	;# 
   188     009A                     	;# 
   189     009B                     	;# 
   190     009C                     	;# 
   191     009D                     	;# 
   192     009E                     	;# 
   193     009F                     	;# 
   194     0105                     	;# 
   195     0107                     	;# 
   196     0108                     	;# 
   197     0109                     	;# 
   198     010C                     	;# 
   199     010C                     	;# 
   200     010D                     	;# 
   201     010E                     	;# 
   202     010F                     	;# 
   203     0185                     	;# 
   204     0187                     	;# 
   205     0188                     	;# 
   206     0189                     	;# 
   207     018C                     	;# 
   208     018D                     	;# 
   209     0001                     _TMR0	set	1
   210     0017                     _CCP1CONbits	set	23
   211     0012                     _T2CONbits	set	18
   212     0009                     _PORTE	set	9
   213     0015                     _CCPR1L	set	21
   214     0008                     _PORTD	set	8
   215     001E                     _ADRESH	set	30
   216     001F                     _ADCON0bits	set	31
   217     0061                     _TMR2IF	set	97
   218     005D                     _T0IE	set	93
   219     005F                     _GIE	set	95
   220     0066                     _ADIF	set	102
   221     005A                     _T0IF	set	90
   222     0092                     _PR2	set	146
   223     0087                     _TRISCbits	set	135
   224     009F                     _ADCON1bits	set	159
   225     0089                     _TRISE	set	137
   226     0088                     _TRISD	set	136
   227     0085                     _TRISAbits	set	133
   228     0466                     _ADIE	set	1126
   229     0408                     _PS0	set	1032
   230     0409                     _PS1	set	1033
   231     040A                     _PS2	set	1034
   232     040B                     _PSA	set	1035
   233     040D                     _T0CS	set	1037
   234     0478                     _SCS	set	1144
   235     047C                     _IRCF0	set	1148
   236     047D                     _IRCF1	set	1149
   237     047E                     _IRCF2	set	1150
   238     0188                     _ANSELbits	set	392
   239                           
   240                           	psect	cinit
   241     000F                     start_initialization:	
   242                           ; #config settings
   243                           
   244     000F                     __initialization:
   245                           
   246                           ; Clear objects allocated to COMMON
   247     000F  01F0               	clrf	__pbssCOMMON& (0+127)
   248     0010  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   249     0011  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   250     0012                     end_of_initialization:	
   251                           ;End of C runtime variable initialization code
   252                           
   253     0012                     __end_of__initialization:
   254     0012  0183               	clrf	3
   255     0013  120A  118A  28A8   	ljmp	_main	;jump to C main() function
   256                           
   257                           	psect	bssCOMMON
   258     0070                     __pbssCOMMON:
   259     0070                     _pot1_in:
   260     0070                     	ds	1
   261     0071                     _pot0_in:
   262     0071                     	ds	1
   263     0072                     _counter:
   264     0072                     	ds	1
   265                           
   266                           	psect	cstackCOMMON
   267     0073                     __pcstackCOMMON:
   268     0073                     ?_TMR0_reset:
   269     0073                     ?_setup:	
   270                           ; 1 bytes @ 0x0
   271                           
   272     0073                     ?_TMR2_reset:	
   273                           ; 1 bytes @ 0x0
   274                           
   275     0073                     ?_isr:	
   276                           ; 1 bytes @ 0x0
   277                           
   278     0073                     ??_isr:	
   279                           ; 1 bytes @ 0x0
   280                           
   281     0073                     ?i1_TMR0_reset:	
   282                           ; 1 bytes @ 0x0
   283                           
   284     0073                     ??i1_TMR0_reset:	
   285                           ; 1 bytes @ 0x0
   286                           
   287     0073                     ?_main:	
   288                           ; 1 bytes @ 0x0
   289                           
   290                           
   291                           ; 2 bytes @ 0x0
   292     0073                     	ds	2
   293     0075                     ??_TMR0_reset:
   294     0075                     ??_setup:	
   295                           ; 1 bytes @ 0x2
   296                           
   297     0075                     ??_TMR2_reset:	
   298                           ; 1 bytes @ 0x2
   299                           
   300     0075                     ??_main:	
   301                           ; 1 bytes @ 0x2
   302                           
   303                           
   304                           	psect	maintext
   305     00A8                     __pmaintext:	
   306                           ; 1 bytes @ 0x2
   307 ;;
   308 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   309 ;;
   310 ;; *************** function _main *****************
   311 ;; Defined at:
   312 ;;		line 84 in file "Lab7.c"
   313 ;; Parameters:    Size  Location     Type
   314 ;;		None
   315 ;; Auto vars:     Size  Location     Type
   316 ;;		None
   317 ;; Return value:  Size  Location     Type
   318 ;;                  2   93[None  ] int 
   319 ;; Registers used:
   320 ;;		wreg, status,2, status,0, pclath, cstack
   321 ;; Tracked objects:
   322 ;;		On entry : B00/0
   323 ;;		On exit  : 0/0
   324 ;;		Unchanged: 0/0
   325 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   326 ;;      Params:         0       0       0       0       0
   327 ;;      Locals:         0       0       0       0       0
   328 ;;      Temps:          0       0       0       0       0
   329 ;;      Totals:         0       0       0       0       0
   330 ;;Total ram usage:        0 bytes
   331 ;; Hardware stack levels required when called: 4
   332 ;; This function calls:
   333 ;;		_setup
   334 ;; This function is called by:
   335 ;;		Startup code after reset
   336 ;; This function uses a non-reentrant model
   337 ;;
   338                           
   339     00A8                     _main:	
   340                           ;psect for function _main
   341                           
   342     00A8                     l819:	
   343                           ;incstack = 0
   344                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   345                           
   346                           
   347                           ;Lab7.c: 85:     setup();
   348     00A8  120A  118A  2016  120A  118A  	fcall	_setup
   349     00AD                     l821:
   350                           
   351                           ;Lab7.c: 88:         PORTD = pot0_in;
   352     00AD  0871               	movf	_pot0_in,w
   353     00AE  1283               	bcf	3,5	;RP0=0, select bank0
   354     00AF  1303               	bcf	3,6	;RP1=0, select bank0
   355     00B0  0088               	movwf	8	;volatile
   356     00B1                     l823:
   357                           
   358                           ;Lab7.c: 89:         CCPR1L = pot1_in;
   359     00B1  0870               	movf	_pot1_in,w
   360     00B2  0095               	movwf	21	;volatile
   361     00B3  28AD               	goto	l821
   362     00B4  120A  118A  280C   	ljmp	start
   363     00B7                     __end_of_main:
   364                           
   365                           	psect	text1
   366     0016                     __ptext1:	
   367 ;; *************** function _setup *****************
   368 ;; Defined at:
   369 ;;		line 93 in file "Lab7.c"
   370 ;; Parameters:    Size  Location     Type
   371 ;;		None
   372 ;; Auto vars:     Size  Location     Type
   373 ;;		None
   374 ;; Return value:  Size  Location     Type
   375 ;;                  1    wreg      void 
   376 ;; Registers used:
   377 ;;		wreg, status,2, status,0, pclath, cstack
   378 ;; Tracked objects:
   379 ;;		On entry : 0/0
   380 ;;		On exit  : 0/0
   381 ;;		Unchanged: 0/0
   382 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   383 ;;      Params:         0       0       0       0       0
   384 ;;      Locals:         0       0       0       0       0
   385 ;;      Temps:          0       0       0       0       0
   386 ;;      Totals:         0       0       0       0       0
   387 ;;Total ram usage:        0 bytes
   388 ;; Hardware stack levels used: 1
   389 ;; Hardware stack levels required when called: 3
   390 ;; This function calls:
   391 ;;		_TMR0_reset
   392 ;;		_TMR2_reset
   393 ;; This function is called by:
   394 ;;		_main
   395 ;; This function uses a non-reentrant model
   396 ;;
   397                           
   398     0016                     _setup:	
   399                           ;psect for function _setup
   400                           
   401     0016                     l709:	
   402                           ;incstack = 0
   403                           ; Regs used in _setup: [wreg+status,2+status,0+pclath+cstack]
   404                           
   405                           
   406                           ;Lab7.c: 95:     IRCF2 = 1;
   407     0016  1683               	bsf	3,5	;RP0=1, select bank1
   408     0017  1303               	bcf	3,6	;RP1=0, select bank1
   409     0018  170F               	bsf	15,6	;volatile
   410                           
   411                           ;Lab7.c: 96:     IRCF1 = 0;
   412     0019  128F               	bcf	15,5	;volatile
   413                           
   414                           ;Lab7.c: 97:     IRCF0 = 0;
   415     001A  120F               	bcf	15,4	;volatile
   416                           
   417                           ;Lab7.c: 98:     SCS = 1;
   418     001B  140F               	bsf	15,0	;volatile
   419                           
   420                           ;Lab7.c: 101:     ANSELbits.ANS1 = 1;
   421     001C  1683               	bsf	3,5	;RP0=1, select bank3
   422     001D  1703               	bsf	3,6	;RP1=1, select bank3
   423     001E  1488               	bsf	8,1	;volatile
   424                           
   425                           ;Lab7.c: 102:     TRISAbits.TRISA1 = 1;
   426     001F  1683               	bsf	3,5	;RP0=1, select bank1
   427     0020  1303               	bcf	3,6	;RP1=0, select bank1
   428     0021  1485               	bsf	5,1	;volatile
   429                           
   430                           ;Lab7.c: 103:     ANSELbits.ANS2 = 1;
   431     0022  1683               	bsf	3,5	;RP0=1, select bank3
   432     0023  1703               	bsf	3,6	;RP1=1, select bank3
   433     0024  1508               	bsf	8,2	;volatile
   434                           
   435                           ;Lab7.c: 104:     TRISAbits.TRISA2 = 1;
   436     0025  1683               	bsf	3,5	;RP0=1, select bank1
   437     0026  1303               	bcf	3,6	;RP1=0, select bank1
   438     0027  1505               	bsf	5,2	;volatile
   439     0028                     l711:
   440                           
   441                           ;Lab7.c: 106:     TRISD = 0;
   442     0028  0188               	clrf	8	;volatile
   443                           
   444                           ;Lab7.c: 107:     TRISE = 0;
   445     0029  0189               	clrf	9	;volatile
   446                           
   447                           ;Lab7.c: 108:     PORTD = 0;
   448     002A  1283               	bcf	3,5	;RP0=0, select bank0
   449     002B  1303               	bcf	3,6	;RP1=0, select bank0
   450     002C  0188               	clrf	8	;volatile
   451                           
   452                           ;Lab7.c: 109:     PORTE = 0;
   453     002D  0189               	clrf	9	;volatile
   454     002E                     l713:
   455                           
   456                           ;Lab7.c: 112:     T0CS = 0;
   457     002E  1683               	bsf	3,5	;RP0=1, select bank1
   458     002F  1303               	bcf	3,6	;RP1=0, select bank1
   459     0030  1281               	bcf	1,5	;volatile
   460     0031                     l715:
   461                           
   462                           ;Lab7.c: 113:     PSA = 0;
   463     0031  1181               	bcf	1,3	;volatile
   464     0032                     l717:
   465                           
   466                           ;Lab7.c: 114:     PS2 = 0;
   467     0032  1101               	bcf	1,2	;volatile
   468     0033                     l719:
   469                           
   470                           ;Lab7.c: 115:     PS1 = 0;
   471     0033  1081               	bcf	1,1	;volatile
   472     0034                     l721:
   473                           
   474                           ;Lab7.c: 116:     PS0 = 0;
   475     0034  1001               	bcf	1,0	;volatile
   476     0035                     l723:
   477                           
   478                           ;Lab7.c: 117:     TMR0_reset();
   479     0035  120A  118A  20B7  120A  118A  	fcall	_TMR0_reset
   480     003A                     l725:
   481                           
   482                           ;Lab7.c: 122:     T2CONbits.TOUTPS0 = 1;
   483     003A  1283               	bcf	3,5	;RP0=0, select bank0
   484     003B  1303               	bcf	3,6	;RP1=0, select bank0
   485     003C  1592               	bsf	18,3	;volatile
   486     003D                     l727:
   487                           
   488                           ;Lab7.c: 123:     T2CONbits.TOUTPS1 = 0;
   489     003D  1212               	bcf	18,4	;volatile
   490     003E                     l729:
   491                           
   492                           ;Lab7.c: 124:     T2CONbits.TOUTPS2 = 0;
   493     003E  1292               	bcf	18,5	;volatile
   494     003F                     l731:
   495                           
   496                           ;Lab7.c: 125:     T2CONbits.TOUTPS3 = 1;
   497     003F  1712               	bsf	18,6	;volatile
   498     0040                     l733:
   499                           
   500                           ;Lab7.c: 142:     ADCON1bits.ADFM = 0;
   501     0040  1683               	bsf	3,5	;RP0=1, select bank1
   502     0041  1303               	bcf	3,6	;RP1=0, select bank1
   503     0042  139F               	bcf	31,7	;volatile
   504     0043                     l735:
   505                           
   506                           ;Lab7.c: 143:     ADCON1bits.VCFG0 = 0;
   507     0043  121F               	bcf	31,4	;volatile
   508     0044                     l737:
   509                           
   510                           ;Lab7.c: 144:     ADCON1bits.VCFG1 = 0;
   511     0044  129F               	bcf	31,5	;volatile
   512     0045                     l739:
   513                           
   514                           ;Lab7.c: 146:     ADCON0bits.ADCS1 = 0;
   515     0045  1283               	bcf	3,5	;RP0=0, select bank0
   516     0046  1303               	bcf	3,6	;RP1=0, select bank0
   517     0047  139F               	bcf	31,7	;volatile
   518     0048                     l741:
   519                           
   520                           ;Lab7.c: 147:     ADCON0bits.ADCS0 = 0;
   521     0048  131F               	bcf	31,6	;volatile
   522     0049                     l743:
   523                           
   524                           ;Lab7.c: 148:     ADCON0bits.CHS3 = 0;
   525     0049  129F               	bcf	31,5	;volatile
   526     004A                     l745:
   527                           
   528                           ;Lab7.c: 149:     ADCON0bits.CHS2 = 0;
   529     004A  121F               	bcf	31,4	;volatile
   530     004B                     l747:
   531                           
   532                           ;Lab7.c: 150:     ADCON0bits.CHS1 = 0;
   533     004B  119F               	bcf	31,3	;volatile
   534     004C                     l749:
   535                           
   536                           ;Lab7.c: 151:     ADCON0bits.CHS0 = 1;
   537     004C  151F               	bsf	31,2	;volatile
   538     004D                     l751:
   539                           
   540                           ;Lab7.c: 152:     ADCON0bits.ADON = 1;
   541     004D  141F               	bsf	31,0	;volatile
   542     004E                     l753:
   543                           
   544                           ;Lab7.c: 155:     GIE = 1;
   545     004E  178B               	bsf	11,7	;volatile
   546     004F                     l755:
   547                           
   548                           ;Lab7.c: 156:     T0IE = 1;
   549     004F  168B               	bsf	11,5	;volatile
   550     0050                     l757:
   551                           
   552                           ;Lab7.c: 157:     ADIE = 1;
   553     0050  1683               	bsf	3,5	;RP0=1, select bank1
   554     0051  1303               	bcf	3,6	;RP1=0, select bank1
   555     0052  170C               	bsf	12,6	;volatile
   556     0053                     l759:
   557                           
   558                           ;Lab7.c: 160:     TRISCbits.TRISC2 = 1;
   559     0053  1507               	bsf	7,2	;volatile
   560     0054                     l761:
   561                           
   562                           ;Lab7.c: 162:     PR2 = 124;
   563     0054  307C               	movlw	124
   564     0055  0092               	movwf	18	;volatile
   565     0056                     l763:
   566                           
   567                           ;Lab7.c: 164:     CCP1CONbits.CCP1M0 = 0;
   568     0056  1283               	bcf	3,5	;RP0=0, select bank0
   569     0057  1303               	bcf	3,6	;RP1=0, select bank0
   570     0058  1017               	bcf	23,0	;volatile
   571     0059                     l765:
   572                           
   573                           ;Lab7.c: 165:     CCP1CONbits.CCP1M1 = 0;
   574     0059  1097               	bcf	23,1	;volatile
   575     005A                     l767:
   576                           
   577                           ;Lab7.c: 166:     CCP1CONbits.CCP1M2 = 1;
   578     005A  1517               	bsf	23,2	;volatile
   579     005B                     l769:
   580                           
   581                           ;Lab7.c: 167:     CCP1CONbits.CCP1M3 = 1;
   582     005B  1597               	bsf	23,3	;volatile
   583     005C                     l771:
   584                           
   585                           ;Lab7.c: 168:     CCP1CONbits.P1M0 = 0;
   586     005C  1317               	bcf	23,6	;volatile
   587     005D                     l773:
   588                           
   589                           ;Lab7.c: 169:     CCP1CONbits.P1M1 = 0;
   590     005D  1397               	bcf	23,7	;volatile
   591     005E                     l775:
   592                           
   593                           ;Lab7.c: 171:     CCPR1L = 0b01111101;
   594     005E  307D               	movlw	125
   595     005F  0095               	movwf	21	;volatile
   596     0060                     l777:
   597                           
   598                           ;Lab7.c: 172:     CCP1CONbits.DC1B1 = 0;
   599     0060  1297               	bcf	23,5	;volatile
   600     0061                     l779:
   601                           
   602                           ;Lab7.c: 173:     CCP1CONbits.DC1B0 = 0;
   603     0061  1217               	bcf	23,4	;volatile
   604     0062                     l781:
   605                           
   606                           ;Lab7.c: 175:     TMR2_reset();
   607     0062  120A  118A  20C3  120A  118A  	fcall	_TMR2_reset
   608     0067                     l783:
   609                           
   610                           ;Lab7.c: 176:     T2CONbits.T2CKPS0 = 0;
   611     0067  1283               	bcf	3,5	;RP0=0, select bank0
   612     0068  1303               	bcf	3,6	;RP1=0, select bank0
   613     0069  1012               	bcf	18,0	;volatile
   614     006A                     l785:
   615                           
   616                           ;Lab7.c: 177:     T2CONbits.T2CKPS1 = 1;
   617     006A  1492               	bsf	18,1	;volatile
   618     006B                     l787:
   619                           
   620                           ;Lab7.c: 178:     T2CONbits.TMR2ON = 1;
   621     006B  1512               	bsf	18,2	;volatile
   622     006C                     l100:	
   623                           ;Lab7.c: 180:     while(TMR2IF == 0);
   624                           
   625     006C  1C8C               	btfss	12,1	;volatile
   626     006D  286F               	goto	u11
   627     006E  2870               	goto	u10
   628     006F                     u11:
   629     006F  286C               	goto	l100
   630     0070                     u10:
   631     0070                     l102:
   632                           
   633                           ;Lab7.c: 181:     TRISCbits.TRISC2 = 1;
   634     0070  1683               	bsf	3,5	;RP0=1, select bank1
   635     0071  1303               	bcf	3,6	;RP1=0, select bank1
   636     0072  1507               	bsf	7,2	;volatile
   637     0073                     l103:	
   638                           ;Lab7.c: 183:     return;
   639                           
   640     0073  0008               	return
   641     0074                     __end_of_setup:
   642                           
   643                           	psect	text2
   644     00C3                     __ptext2:	
   645 ;; *************** function _TMR2_reset *****************
   646 ;; Defined at:
   647 ;;		line 192 in file "Lab7.c"
   648 ;; Parameters:    Size  Location     Type
   649 ;;		None
   650 ;; Auto vars:     Size  Location     Type
   651 ;;		None
   652 ;; Return value:  Size  Location     Type
   653 ;;                  1    wreg      void 
   654 ;; Registers used:
   655 ;;		None
   656 ;; Tracked objects:
   657 ;;		On entry : 0/0
   658 ;;		On exit  : 0/0
   659 ;;		Unchanged: 0/0
   660 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   661 ;;      Params:         0       0       0       0       0
   662 ;;      Locals:         0       0       0       0       0
   663 ;;      Temps:          0       0       0       0       0
   664 ;;      Totals:         0       0       0       0       0
   665 ;;Total ram usage:        0 bytes
   666 ;; Hardware stack levels used: 1
   667 ;; Hardware stack levels required when called: 2
   668 ;; This function calls:
   669 ;;		Nothing
   670 ;; This function is called by:
   671 ;;		_setup
   672 ;; This function uses a non-reentrant model
   673 ;;
   674                           
   675     00C3                     _TMR2_reset:	
   676                           ;psect for function _TMR2_reset
   677                           
   678     00C3                     l707:	
   679                           ;incstack = 0
   680                           ; Regs used in _TMR2_reset: []
   681                           
   682                           
   683                           ;Lab7.c: 193:     TMR2IF = 0;
   684     00C3  1283               	bcf	3,5	;RP0=0, select bank0
   685     00C4  1303               	bcf	3,6	;RP1=0, select bank0
   686     00C5  108C               	bcf	12,1	;volatile
   687     00C6                     l109:	
   688                           ;Lab7.c: 194:     return;
   689                           
   690     00C6  0008               	return
   691     00C7                     __end_of_TMR2_reset:
   692                           
   693                           	psect	text3
   694     00B7                     __ptext3:	
   695 ;; *************** function _TMR0_reset *****************
   696 ;; Defined at:
   697 ;;		line 186 in file "Lab7.c"
   698 ;; Parameters:    Size  Location     Type
   699 ;;		None
   700 ;; Auto vars:     Size  Location     Type
   701 ;;		None
   702 ;; Return value:  Size  Location     Type
   703 ;;                  1    wreg      void 
   704 ;; Registers used:
   705 ;;		wreg
   706 ;; Tracked objects:
   707 ;;		On entry : 0/0
   708 ;;		On exit  : 0/0
   709 ;;		Unchanged: 0/0
   710 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   711 ;;      Params:         0       0       0       0       0
   712 ;;      Locals:         0       0       0       0       0
   713 ;;      Temps:          0       0       0       0       0
   714 ;;      Totals:         0       0       0       0       0
   715 ;;Total ram usage:        0 bytes
   716 ;; Hardware stack levels used: 1
   717 ;; Hardware stack levels required when called: 2
   718 ;; This function calls:
   719 ;;		Nothing
   720 ;; This function is called by:
   721 ;;		_setup
   722 ;; This function uses a non-reentrant model
   723 ;;
   724                           
   725     00B7                     _TMR0_reset:	
   726                           ;psect for function _TMR0_reset
   727                           
   728     00B7                     l701:	
   729                           ;incstack = 0
   730                           ; Regs used in _TMR0_reset: [wreg]
   731                           
   732                           
   733                           ;Lab7.c: 187:     TMR0 = 131;
   734     00B7  3083               	movlw	131
   735     00B8  1283               	bcf	3,5	;RP0=0, select bank0
   736     00B9  1303               	bcf	3,6	;RP1=0, select bank0
   737     00BA  0081               	movwf	1	;volatile
   738     00BB                     l703:
   739                           
   740                           ;Lab7.c: 188:     T0IF = 0;
   741     00BB  110B               	bcf	11,2	;volatile
   742     00BC                     l106:
   743     00BC  0008               	return
   744     00BD                     __end_of_TMR0_reset:
   745                           
   746                           	psect	text4
   747     0074                     __ptext4:	
   748 ;; *************** function _isr *****************
   749 ;; Defined at:
   750 ;;		line 52 in file "Lab7.c"
   751 ;; Parameters:    Size  Location     Type
   752 ;;		None
   753 ;; Auto vars:     Size  Location     Type
   754 ;;		None
   755 ;; Return value:  Size  Location     Type
   756 ;;                  1    wreg      void 
   757 ;; Registers used:
   758 ;;		wreg, status,2, status,0, pclath, cstack
   759 ;; Tracked objects:
   760 ;;		On entry : 0/0
   761 ;;		On exit  : 0/0
   762 ;;		Unchanged: 0/0
   763 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   764 ;;      Params:         0       0       0       0       0
   765 ;;      Locals:         0       0       0       0       0
   766 ;;      Temps:          2       0       0       0       0
   767 ;;      Totals:         2       0       0       0       0
   768 ;;Total ram usage:        2 bytes
   769 ;; Hardware stack levels used: 1
   770 ;; Hardware stack levels required when called: 1
   771 ;; This function calls:
   772 ;;		i1_TMR0_reset
   773 ;; This function is called by:
   774 ;;		Interrupt level 1
   775 ;; This function uses a non-reentrant model
   776 ;;
   777                           
   778     0074                     _isr:	
   779                           ;psect for function _isr
   780                           
   781     0074                     i1l795:
   782     0074  1D0B               	btfss	11,2	;volatile
   783     0075  2877               	goto	u2_21
   784     0076  2878               	goto	u2_20
   785     0077                     u2_21:
   786     0077  2880               	goto	i1l801
   787     0078                     u2_20:
   788     0078                     i1l797:
   789     0078  120A  118A  20BD  120A  118A  	fcall	i1_TMR0_reset
   790     007D                     i1l799:
   791     007D  1283               	bcf	3,5	;RP0=0, select bank0
   792     007E  1303               	bcf	3,6	;RP1=0, select bank0
   793     007F  149F               	bsf	31,1	;volatile
   794     0080                     i1l801:
   795     0080  1283               	bcf	3,5	;RP0=0, select bank0
   796     0081  1303               	bcf	3,6	;RP1=0, select bank0
   797     0082  1F0C               	btfss	12,6	;volatile
   798     0083  2885               	goto	u3_21
   799     0084  2886               	goto	u3_20
   800     0085                     u3_21:
   801     0085  28A1               	goto	i1l89
   802     0086                     u3_20:
   803     0086                     i1l803:
   804     0086  1D1F               	btfss	31,2	;volatile
   805     0087  2889               	goto	u4_21
   806     0088  288A               	goto	u4_20
   807     0089                     u4_21:
   808     0089  288C               	goto	i1l80
   809     008A                     u4_20:
   810     008A                     i1l805:
   811     008A  111F               	bcf	31,2	;volatile
   812     008B  288D               	goto	i1l82
   813     008C                     i1l80:
   814     008C  151F               	bsf	31,2	;volatile
   815     008D                     i1l82:
   816     008D  1D9F               	btfss	31,3	;volatile
   817     008E  2890               	goto	u5_21
   818     008F  2891               	goto	u5_20
   819     0090                     u5_21:
   820     0090  2893               	goto	i1l84
   821     0091                     u5_20:
   822     0091                     i1l807:
   823     0091  119F               	bcf	31,3	;volatile
   824     0092  2894               	goto	i1l86
   825     0093                     i1l84:
   826     0093  159F               	bsf	31,3	;volatile
   827     0094                     i1l86:
   828     0094  1D9F               	btfss	31,3	;volatile
   829     0095  2897               	goto	u6_21
   830     0096  2898               	goto	u6_20
   831     0097                     u6_21:
   832     0097  289A               	goto	i1l811
   833     0098                     u6_20:
   834     0098                     i1l809:
   835     0098  081E               	movf	30,w	;volatile
   836     0099  00F1               	movwf	_pot0_in
   837     009A                     i1l811:
   838     009A  1D1F               	btfss	31,2	;volatile
   839     009B  289D               	goto	u7_21
   840     009C  289E               	goto	u7_20
   841     009D                     u7_21:
   842     009D  28A0               	goto	i1l815
   843     009E                     u7_20:
   844     009E                     i1l813:
   845     009E  081E               	movf	30,w	;volatile
   846     009F  00F0               	movwf	_pot1_in
   847     00A0                     i1l815:
   848     00A0  130C               	bcf	12,6	;volatile
   849     00A1                     i1l89:
   850     00A1  0874               	movf	??_isr+1,w
   851     00A2  008A               	movwf	10
   852     00A3  0E73               	swapf	??_isr,w
   853     00A4  0083               	movwf	3
   854     00A5  0EFE               	swapf	btemp,f
   855     00A6  0E7E               	swapf	btemp,w
   856     00A7  0009               	retfie
   857     00A8                     __end_of_isr:
   858                           
   859                           	psect	intentry
   860     0004                     __pintentry:	
   861                           ;incstack = 0
   862                           ; Regs used in _isr: [wreg+status,2+status,0+pclath+cstack]
   863                           
   864     0004                     interrupt_function:
   865     007E                     saved_w	set	btemp
   866     0004  00FE               	movwf	btemp
   867     0005  0E03               	swapf	3,w
   868     0006  00F3               	movwf	??_isr
   869     0007  080A               	movf	10,w
   870     0008  00F4               	movwf	??_isr+1
   871     0009  120A  118A  2874   	ljmp	_isr
   872                           
   873                           	psect	text5
   874     00BD                     __ptext5:	
   875 ;; *************** function i1_TMR0_reset *****************
   876 ;; Defined at:
   877 ;;		line 186 in file "Lab7.c"
   878 ;; Parameters:    Size  Location     Type
   879 ;;		None
   880 ;; Auto vars:     Size  Location     Type
   881 ;;		None
   882 ;; Return value:  Size  Location     Type
   883 ;;                  1    wreg      void 
   884 ;; Registers used:
   885 ;;		wreg
   886 ;; Tracked objects:
   887 ;;		On entry : 0/0
   888 ;;		On exit  : 0/0
   889 ;;		Unchanged: 0/0
   890 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   891 ;;      Params:         0       0       0       0       0
   892 ;;      Locals:         0       0       0       0       0
   893 ;;      Temps:          0       0       0       0       0
   894 ;;      Totals:         0       0       0       0       0
   895 ;;Total ram usage:        0 bytes
   896 ;; Hardware stack levels used: 1
   897 ;; This function calls:
   898 ;;		Nothing
   899 ;; This function is called by:
   900 ;;		_isr
   901 ;; This function uses a non-reentrant model
   902 ;;
   903                           
   904     00BD                     i1_TMR0_reset:	
   905                           ;psect for function i1_TMR0_reset
   906                           
   907     00BD                     i1l789:	
   908                           ;incstack = 0
   909                           ; Regs used in i1_TMR0_reset: [wreg]
   910                           
   911                           
   912                           ;Lab7.c: 187:     TMR0 = 131;
   913     00BD  3083               	movlw	131
   914     00BE  1283               	bcf	3,5	;RP0=0, select bank0
   915     00BF  1303               	bcf	3,6	;RP1=0, select bank0
   916     00C0  0081               	movwf	1	;volatile
   917     00C1                     i1l791:
   918                           
   919                           ;Lab7.c: 188:     T0IF = 0;
   920     00C1  110B               	bcf	11,2	;volatile
   921     00C2                     i1l106:
   922     00C2  0008               	return
   923     00C3                     __end_ofi1_TMR0_reset:
   924     007E                     btemp	set	126	;btemp
   925     007E                     wtemp0	set	126
   926                           
   927                           	psect	idloc
   928                           
   929                           ;Config register IDLOC0 @ 0x2000
   930                           ;	unspecified, using default values
   931     2000                     	org	8192
   932     2000  3FFF               	dw	16383
   933                           
   934                           ;Config register IDLOC1 @ 0x2001
   935                           ;	unspecified, using default values
   936     2001                     	org	8193
   937     2001  3FFF               	dw	16383
   938                           
   939                           ;Config register IDLOC2 @ 0x2002
   940                           ;	unspecified, using default values
   941     2002                     	org	8194
   942     2002  3FFF               	dw	16383
   943                           
   944                           ;Config register IDLOC3 @ 0x2003
   945                           ;	unspecified, using default values
   946     2003                     	org	8195
   947     2003  3FFF               	dw	16383
   948                           
   949                           	psect	config
   950                           
   951                           ;Config register CONFIG1 @ 0x2007
   952                           ;	Oscillator Selection bits
   953                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   954                           ;	Watchdog Timer Enable bit
   955                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   956                           ;	Power-up Timer Enable bit
   957                           ;	PWRTE = OFF, PWRT disabled
   958                           ;	RE3/MCLR pin function select bit
   959                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
   960                           ;	Code Protection bit
   961                           ;	CP = OFF, Program memory code protection is disabled
   962                           ;	Data Code Protection bit
   963                           ;	CPD = OFF, Data memory code protection is disabled
   964                           ;	Brown Out Reset Selection bits
   965                           ;	BOREN = OFF, BOR disabled
   966                           ;	Internal External Switchover bit
   967                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   968                           ;	Fail-Safe Clock Monitor Enabled bit
   969                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   970                           ;	Low Voltage Programming Enable bit
   971                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   972                           ;	In-Circuit Debugger Mode bit
   973                           ;	DEBUG = 0x1, unprogramme   974     2007                     	org	8199
   975     2007  20D4               	dw	8404
   976                           
   977                           ;Config register CONFIG2 @ 0x2008
   978                           ;	Brown-out Reset Selection bit
   979                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   980                           ;	Flash Program Memory Self Write Enable bits
   981                           ;	WRT = OFF, Write protection off
   982     2008                     	org	8200
   983     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         3
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       5
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0       0
                         _TMR0_reset
                         _TMR2_reset
 ---------------------------------------------------------------------------------
 (2) _TMR2_reset                                           0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _TMR0_reset                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  2     2      0       0
                                              0 COMMON     2     2      0
                       i1_TMR0_reset
 ---------------------------------------------------------------------------------
 (4) i1_TMR0_reset                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup
     _TMR0_reset
     _TMR2_reset

 _isr (ROOT)
   i1_TMR0_reset

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      2       5       1       35.7%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       5       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       5      12        0.0%


Microchip Technology PIC Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Apr 11 12:23:49 2023

                     u10 0070                       u11 006F                      l100 006C  
                    l102 0070                      l103 0073                      l106 00BC  
                    l109 00C6                      l701 00B7                      l703 00BB  
                    l711 0028                      l721 0034                      l713 002E  
                    l707 00C3                      l731 003F                      l723 0035  
                    l715 0031                      l741 0048                      l733 0040  
                    l725 003A                      l717 0032                      l709 0016  
                    l821 00AD                      l751 004D                      l743 0049  
                    l735 0043                      l727 003D                      l719 0033  
                    l823 00B1                      l761 0054                      l753 004E  
                    l745 004A                      l737 0044                      l729 003E  
                    l771 005C                      l763 0056                      l755 004F  
                    l747 004B                      l739 0045                      l819 00A8  
                    l781 0062                      l773 005D                      l765 0059  
                    l757 0050                      l749 004C                      l783 0067  
                    l775 005E                      l767 005A                      l759 0053  
                    l785 006A                      l777 0060                      l769 005B  
                    l787 006B                      l779 0061                      _GIE 005F  
                    _PS0 0408                      _PR2 0092                      _PS1 0409  
                    _PS2 040A                      _SCS 0478                      _PSA 040B  
                    _isr 0074                     _ADIE 0466                     _ADIF 0066  
                   ?_isr 0073                     _T0IE 005D                     _T0IF 005A  
                   _T0CS 040D                     i1l80 008C                     i1l82 008D  
                   i1l84 0093                     i1l86 0094                     i1l89 00A1  
                   _TMR0 0001                     u2_20 0078                     u2_21 0077  
                   u3_20 0086                     u3_21 0085                     u4_20 008A  
                   u4_21 0089                     u5_20 0091                     u5_21 0090  
                   u6_20 0098                     u6_21 0097                     u7_20 009E  
                   u7_21 009D                     _main 00A8                     btemp 007E  
                   start 000C                    ??_isr 0073                    ?_main 0073  
                  _IRCF0 047C                    _IRCF1 047D                    _IRCF2 047E  
                  i1l106 00C2                    i1l801 0080                    i1l811 009A  
                  i1l803 0086                    i1l813 009E                    i1l805 008A  
                  i1l815 00A0                    i1l807 0091                    i1l809 0098  
                  i1l791 00C1                    i1l795 0074                    i1l789 00BD  
                  i1l797 0078                    i1l799 007D                    _PORTD 0008  
                  _PORTE 0009                    _TRISD 0088                    _TRISE 0089  
                  _setup 0016              ?_TMR0_reset 0073              ?_TMR2_reset 0073  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 000F             __end_of_main 00B7                   ??_main 0075  
                 _ADRESH 001E                   _CCPR1L 0015                   ?_setup 0073  
                 _TMR2IF 0061                   saved_w 007E  __end_of__initialization 0012  
         __pcstackCOMMON 0073            ?i1_TMR0_reset 0073            __end_of_setup 0074  
                ??_setup 0075               __pmaintext 00A8           ??i1_TMR0_reset 0073  
             __pintentry 0004             ??_TMR0_reset 0075             ??_TMR2_reset 0075  
              _ANSELbits 0188       __end_of_TMR0_reset 00BD                  __ptext1 0016  
                __ptext2 00C3                  __ptext3 00B7                  __ptext4 0074  
                __ptext5 00BD       __end_of_TMR2_reset 00C7                  _counter 0072  
              _T2CONbits 0012                  _pot0_in 0071                  _pot1_in 0070  
   end_of_initialization 0012                _TRISAbits 0085                _TRISCbits 0087  
   __end_ofi1_TMR0_reset 00C3              _CCP1CONbits 0017      start_initialization 000F  
            __end_of_isr 00A8              __pbssCOMMON 0070                ___latbits 0002  
      interrupt_function 0004             i1_TMR0_reset 00BD               _ADCON0bits 001F  
             _ADCON1bits 009F                 intlevel1 0000               _TMR0_reset 00B7  
             _TMR2_reset 00C3  
