[2025-09-17 09:20:03] START suite=qualcomm_srv trace=srv635_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv635_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3344074 heartbeat IPC: 2.99 cumulative IPC: 2.99 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6194025 heartbeat IPC: 3.509 cumulative IPC: 3.229 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6194025 cumulative IPC: 3.229 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6194025 cumulative IPC: 3.229 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12051409 heartbeat IPC: 1.707 cumulative IPC: 1.707 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 18000060 heartbeat IPC: 1.681 cumulative IPC: 1.694 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 23755525 heartbeat IPC: 1.737 cumulative IPC: 1.708 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 29351654 heartbeat IPC: 1.787 cumulative IPC: 1.727 (Simulation time: 00 hr 05 min 09 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 35079910 heartbeat IPC: 1.746 cumulative IPC: 1.731 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 40657871 heartbeat IPC: 1.793 cumulative IPC: 1.741 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 46384361 heartbeat IPC: 1.746 cumulative IPC: 1.742 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 52009372 heartbeat IPC: 1.778 cumulative IPC: 1.746 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv635_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000016 cycles: 57568835 heartbeat IPC: 1.799 cumulative IPC: 1.752 (Simulation time: 00 hr 09 min 44 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Simulation finished CPU 0 instructions: 100000003 cycles: 56947854 cumulative IPC: 1.756 (Simulation time: 00 hr 10 min 41 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56947854 cumulative IPC: 1.756 (Simulation time: 00 hr 10 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv635_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.756 instructions: 100000003 cycles: 56947854
CPU 0 Branch Prediction Accuracy: 96.91% MPKI: 5.644 Average ROB Occupancy at Mispredict: 86.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00022
BRANCH_INDIRECT: 0.00677
BRANCH_CONDITIONAL: 5.635
BRANCH_DIRECT_CALL: 0.00042
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 0.00026


====Backend Stall Breakdown====
ROB_STALL: 751223
LQ_STALL: 0
SQ_STALL: 1339697


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.6723
REPLAY_LOAD: 93.34375
NON_REPLAY_LOAD: 36.338394

== Total ==
ADDR_TRANS: 168574
REPLAY_LOAD: 149350
NON_REPLAY_LOAD: 433299

== Counts ==
ADDR_TRANS: 1300
REPLAY_LOAD: 1600
NON_REPLAY_LOAD: 11924

cpu0->cpu0_STLB TOTAL        ACCESS:     953389 HIT:     909826 MISS:      43563 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     953389 HIT:     909826 MISS:      43563 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     745897 HIT:     420199 MISS:     325698 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     493522 HIT:     307395 MISS:     186127 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      64950 HIT:       6486 MISS:      58464 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      89579 HIT:      89147 MISS:        432 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97846 HIT:      17171 MISS:      80675 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15055277 HIT:   14615493 MISS:     439784 MSHR_MERGE:     137496
cpu0->cpu0_L1I LOAD         ACCESS:   15055277 HIT:   14615493 MISS:     439784 MSHR_MERGE:     137496
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27413127 HIT:   26591736 MISS:     821391 MSHR_MERGE:     467356
cpu0->cpu0_L1D LOAD         ACCESS:   15257162 HIT:   14869142 MISS:     388020 MSHR_MERGE:     196782
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12051289 HIT:   11716084 MISS:     335205 MSHR_MERGE:     270254
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104676 HIT:       6510 MISS:      98166 MSHR_MERGE:        320
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.51 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12856854 HIT:   12747755 MISS:     109099 MSHR_MERGE:      62633
cpu0->cpu0_ITLB LOAD         ACCESS:   12856854 HIT:   12747755 MISS:     109099 MSHR_MERGE:      62633
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.65 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25333788 HIT:   23986976 MISS:    1346812 MSHR_MERGE:     439889
cpu0->cpu0_DTLB LOAD         ACCESS:   25333788 HIT:   23986976 MISS:    1346812 MSHR_MERGE:     439889
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.16 cycles
cpu0->LLC TOTAL        ACCESS:     403408 HIT:     178756 MISS:     224652 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     186127 HIT:      54163 MISS:     131964 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58464 HIT:      16855 MISS:      41609 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      78142 HIT:      77967 MISS:        175 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80675 HIT:      29771 MISS:      50904 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6184
  ROW_BUFFER_MISS:     218233
  AVG DBUS CONGESTED CYCLE: 6.425
Channel 0 WQ ROW_BUFFER_HIT:      10168
  ROW_BUFFER_MISS:      44497
  FULL:          0
Channel 0 REFRESHES ISSUED:       4745

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1039944        11013         7790        25908
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          225          452         3045         7848
  STLB miss resolved @ L2C                0          561         2518         5261        22166
  STLB miss resolved @ LLC                0          872         4171         5717        24847
  STLB miss resolved @ MEM                0         1170         7870        17151        46692

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28316         2281        53936         3316         1129
---------------------------------------------------------------
  STLB miss resolved @ L1D               28            7           79          777          292
  STLB miss resolved @ L2C               16           40           43          210           70
  STLB miss resolved @ LLC               52           37          156         2096          523
  STLB miss resolved @ MEM               21            7           74         1197          655
[2025-09-17 09:30:44] END   suite=qualcomm_srv trace=srv635_ap (rc=0)
