# Benchmark "control_merge" written by ABC on Sun Jul 13 14:41:34 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] ins_valid[4] ins_valid[5] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] outs[0] outs[1] outs_valid index[0] index[1] index_valid

.latch        n70 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n75 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n80 control.tehb.dataReg[0]  0
.latch        n85 control.tehb.dataReg[1]  0
.latch        n90 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n51
01 1
.names control.tehb.control.fullReg new_n51 ins_ready[1]
01 1
.names ins_valid[0] new_n51 new_n53
00 1
.names ins_valid[2] new_n53 new_n54
11 1
.names control.tehb.control.fullReg new_n54 ins_ready[2]
01 1
.names ins_valid[3] new_n53 new_n56
11 1
.names new_n54 new_n56 new_n57
01 1
.names control.tehb.control.fullReg new_n57 ins_ready[3]
01 1
.names new_n54 new_n57 new_n59
00 1
.names new_n53 new_n59 new_n60
11 1
.names ins_valid[4] new_n60 new_n61
11 1
.names control.tehb.control.fullReg new_n61 ins_ready[4]
01 1
.names new_n60 new_n61 new_n63
10 1
.names ins_valid[5] new_n63 new_n64
11 1
.names control.tehb.control.fullReg new_n64 ins_ready[5]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n66
11 1
.names new_n51 new_n57 new_n67
00 1
.names new_n61 new_n67 new_n68
00 1
.names new_n64 new_n68 new_n69
00 1
.names control.tehb.control.fullReg new_n69 new_n70_1
00 1
.names new_n66 new_n70_1 index[0]
00 0
.names ins[0] index[0] new_n72
10 1
.names ins[2] index[0] new_n73
11 1
.names new_n72 new_n73 new_n74
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n75_1
11 1
.names control.tehb.control.fullReg new_n59 new_n76
00 1
.names new_n75_1 new_n76 index[1]
00 0
.names new_n74 index[1] new_n78
00 1
.names ins[4] index[0] new_n79
10 1
.names ins[6] index[0] new_n80_1
11 1
.names new_n79 new_n80_1 new_n81
00 1
.names index[1] new_n81 new_n82
10 1
.names new_n78 new_n82 outs[0]
00 0
.names ins[1] index[0] new_n84
10 1
.names ins[3] index[0] new_n85_1
11 1
.names new_n84 new_n85_1 new_n86
00 1
.names index[1] new_n86 new_n87
00 1
.names ins[5] index[0] new_n88
10 1
.names ins[7] index[0] new_n89
11 1
.names new_n88 new_n89 new_n90_1
00 1
.names index[1] new_n90_1 new_n91
10 1
.names new_n87 new_n91 outs[1]
00 0
.names new_n63 new_n64 new_n93
10 1
.names control.tehb.control.fullReg new_n93 new_n94
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n94 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n94 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n97
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n98
01 1
.names new_n97 new_n98 new_n99
00 1
.names rst new_n99 new_n100
00 1
.names new_n94 new_n100 n90
01 1
.names new_n97 n90 n70
01 0
.names new_n98 n90 n75
01 0
.names control.tehb.control.fullReg new_n99 new_n104
00 1
.names new_n93 new_n104 new_n105
01 1
.names control.tehb.dataReg[0] new_n105 new_n106
10 1
.names new_n69 new_n105 new_n107
01 1
.names new_n106 new_n107 new_n108
00 1
.names rst new_n108 n80
00 1
.names control.tehb.dataReg[1] new_n105 new_n110
10 1
.names new_n59 new_n105 new_n111
01 1
.names new_n110 new_n111 new_n112
00 1
.names rst new_n112 n85
00 1
.end
