

Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7z020clg484-1
Report date:         Sat May 21 23:58:35 +0200 2016

#=== Resource usage ===
SLICE:          316
LUT:            885
FF:            1015
DSP:              2
BRAM:            20
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    8.286
Timing met
