Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 11 11:36:29 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (140)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (140)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.992        0.000                      0                   67        0.200        0.000                      0                   67        4.020        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.992        0.000                      0                   67        0.200        0.000                      0                   67        4.020        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_13/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.602ns (42.168%)  route 2.197ns (57.832%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     8.884    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.876    MINESWEEP/tiles_reg[14]_lopt_replica_13
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_14/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.602ns (42.168%)  route 2.197ns (57.832%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     8.884    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.876    MINESWEEP/tiles_reg[14]_lopt_replica_14
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.602ns (42.168%)  route 2.197ns (57.832%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     8.884    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_7/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.876    MINESWEEP/tiles_reg[14]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_9/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.602ns (42.168%)  route 2.197ns (57.832%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     8.884    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_9/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDCE (Setup_fdce_C_CE)      -0.205    14.876    MINESWEEP/tiles_reg[14]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[2].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.828ns (21.457%)  route 3.031ns (78.543%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  MINESWEEP/MOVE_SYNC2[2].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.456     5.539 f  MINESWEEP/MOVE_SYNC2[2].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           1.592     7.131    MINESWEEP/MOVE_SYNC2[2].playerMoveSynch_reg
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.255 r  MINESWEEP/FSM_sequential_currState[0]_i_6/O
                         net (fo=1, routed)           0.797     8.053    MINESWEEP/FSM_sequential_currState[0]_i_6_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I3_O)        0.124     8.177 r  MINESWEEP/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.642     8.818    MINESWEEP/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X8Y35          LUT5 (Prop_lut5_I0_O)        0.124     8.942 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.942    MINESWEEP/nextState[0]
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.445    14.786    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X8Y35          FDCE (Setup_fdce_C_D)        0.077    15.102    MINESWEEP/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.602ns (44.379%)  route 2.008ns (55.621%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     8.695    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_CE)      -0.169    14.912    MINESWEEP/tiles_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.602ns (44.379%)  route 2.008ns (55.621%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     8.695    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_10/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_CE)      -0.169    14.912    MINESWEEP/tiles_reg[14]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_11/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.602ns (44.379%)  route 2.008ns (55.621%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     8.695    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_CE)      -0.169    14.912    MINESWEEP/tiles_reg[14]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_12/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.602ns (44.379%)  route 2.008ns (55.621%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          0.771     7.719    MINESWEEP/moveDet20_out
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.329     8.048 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     8.695    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515    14.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X2Y37          FDCE (Setup_fdce_C_CE)      -0.169    14.912    MINESWEEP/tiles_reg[14]_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 1.594ns (42.143%)  route 2.188ns (57.857%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.564     5.085    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.590     6.095    MINESWEEP/MOVE_SYNC2[9].playerMoveSynch_reg
    SLICE_X9Y37          LUT6 (Prop_lut6_I4_O)        0.296     6.391 r  MINESWEEP/i__carry_i_1/O
                         net (fo=1, routed)           0.000     6.391    MINESWEEP/i__carry_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.792 r  MINESWEEP/moveDet2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    MINESWEEP/moveDet2_inferred__0/i__carry_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.949 f  MINESWEEP/moveDet2_inferred__0/i__carry__0/CO[1]
                         net (fo=20, routed)          1.598     8.547    MINESWEEP/moveDet20_out
    SLICE_X8Y35          LUT4 (Prop_lut4_I1_O)        0.321     8.868 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     8.868    MINESWEEP/nextState[1]
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.445    14.786    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.277    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y35          FDCE (Setup_fdce_C_D)        0.118    15.146    MINESWEEP/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.144     1.759    MINESWEEP/bombLocation[14]
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_5/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.071     1.559    MINESWEEP/tiles_reg[14]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.144     1.759    MINESWEEP/bombLocation[14]
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.067     1.555    MINESWEEP/tiles_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.632%)  route 0.155ns (52.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.155     1.770    MINESWEEP/bombLocation[14]
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_3/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.070     1.558    MINESWEEP/tiles_reg[14]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.632%)  route 0.155ns (52.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.155     1.770    MINESWEEP/bombLocation[14]
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_6/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.066     1.554    MINESWEEP/tiles_reg[14]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.632%)  route 0.155ns (52.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.155     1.770    MINESWEEP/bombLocation[14]
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     1.987    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_2/C
                         clock pessimism             -0.499     1.488    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.063     1.551    MINESWEEP/tiles_reg[14]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2_c/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  MINESWEEP/MOVE_SYNC2_c/Q
                         net (fo=1, routed)           0.119     1.722    MINESWEEP/MOVE_SYNC2_c_n_0
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDCE (Hold_fdce_C_D)         0.012     1.486    MINESWEEP/MOVE_SYNC2_c_0
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/MOVE_SYNC2_c_0/Q
                         net (fo=1, routed)           0.176     1.792    MINESWEEP/MOVE_SYNC2_c_0_n_0
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/MOVE_SYNC2_c_1/C
                         clock pessimism             -0.515     1.474    
    SLICE_X7Y38          FDCE (Hold_fdce_C_D)         0.070     1.544    MINESWEEP/MOVE_SYNC2_c_1
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.250ns (63.125%)  route 0.146ns (36.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.146     1.738    MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.102     1.840 r  MINESWEEP/MOVE_SYNC2_gate__6/O
                         net (fo=1, routed)           0.000     1.840    MINESWEEP/MOVE_SYNC2_gate__6_n_0
    SLICE_X9Y34          FDCE                                         r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X9Y34          FDCE (Hold_fdce_C_D)         0.107     1.586    MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.250ns (63.072%)  route 0.146ns (36.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/Q
                         net (fo=1, routed)           0.146     1.740    MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1_n_0
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.102     1.842 r  MINESWEEP/MOVE_SYNC2_gate__8/O
                         net (fo=1, routed)           0.000     1.842    MINESWEEP/MOVE_SYNC2_gate__8_n_0
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.107     1.587    MINESWEEP/MOVE_SYNC2[9].SYNC2.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.700%)  route 0.223ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/RANDOM/bombLocation_reg[14]/Q
                         net (fo=16, routed)          0.223     1.838    MINESWEEP/bombLocation[14]
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.059     1.570    MINESWEEP/tiles_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y35    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y35    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y36    MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y36    MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y36    MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[2]_MINESWEEP_MOVE_SYNC2_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y36   MINESWEEP/MOVE_SYNC2[11].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[12].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   MINESWEEP/MOVE_SYNC2[13].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.527ns  (logic 4.101ns (48.099%)  route 4.426ns (51.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  MINESWEEP/tiles_reg[14]_lopt_replica_5/Q
                         net (fo=1, routed)           4.426     9.997    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.682    13.679 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.679    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 3.974ns (49.591%)  route 4.040ns (50.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MINESWEEP/tiles_reg[14]_lopt_replica_4/Q
                         net (fo=1, routed)           4.040     9.648    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.166 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.166    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 4.106ns (53.377%)  route 3.587ns (46.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.419     5.571 r  MINESWEEP/tiles_reg[14]_lopt_replica_6/Q
                         net (fo=1, routed)           3.587     9.158    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         3.687    12.845 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.845    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 3.960ns (52.173%)  route 3.630ns (47.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MINESWEEP/tiles_reg[14]_lopt_replica_3/Q
                         net (fo=1, routed)           3.630     9.238    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.742 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.742    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.408ns  (logic 3.964ns (53.516%)  route 3.443ns (46.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MINESWEEP/tiles_reg[14]/Q
                         net (fo=1, routed)           3.443     9.052    led_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.560 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.560    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.981ns (54.711%)  route 3.296ns (45.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.631     5.152    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  MINESWEEP/tiles_reg[14]_lopt_replica_2/Q
                         net (fo=1, routed)           3.296     8.904    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.429 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.429    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_12/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.024ns (56.436%)  route 3.106ns (43.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  MINESWEEP/tiles_reg[14]_lopt_replica_12/Q
                         net (fo=1, routed)           3.106     8.780    lopt_11
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.286 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.286    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_13/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.957ns (56.323%)  route 3.068ns (43.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MINESWEEP/tiles_reg[14]_lopt_replica_13/Q
                         net (fo=1, routed)           3.068     8.680    lopt_12
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.180 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.180    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_11/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 4.032ns (57.999%)  route 2.920ns (42.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.673 r  MINESWEEP/tiles_reg[14]_lopt_replica_11/Q
                         net (fo=1, routed)           2.920     8.593    lopt_10
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.108 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.108    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/tiles_reg[14]_lopt_replica_14/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 3.960ns (58.850%)  route 2.769ns (41.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.634     5.155    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  MINESWEEP/tiles_reg[14]_lopt_replica_14/Q
                         net (fo=1, routed)           2.769     8.380    lopt_13
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.884 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.884    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.186ns (39.540%)  route 0.284ns (60.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/MOVE_SYNC2[10].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.228     1.814    MINESWEEP/MOVE_SYNC2[10].playerMoveSynch_reg
    SLICE_X10Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.859 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.056     1.916    MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X11Y37         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.212ns (41.684%)  route 0.297ns (58.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.297     1.906    MINESWEEP/currState[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I1_O)        0.048     1.954 r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.954    MINESWEEP/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X7Y35          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.186ns (35.126%)  route 0.344ns (64.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y36          FDCE                                         r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/MOVE_SYNC2[0].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.167     1.753    MINESWEEP/MOVE_SYNC2[0].playerMoveSynch_reg
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     1.975    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X8Y33          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.247ns (44.993%)  route 0.302ns (55.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.148     1.593 f  MINESWEEP/FSM_sequential_currState_reg[1]/Q
                         net (fo=36, routed)          0.302     1.895    MINESWEEP/currState[1]
    SLICE_X11Y35         LUT3 (Prop_lut3_I0_O)        0.099     1.994 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.994    MINESWEEP/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X11Y35         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.209ns (37.274%)  route 0.352ns (62.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.297     1.906    MINESWEEP/currState[0]
    SLICE_X7Y35          LUT3 (Prop_lut3_I1_O)        0.045     1.951 r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.055     2.006    MINESWEEP/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X6Y35          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.226ns (39.269%)  route 0.350ns (60.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y34          FDCE                                         r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  MINESWEEP/MOVE_SYNC2[7].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.181     1.754    MINESWEEP/MOVE_SYNC2[7].playerMoveSynch_reg
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.098     1.852 r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.169     2.021    MINESWEEP/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X8Y34          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.595ns  (logic 0.227ns (38.134%)  route 0.368ns (61.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  MINESWEEP/MOVE_SYNC2[5].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.368     1.941    MINESWEEP/MOVE_SYNC2[5].playerMoveSynch_reg
    SLICE_X6Y37          LUT3 (Prop_lut3_I2_O)        0.099     2.040 r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.040    MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X6Y37          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.186ns (31.142%)  route 0.411ns (68.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y35          FDCE                                         r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/MOVE_SYNC2[8].SYNC2.syncChain_reg[3]/Q
                         net (fo=5, routed)           0.294     1.880    MINESWEEP/MOVE_SYNC2[8].playerMoveSynch_reg
    SLICE_X8Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.925 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.118     2.042    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X11Y36         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.210ns (34.123%)  route 0.405ns (65.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.405     2.015    MINESWEEP/currState[0]
    SLICE_X7Y36          LUT3 (Prop_lut3_I1_O)        0.046     2.061 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X7Y36          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.210ns (33.841%)  route 0.411ns (66.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=37, routed)          0.411     2.020    MINESWEEP/currState[0]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.046     2.066 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.066    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X10Y37         LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_13/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 2.447ns (33.747%)  route 4.804ns (66.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     7.251    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_14/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 2.447ns (33.747%)  route 4.804ns (66.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     7.251    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 2.447ns (33.747%)  route 4.804ns (66.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     7.251    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_7/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_9/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.251ns  (logic 2.447ns (33.747%)  route 4.804ns (66.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.836     7.251    MINESWEEP/moveDet
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_9/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.062ns  (logic 2.447ns (34.651%)  route 4.615ns (65.349%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     7.062    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.062ns  (logic 2.447ns (34.651%)  route 4.615ns (65.349%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     7.062    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_10/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_11/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.062ns  (logic 2.447ns (34.651%)  route 4.615ns (65.349%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     7.062    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_12/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.062ns  (logic 2.447ns (34.651%)  route 4.615ns (65.349%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.647     7.062    MINESWEEP/moveDet
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.515     4.856    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_8/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.961ns  (logic 2.447ns (35.154%)  route 4.514ns (64.846%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.546     6.961    MINESWEEP/moveDet
    SLICE_X4Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.854    MINESWEEP/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_8/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.804ns  (logic 2.447ns (35.960%)  route 4.358ns (64.040%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=5, routed)           3.264     4.722    MINESWEEP/sw_IBUF[10]
    SLICE_X8Y36          LUT6 (Prop_lut6_I3_O)        0.124     4.846 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.846    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.222 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.222    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.379 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.704     6.083    MINESWEEP/moveDet2
    SLICE_X7Y37          LUT4 (Prop_lut4_I0_O)        0.332     6.415 r  MINESWEEP/tiles[14]_i_1/O
                         net (fo=15, routed)          0.390     6.804    MINESWEEP/moveDet
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.513     4.854    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X2Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X2Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_10/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_11/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X2Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_11/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X2Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_12/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_13/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X3Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_13/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_14/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X3Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_14/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X3Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_7/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/tiles_reg[14]_lopt_replica_9/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.222ns (22.178%)  route 0.779ns (77.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=37, routed)          0.779     1.000    MINESWEEP/btnU_IBUF
    SLICE_X3Y37          FDCE                                         f  MINESWEEP/tiles_reg[14]_lopt_replica_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  MINESWEEP/tiles_reg[14]_lopt_replica_9/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.229ns (21.000%)  route 0.863ns (79.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           0.863     1.092    MINESWEEP/sw_IBUF[1]
    SLICE_X10Y36         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y36         SRL16E                                       r  MINESWEEP/MOVE_SYNC2[1].SYNC2.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC2_c_0/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.492ns (44.581%)  route 0.612ns (55.419%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/G
    SLICE_X10Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/Q
                         net (fo=4, routed)           0.277     0.455    MINESWEEP/p_0_in22_in
    SLICE_X8Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.500 r  MINESWEEP/moveDet2_carry_i_1/O
                         net (fo=1, routed)           0.000     0.500    MINESWEEP/moveDet2_carry_i_1_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.609 r  MINESWEEP/moveDet2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.609    MINESWEEP/moveDet2_carry_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.654 f  MINESWEEP/moveDet2_carry__0/CO[1]
                         net (fo=20, routed)          0.335     0.989    MINESWEEP/moveDet2
    SLICE_X8Y35          LUT4 (Prop_lut4_I2_O)        0.115     1.104 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.104    MINESWEEP/nextState[1]
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y35          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C





