{"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/twosComplementOverflowFlag","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations"]]},"metadata":{"roleHeading":"Type Property","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"twosComplementOverflowFlag"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"externalID":"s:7CoreAVR10AVRCPUCorePAAE26twosComplementOverflowFlagSbvpZ::SYNTHESIZED::s:7CoreAVR7CPUCoreV","extendedModule":"CoreAVR","modules":[{"name":"CoreAVR"}],"role":"symbol","title":"twosComplementOverflowFlag","symbolKind":"property"},"sections":[],"kind":"symbol","schemaVersion":{"major":0,"patch":0,"minor":3},"abstract":[{"type":"text","text":"Two’s Complement Overflow Flag"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"type":"text","text":"V is bit 3 on SREG."}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"twosComplementOverflowFlag","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}],"platforms":["macOS"]}],"kind":"declarations"},{"kind":"content","content":[{"type":"heading","level":2,"text":"Discussion","anchor":"discussion"},{"inlineContent":[{"text":"The Two’s Complement Overflow Flag V supports two’s complement arithmetic. See the “Instruction Set Description” for detailed information.","type":"text"}],"type":"paragraph"}]}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/cpucore-swift.struct\/twoscomplementoverflowflag"]}],"references":{"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/twosComplementOverflowFlag":{"title":"twosComplementOverflowFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/twosComplementOverflowFlag","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"twosComplementOverflowFlag","kind":"identifier"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"url":"\/documentation\/coreavr\/cpucore-swift.struct\/twoscomplementoverflowflag","role":"symbol","type":"topic","abstract":[{"type":"text","text":"Two’s Complement Overflow Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"type":"text","text":" "},{"type":"text","text":"V is bit 3 on SREG."}]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/AVRCPUCore-Implementations":{"role":"collectionGroup","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations","kind":"article","url":"\/documentation\/coreavr\/cpucore-swift.struct\/avrcpucore-implementations","title":"AVRCPUCore Implementations","type":"topic","abstract":[]}}}