algorithm exact bound time separ event concurr system abstractdetermin time separ event fundament problem analysi synthesi optim concurr system applic rang logic optim asynchron digit circuit evalu execut time program realtim system present effici algorithm find exact tight bound separ time event arbitrari process graph without condit behavior result gener method present sever previous publish paper handl cyclic graph yield tightest possibl bound event separ algorithm base function decomposit techniqu permit implicit evalu infinit unfold process graph exampl present demonstr util effici solut algorithm form basi explor timingconstrain synthesi techniqu b introduct paper deriv exact algorithm determin tight upper lower bound separ time arbitrari pair system event depend level abstract specifica tion event may repres lowlevel signal transit circuit interfac control flow abstract behavior view abl determin bound separ time two event use inform simplifi combin sequenti logic extract tempor dont care inform verifi logic implement meet specifi time constraint identifi remov hazard asynchron circuit focu optim effort datapath synthesi gener use schedul constraint thu determin time separ event fundament problem analysi synthesi optim concurr system develop effici solut determin time separ bound also take account effect start system specif reset start state model concurr system cyclic connect graph node graph repres event arc annot lower upper bound delay event current solut limit graph without condit havior howev still leav larg use class concurr specif analysi appli approach problem find bound separ time two event either inexact base restrict graph topolog loos bound may enabl possibl optim obtain 8 7 10 handl acycl graph 2 support limit form synchron concurr paper compos five section follow introduct formal problem review foundat provid solut finit acycl graph exampl section 3 provid detail algorithm base structur decomposit unfold process graph practic exampl present section 4 final section 5 summar contribut paper problem formal consid simpl concurr system consist three process synchron two channel b intern comput delay rang specifi bracket repeat f synchron comput repeat f synchron comput synchron b comput repeat f synchron b comput repres system direct graph call process graph vertic repres event synchron edg annot delay inform process graph system shown figur 1 initi state process specifi mark edg execut initi formal problem use simpl modif eventrul system develop 3 1 let process graph compos finit set repeat event e 0 vertic graph finit set rule templat r 0 edg graph edg label two object delay rang integ 0 occurr index offset 2 exampl r 7gamma 120 7gamma bg restrict analysi wellform graph graph stronglyconnect c 0 cycl c graph c sum valu edg cycl c figur 1 three process synchron point b number line drawn edg indic valu occurr index offset 21 execut model denot k th occurr event refer k occurr index v k let e set event occurr infinit one direct ie k 0 model initi startup behavior process also includ e singl event occurr name root thu set r consist rule gener instanti rule templat r 0 occurr introduc similarli modifi system model also view extens 7 10 consid cyclic maxonli type2 graph 2 occurr index offset use specifi much occurr index increment edg executedse section 21 ae oe special startup rule includ set r 0 nonempti finit subset froot dd call infinit direct graph construct vertex set e edg set r unfold process graph figur 2 show unfold process graph exampl figur 1 root a3 4 10 4 10 4 10 4 10 5 20 5 20 5 20 5 20 16 16 16 16 figur 2 portion unfold process graph process graph figur 1 two startup edg ad specifi 0 b 0 must occur root execut process graph consist assign time valu event occurr time assign map event occurr global time thu v k time k th occurr event v delay inform r restrict set possibl time assign formal defin constraint time valu introduc event occurr ae oe ae oe constraint v k embodi underli semant process graph execut ie event correspond synchron event occur incid event occur incid event delay number bound interv thu earliest time v k occur constrain valu latest valu 22 problem definit problem address paper given two event e 0 separ occurr index fi strongest bound ffi delta ff max0 fi exampl determin bound time separ two consecut event would set consid bound ff address problem find maximum separ sinc ffi obtain ff 23 algorithm finit unfold process graph build solut problem variat graph algorithm develop mcmillan dill 7 appli finit unfold graph section 3 gener algorithm infinit unfold graph let delta ff strongest bound separ problem given ff ie determin delta ff analyz finit acycl graph creat includ vertic unfold process graph path either ff ffgammafi name result graph r algorithm consist two simpl step first comput mvalu backward ffgammafi event occurr dh sum valu edg path h comput valu linear time size r revers topolog travers ffgammafi path v k ffgammafi denot assign arbitrari constant valu mv k use mv k comput delta assign occurr normal topolog order 1 v k 6 ffgammafi minim 0 omit root root411 104 0110100 6 b figur 3 finit acycl graph r obtain process graph figur 1 given paramet edg label valu vertic label mvalu obtain first step algorithm b edg label valu vertic label mvalu obtain second step obtain appli algorithm exampl figur 1 see figur 3 comput yield follow maximum separ comput delta maximum separ time occurr separ occurr fi maxim delta ff valu ff problem cours requir infinit number applic algorithm present algebra solut allow us analyz infinit unfold graph illustr difficulti analysi exampl 24 exampl first exampl figur 4 process graph repres two coupl pipelin pipelin coupl c maximum separ e would unbound first pipelin choos delay consecut 2 could arbitrarili slower second pipelin choos delay consecut es 1 coupl pipelin forc one pipelin wait get far ahead e c figur 4 process graph repres two coupl pipelin unspecifi delay rang 0 0 start pipelin root initi occurr zero eg root 00 7gamma 0 ff 0 shown ff second exampl figur 5 exhibit interest behavior root initi occurr zero f e c b 3 3 3 3 3 3 3 3 figur 5 process graph unusu time behavior unspecifi delay rang 1 1 chang e c 10 10 10 10 figur two process synchron c final exampl figur 6 correspond two simpl process synchron event c clearli startup rule affect initi time behavior process howev exampl demonstr initi startup rule also determin maximum separ everi point infinit execut two startup rule root 7gamma 0 determin everi delta ff e ff process graph repetit system presum delta ff valu eventu reach steadi state exampl larg ff unfortu nate exampl illustr behavior ff valu nonmonoton period might even start period later stabil constant valu thu simpl criteria determin steadi state reach deriv base behavior delta ff valu 3 function solut solut problem base structur decomposit unfold process graph exploit repetit natur divid unfold process graph segment repres comput finit graph algorithm symbol manner reus comput segment 31 introduc function introduc symbol execut acycl algorithm present section 23 instead comput numer mvalu 1 comput function relat mvalu one anoth present algebra repres manipul function function repres set pair singleton set fhl wig repres function gener set wn ig 2 correspond function associ two oper function function maxim f max g function composi g follow 3 function maxim defin set union f g follow observ lead import effici optim prune rule 2 l l j w prune pair hl sinc x minx l thu function 2 alway repres function composit h defin notic use lefttoright function composit 4 g g h contain one pair g h singleton set function composit perform use distribut ie express mvalu use function associ function f edg u kgamma unfold process f ae function f incorpor minpart 1 maxpart 1 correspond function maxim function incom edg use function composit function maxim creat function f v k relat root f f root figur 7 fragment unfold process graph annot function correspond edg mvalu given figur 3 exampl figur 3 see figur 7 relat root b 0 function f 0ig evalu function yield gamma1 exactli valu obtain b 0 figur 3 b function f b0 f a0 use relat root 1 etc function relat root ff creat exampl ff 2 construct produc f find separ ffgammafi ff f ff 0 exampl get f a2 evalu use 3 32 decomposit instead form singl function relat root ff perform construct segment determin function relationship root mvalu interior node compos function function relat mvalu interior node ff see process akin matrix multipl consid unfold process graph use determin decompos graph three seg ment initi segment r contain root event termin segment contain ffgammafi ff interior segment see figur 8 root root b ffgammafiomega ffomega vk vk r figur 8 decompos unfold process graph segment cutset set event occurr everi path root ff goe element cutset let x two cutset say x shift right omegagamma construct squar matrix map mvalu event x mvalu event ie eventsomega occurr lateromega 0 simi larli construct matrix r map root mvalu event x matrix map mvalu event ff restat maximum separ problem matrix form use tion function maxim scalar addi tion function composit scalar multiplica tion form rst 1 theta 1 matrix contain singl function relat root ff use obtain delta ff graph figur 7 possibl decomposit yield f 9 consid find ffomega add anoth segment graph defin cutset z z shift right byomega see figur 8 b get matrix product r 0 0 st r 0 0 may differ r sinc mvalu comput ffgammafiomega instead ffgammafi decomposit use arrang symbol comput r ie ad segment chang function represent next section character behavior mvalu allow us util decomposit effect 33 repetit mvalu sinc mvalu construct repetit system process graph valu eventu determin maximum ratio cycl process graph see 5 maximum ratio cycl c cycl ratio dcc equal maximum c simpl cycl g 0 dc c mvalu repeat precis valu event determin repetit use maximum ratio cycl formal exist integ k number unfold process graph rel ffgammafi mvalu repeat occurr period repetit multipl cycl maximum ratio mvalu comput differ event may use differ maximum ratio cycl thu simpl upper bound least common multipl c maximum ratio cycl c figur 9 illustr behavior mvalu process graph figur 1 k valu specif particular process graph exam ple chang delay 4 10 5 20 9991000 10001000 respect chang k 3 998 note lower delay bound affect k b522 figur 9 portion unfoldedprocess graph process graph figur 1 label mvalu occur three unfold rel 10 thu 3 occurr period repetit one make 34 matric unfold process graph mvalu repeat let matrix obtain cutset properti mvalu vertic topolog left x k repeat occurr period impli edg topolog left make mvalu independ k fore k unfold process graph rel ffgammafi function represent r remain independ number unfold let matrix product rt solv delta ff find ad segment ie rst repeatedli ad segment graph comput maximum n 0 found matrix algebra rewritten r ident matrix element 1 ident element function maxim composit respect note 0 annihil function composit matrix closur algorithm 1 use comput middl part 6 con text function maxim composit form close semir key observ allow us implicitli comput infinit number valu comput need abl comput closur diagon element wn ig scalar closur oper effici comput ae pair order 4 w q correspond first posit l ie l q 0 q 1 l form closur n theta n matrix 3 scalar semir oper rs use comput maximum delta ff valu subset integ ff max0 fi need comput maximum finit number addit delta ff precis sinc rt use comput delta ff done appli finit graph algorithm ff max0 fi ff need also comput ff divid ffgammaff accomplish choos differ initi matric name r 0 r 1 correspond 0 unfold process graph thu comput maximum delta ff ff ff creat function r 0 35 exampl appli detail decomposit method exampl figur 1 decompos unfold process graph matric r shown figur 10 size segment determin k unfold rel ffgammafi node size segment ing function relat 0 b 0 b 1 exampl root r figur 10 decompos unfold process graph correspond process graph figur 1 closur yield final product maximum separ ffgamma1 ff comput function ie yield 25 36 effici consider two potenti ineffici associ algorithm 1 depend delay rang polynomi size process graph 2 size represent particular function may larg number path two event relat function point 1 potenti seriou howev process graph deriv circuit concern larg exist cycl c dcc almost equal r although theoret interest point 2 like practic concern practic function effici prune size function seem linear respect size process graph applic section describ two applic demonstr practic algorithm realist exampl 41 memori manag unit consid edg u kgamma arbitrari process graph minimum time separ u kgamma v k larger event u kgamma never constrain time event v k ie v k must alway wait event occur edg u kgamma remov process graph without chang behavior system idea use remov redund circuitri asynchron circuit given conserv bound actual delay speedindepend design superflu edg remov analyz process graph correspond circuit approach taken myer meng 8 use inexact time analysi algorithm ie algorithm doesnt necessarili give tight bound separ time clearli abl obtain tight bound potenti enabl remov edg one exampl 8 memori manag unit mmu design interfac caltech asynchron microprocessor 6 process graph one possibl execut mode mmu consist 16 event 23 edg chosen delay interv k analyz 23 edg use exact algorithm take averag cpu second sparc 2 edg analysi result remov six edg process graph equival remov six transistor circuit result 8 42 asynchron microprocessor subset caltech asynchron microprocessor 6 model analyz use techniqu describ paper process graph simplifi model consist 60 event 127 edg use implement techniqu describ paper comput instruct fetch cycl period pipelin latenc perform 2 cpu second sparc 2 similar comput use determin realtim properti asynchron microprocessor exampl bound execut time code fragment use minimum maximum separ cycl period instruct type 9 furthermor inform use interfac microprocessor extern synchron compon especi case synchron compon clock use signal produc microprocessor 5 conclus present effici exact solut fundament problem circuit synthesi opti mizat name determin bound separ time event concurr system major contribut paper structur decomposit infinit unfold process graph enabl implicitli analyz obtain tightest possibl bound aspect algorithm algebra formul enabl effici enough practic use furthermor algorithm handl wide rang process graph thu use varieti domain look adapt techniqu graph includ condit behavior thu process everlarg class graph may requir explor tradeoff tight bound comput time concern high effici algorithm practic concert effort also investig problem domain highlevel synthesi hardwaresoftwar codesign potenti applic area acknowledg work support nsf pyi award mip8858782 nsf yi award mip9257987 darpacsto microsystem program onr monitor contract n0001491j4041 ibm graduat fellowship technic univers denmark author wish thank chri myer sever stimul technic discuss r design analysi comput algorithm approach symbol time verif perform analysi optim asynchron circuit topic algebra combinatori optim network matroid design asynchron mi croprocessor algorithm interfac time verif synthesi time asynchron circuit experi program time tool base sourcelevel time schema specif analysi time constraint signal transit graph tr ctr dinesh ramanathan ravindra jejurikar rajesh k gupta time driven codesign network embed system proceed 2000 confer asia south pacif design autom p117122 januari 2000 yokohama japan nichola h zamora xiaop hu radu marculescu systemlevel performancepow analysi platformbas design multimedia applic acm transact design autom electron system toda v12 n1 p2e januari 2007 steve haynal forrest brewer model schedul protocolconstrain compon environ proceed 36th acmiee confer design autom p292295 june 2125 1999 new orlean louisiana unit state sangyun kim sunan tugsinavisut peter beerel reduc probabilist time petri net asynchron architectur analysi proceed 8th acmiee intern workshop time issu specif synthesi digit system decemb 0203 2002 monterey california usa ali dasdan anmol mathur rajesh k gupta ratan tool rate analysi rate constraint debug embed system proceed 1997 european confer design test p2 march 1720 1997 anmol mathur ali dasdan rajesh k gupta rate analysi embed system read hardwaresoftwar codesign kluwer academ publish norwel 2001 anmol mathur ali dasdan rajesh k gupta rate analysi embed system acm transact design autom electron system toda v3 n3 p408436 juli 1998 tod amon gaetano borriello taokuan hu jiwen liu symbol time verif time diagram use presburg formula proceed 34th annual confer design autom p226231 june 0913 1997 anaheim california unit state vijay k madisetti lan shen interfac design corebas system ieee design test v14 n4 p4251 octob 1997 abhijit davar kelvin lwin alex kondratyev alberto sangiovannivincentelli best world effici asynchron implement synchron specif proceed 41st annual confer design autom june 0711 2004 san diego ca usa peggi b mcgee steven nowick e g coffman jr effici perform analysi asynchron system base period proceed 3rd ieeeacmifip intern confer hardwaresoftwar codesign system synthesi septemb 1921 2005 jersey citi nj usa michael kishinevski jordi cortadella alex kondratyev asynchron interfac specif analysi synthesi proceed 35th annual confer design autom p27 june 1519 1998 san francisco california unit state ali dasdan sandi irani rajesh k gupta effici algorithm optimum cycl mean optimum cost time ratio problem proceed 36th acmiee confer design autom p3742 june 2125 1999 new orlean louisiana unit state yipe cheng dazhong zheng minmax inequ time verif problem max linear constraint discret event dynam system v15 n2 p119143 june 2005 r marculescu nandi probabilist applic model systemlevel perfrom analysi proceed confer design autom test europ p572579 march 2001 munich germani ali dasdan experiment analysi fastest optimum cycl ratio mean algorithm acm transact design autom electron system toda v9 n4 p385418 octob 2004 henrik hulgaard steven burn bound delay time analysi class csp program formal method system design v11 n3 p265294 oct 1997 jeremi gunawardena maxplu algebra nonexpans map nonlinear theori discret event system theoret comput scienc v293 n1 p141167 3 februari