
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027652    0.889927    2.072059    3.064522 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.889927    0.000451    3.064973 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015757    0.623136    1.016293    4.081265 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.623136    0.000104    4.081369 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020718    0.700904    0.834659    4.916028 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.700904    0.000235    4.916264 ^ _137_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005244    0.430579    0.335025    5.251288 v _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.430579    0.000103    5.251391 v _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005988    0.565290    0.438407    5.689798 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.565290    0.000083    5.689882 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.689882   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000750   20.992451 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892450   clock uncertainty
                                  0.000000   20.892450   clock reconvergence pessimism
                                 -0.670653   20.221798   library setup time
                                             20.221798   data required time
---------------------------------------------------------------------------------------------
                                             20.221798   data required time
                                             -5.689882   data arrival time
---------------------------------------------------------------------------------------------
                                             14.531917   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004159    0.205065    0.066946    4.066946 ^ ena (in)
                                                         ena (net)
                      0.205065    0.000000    4.066946 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017601    0.563652    0.579571    4.646517 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.563652    0.000342    4.646860 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036422    0.585074    0.470794    5.117653 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.585074    0.000544    5.118198 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004195    0.752342    0.533716    5.651914 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.752342    0.000080    5.651994 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.651994   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000759   20.988371 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888371   clock uncertainty
                                  0.000000   20.888371   clock reconvergence pessimism
                                 -0.697963   20.190409   library setup time
                                             20.190409   data required time
---------------------------------------------------------------------------------------------
                                             20.190409   data required time
                                             -5.651994   data arrival time
---------------------------------------------------------------------------------------------
                                             14.538414   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004159    0.205065    0.066946    4.066946 ^ ena (in)
                                                         ena (net)
                      0.205065    0.000000    4.066946 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017601    0.563652    0.579571    4.646517 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.563652    0.000342    4.646860 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036422    0.585074    0.470794    5.117653 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.585074    0.000601    5.118255 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003475    0.695311    0.502725    5.620979 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.695311    0.000034    5.621013 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.621013   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000780   20.988392 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888391   clock uncertainty
                                  0.000000   20.888391   clock reconvergence pessimism
                                 -0.690016   20.198376   library setup time
                                             20.198376   data required time
---------------------------------------------------------------------------------------------
                                             20.198376   data required time
                                             -5.621013   data arrival time
---------------------------------------------------------------------------------------------
                                             14.577362   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004159    0.205065    0.066946    4.066946 ^ ena (in)
                                                         ena (net)
                      0.205065    0.000000    4.066946 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017601    0.563652    0.579571    4.646517 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.563652    0.000342    4.646860 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036422    0.585074    0.470794    5.117653 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.585074    0.000678    5.118331 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006925    0.605783    0.493977    5.612309 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.605783    0.000162    5.612470 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.612470   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762   20.992464 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892464   clock uncertainty
                                  0.000000   20.892464   clock reconvergence pessimism
                                 -0.676288   20.216175   library setup time
                                             20.216175   data required time
---------------------------------------------------------------------------------------------
                                             20.216175   data required time
                                             -5.612470   data arrival time
---------------------------------------------------------------------------------------------
                                             14.603705   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027623    0.251039    0.112834    0.112834 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000    0.112834 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451583    0.564418 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654    0.565072 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629    0.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762    0.992463 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027652    0.889927    2.072059    3.064522 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.889927    0.000451    3.064973 ^ _131_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015757    0.623136    1.016293    4.081265 ^ _131_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _066_ (net)
                      0.623136    0.000104    4.081369 ^ _134_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.020718    0.700904    0.834659    4.916028 ^ _134_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _068_ (net)
                      0.700904    0.000216    4.916245 ^ _139_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007076    0.473776    0.277046    5.193290 v _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.473776    0.000158    5.193448 v _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003737    0.457123    0.376568    5.570016 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.457123    0.000038    5.570054 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.570054   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000771   20.992472 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892473   clock uncertainty
                                  0.000000   20.892473   clock reconvergence pessimism
                                 -0.648668   20.243803   library setup time
                                             20.243803   data required time
---------------------------------------------------------------------------------------------
                                             20.243803   data required time
                                             -5.570054   data arrival time
---------------------------------------------------------------------------------------------
                                             14.673750   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004159    0.205065    0.066946    4.066946 ^ ena (in)
                                                         ena (net)
                      0.205065    0.000000    4.066946 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017601    0.563652    0.579571    4.646517 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.563652    0.000342    4.646860 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036422    0.585074    0.470794    5.117653 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.585074    0.000611    5.118265 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003910    0.465117    0.407497    5.525761 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.465117    0.000073    5.525835 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.525835   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182456    0.000343   20.992044 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892044   clock uncertainty
                                  0.000000   20.892044   clock reconvergence pessimism
                                 -0.650319   20.241726   library setup time
                                             20.241726   data required time
---------------------------------------------------------------------------------------------
                                             20.241726   data required time
                                             -5.525835   data arrival time
---------------------------------------------------------------------------------------------
                                             14.715891   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004159    0.205065    0.066946    4.066946 ^ ena (in)
                                                         ena (net)
                      0.205065    0.000000    4.066946 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017601    0.563652    0.579571    4.646517 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.563652    0.000331    4.646848 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004796    0.450961    0.338018    4.984866 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.450961    0.000050    4.984915 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003704    0.586944    0.498975    5.483890 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.586944    0.000036    5.483926 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.483926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000734   20.988346 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888346   clock uncertainty
                                  0.000000   20.888346   clock reconvergence pessimism
                                 -0.674917   20.213430   library setup time
                                             20.213430   data required time
---------------------------------------------------------------------------------------------
                                             20.213430   data required time
                                             -5.483926   data arrival time
---------------------------------------------------------------------------------------------
                                             14.729504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707397    0.002578    6.083382 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083382   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000574   20.988186 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888186   clock uncertainty
                                  0.000000   20.888186   clock reconvergence pessimism
                                  0.393869   21.282055   library recovery time
                                             21.282055   data required time
---------------------------------------------------------------------------------------------
                                             21.282055   data required time
                                             -6.083382   data arrival time
---------------------------------------------------------------------------------------------
                                             15.198673   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707387    0.001790    6.082593 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.082593   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000759   20.988371 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888371   clock uncertainty
                                  0.000000   20.888371   clock reconvergence pessimism
                                  0.393870   21.282240   library recovery time
                                             21.282240   data required time
---------------------------------------------------------------------------------------------
                                             21.282240   data required time
                                             -6.082593   data arrival time
---------------------------------------------------------------------------------------------
                                             15.199646   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707384    0.001329    6.082133 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.082133   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000734   20.988346 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888346   clock uncertainty
                                  0.000000   20.888346   clock reconvergence pessimism
                                  0.393870   21.282215   library recovery time
                                             21.282215   data required time
---------------------------------------------------------------------------------------------
                                             21.282215   data required time
                                             -6.082133   data arrival time
---------------------------------------------------------------------------------------------
                                             15.200084   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003094    6.083898 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083898   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000762   20.992464 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892464   clock uncertainty
                                  0.000000   20.892464   clock reconvergence pessimism
                                  0.394763   21.287228   library recovery time
                                             21.287228   data required time
---------------------------------------------------------------------------------------------
                                             21.287228   data required time
                                             -6.083898   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203329   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003070    6.083873 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083873   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000750   20.992451 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892450   clock uncertainty
                                  0.000000   20.892450   clock reconvergence pessimism
                                  0.394763   21.287214   library recovery time
                                             21.287214   data required time
---------------------------------------------------------------------------------------------
                                             21.287214   data required time
                                             -6.083873   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203341   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707397    0.002603    6.083406 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083406   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182456    0.000343   20.992044 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892044   clock uncertainty
                                  0.000000   20.892044   clock reconvergence pessimism
                                  0.394763   21.286808   library recovery time
                                             21.286808   data required time
---------------------------------------------------------------------------------------------
                                             21.286808   data required time
                                             -6.083406   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203402   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707404    0.003102    6.083905 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083905   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000846   20.992546 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892548   clock uncertainty
                                  0.000000   20.892548   clock reconvergence pessimism
                                  0.394763   21.287310   library recovery time
                                             21.287310   data required time
---------------------------------------------------------------------------------------------
                                             21.287310   data required time
                                             -6.083905   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203405   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707402    0.002982    6.083786 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083786   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000771   20.992472 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892473   clock uncertainty
                                  0.000000   20.892473   clock reconvergence pessimism
                                  0.394763   21.287235   library recovery time
                                             21.287235   data required time
---------------------------------------------------------------------------------------------
                                             21.287235   data required time
                                             -6.083786   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707405    0.003165    6.083968 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083968   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000956   20.992657 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892656   clock uncertainty
                                  0.000000   20.892656   clock reconvergence pessimism
                                  0.394763   21.287420   library recovery time
                                             21.287420   data required time
---------------------------------------------------------------------------------------------
                                             21.287420   data required time
                                             -6.083968   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203451   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001316    5.171343 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.093159    0.707384    0.909461    6.080803 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.707406    0.003193    6.083997 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.083997   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000654   20.565071 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035292    0.182456    0.426629   20.991701 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.182457    0.000970   20.992672 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892672   clock uncertainty
                                  0.000000   20.892672   clock reconvergence pessimism
                                  0.394763   21.287436   library recovery time
                                             21.287436   data required time
---------------------------------------------------------------------------------------------
                                             21.287436   data required time
                                             -6.083997   data arrival time
---------------------------------------------------------------------------------------------
                                             15.203437   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811422    0.001296    5.954044 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.954044   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000581   20.988194 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888193   clock uncertainty
                                  0.000000   20.888193   clock reconvergence pessimism
                                  0.382891   21.271086   library recovery time
                                             21.271086   data required time
---------------------------------------------------------------------------------------------
                                             21.271086   data required time
                                             -5.954044   data arrival time
---------------------------------------------------------------------------------------------
                                             15.317040   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811422    0.001269    5.954018 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.954018   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000561   20.988174 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888174   clock uncertainty
                                  0.000000   20.888174   clock reconvergence pessimism
                                  0.382891   21.271065   library recovery time
                                             21.271065   data required time
---------------------------------------------------------------------------------------------
                                             21.271065   data required time
                                             -5.954018   data arrival time
---------------------------------------------------------------------------------------------
                                             15.317048   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004099    0.203387    0.066001    4.066001 ^ rst_n (in)
                                                         rst_n (net)
                      0.203387    0.000000    4.066001 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005339    0.250336    0.384422    4.450423 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.250336    0.000050    4.450473 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056296    0.829583    0.719554    5.170027 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.829590    0.001287    5.171315 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.054888    0.811416    0.781434    5.952748 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.811416    0.000468    5.953216 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.953216   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027623    0.251039    0.112834   20.112835 ^ clk (in)
                                                         clk (net)
                      0.251040    0.000000   20.112835 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046815    0.199996    0.451584   20.564419 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.199996    0.000366   20.564785 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032047    0.177556    0.422828   20.987612 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177557    0.000780   20.988392 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888391   clock uncertainty
                                  0.000000   20.888391   clock reconvergence pessimism
                                  0.382892   21.271284   library recovery time
                                             21.271284   data required time
---------------------------------------------------------------------------------------------
                                             21.271284   data required time
                                             -5.953216   data arrival time
---------------------------------------------------------------------------------------------
                                             15.318069   slack (MET)



