# EEL 4712C (Digital Design) Testbench Tool
A TCL script for automating the compilation, selection, and simulation of VHDL testbenches in ModelSim/QuestaSim.
