<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
   <description preferredWidth="246" />
   <inputclock preferredWidth="141" />
   <endaddress preferredWidth="130" />
   <tags preferredWidth="140" />
   <name preferredWidth="201" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2582" height="1622" x="-11" y="-11" />
 <clocktool showOnlyClockDomainInterfaces="0" />
 <generation simulation="VERILOG" block_symbol_file="0" path="_PROJECT_NAME_" />
</preferences>
