Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Tue Feb  3 21:27:30 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_design_analysis -file ./report/top_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------+
|      Characteristics      |                Path #1                |
+---------------------------+---------------------------------------+
| Requirement               | 10.000                                |
| Path Delay                | 5.296                                 |
| Logic Delay               | 0.159(4%)                             |
| Net Delay                 | 5.137(96%)                            |
| Clock Skew                | -0.011                                |
| Slack                     | 4.585                                 |
| Clock Uncertainty         | 0.035                                 |
| Clock Pair Classification | Timed                                 |
| Clock Delay Group         | Same Clock                            |
| Logic Levels              | 1                                     |
| Routes                    | 2                                     |
| Logical Path              | FDRE/C-(101)-LUT6-(192)-FDRE/R        |
| Start Point Clock         | ap_clk                                |
| End Point Clock           | ap_clk                                |
| DSP Block                 | None                                  |
| RAM Registers             | None-None                             |
| IO Crossings              | 2                                     |
| SLR Crossings             | 0                                     |
| PBlocks                   | 0                                     |
| High Fanout               | 192                                   |
| ASYNC REG                 | 0                                     |
| Dont Touch                | 0                                     |
| Mark Debug                | 0                                     |
| Start Point Pin Primitive | FDRE/C                                |
| End Point Pin Primitive   | FDRE/R                                |
| Start Point Pin           | b_reg_6267_pp0_iter41_reg_reg[1]__0/C |
| End Point Pin             | col_sum_61_fu_274_reg[4]/R            |
+---------------------------+---------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2447, 372)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+-----+----+-----+
| End Point Clock | Requirement |  1  |  5  |  6  |  7 |  8 |  9  | 10 |  11 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+-----+
| ap_clk          | 10.000ns    | 193 | 172 | 144 | 67 | 96 | 131 | 13 | 184 |
+-----------------+-------------+-----+-----+-----+----+----+-----+----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+----------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


