vhdl-testbench-declarations is a variable defined in `vhdl-mode.el'.<br/>Its value is "  -- clock<br/>  signal Clk : std_logic := '1';<br/>"<br/><br/>Documentation:<br/>String or file to be inserted in the testbench declarative part.<br/>If the string specifies an existing file name, the contents of the file is<br/>inserted, otherwise the string itself is inserted in the testbench<br/>architecture before the BEGIN keyword.<br/>Type `C-j' for newlines.<br/><br/>You can customize this variable.