INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_tracks_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_tracks_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy1_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy1_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_4_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_4_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer103_cpy2_5_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer103_cpy2_5_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/clone_stream_switch_ap_fixed_ap_fixed_config103_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clone_stream_switch_ap_fixed_ap_fixed_config103_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/10_21/clone_stream/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.clone_stream_switch_ap_fixed_ap_...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=57,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_tracks_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_tracks_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_tracks_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_tracks_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_tracks_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_tracks_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy1_5_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_4_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer103_cpy2_5_V_V
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject
