module register(clk,rst,q,d);
	input clk;
	input rst;
	input d;
	output reg q;
	
	always @(posedge clk or negedge rst) begin
		if(~rst) begin 
			q<= {32{1'b0}};
		end else 
			q <=d;
		end
endmodule
	