# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/ADD/Lab4_KHAN_M/src/ROM_SIM_tb.v
