module addsub(A, Bus, G);

	input [15:0] A, Bus;
	output [15:0] G;

endmodule