// Seed: 2221804600
module module_0 (
    output tri0 id_0
    , id_4,
    output wand id_1,
    input  wire id_2
);
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    output logic id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wor id_13,
    output logic id_14,
    output wor id_15
);
  always begin : LABEL_0
    id_14 = 1 == id_4;
    id_3 <= #1 id_11;
  end
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
