Classic Timing Analyzer report for IT
Thu Dec 10 13:08:16 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clock'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.364 ns                         ; programEn                                                                                              ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.269 ns                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[2]                                                                                              ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 12.852 ns                        ; programEn                                                                                              ; AddrIn[4]                                                                                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.771 ns                        ; Enter                                                                                                  ; LAB2_CU:cu1|state.START                                                                                ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 131.06 MHz ( period = 7.630 ns ) ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                        ;                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.319 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 135.10 MHz ( period = 7.402 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 7.091 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 139.94 MHz ( period = 7.146 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.835 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 147.36 MHz ( period = 6.786 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 148.92 MHz ( period = 6.715 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.275 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.839 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 196.23 MHz ( period = 5.096 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 199.60 MHz ( period = 5.010 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.695 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 202.80 MHz ( period = 4.931 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 203.21 MHz ( period = 4.921 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 210.66 MHz ( period = 4.747 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.474 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.474 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.254 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 4.278 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.254 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 4.203 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 4.086 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.866 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; LAB2_CU:cu1|state.JPOS                                                                                 ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; LAB2_CU:cu1|state.JPOS                                                                                 ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; LAB2_CU:cu1|state.JPOS                                                                                 ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; LAB2_CU:cu1|state.JPOS                                                                                 ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 254.39 MHz ( period = 3.931 ns )                    ; LAB2_CU:cu1|state.JPOS                                                                                 ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 260.76 MHz ( period = 3.835 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.547 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.481 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; LAB2_CU:cu1|state.FETCH                                                                                ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.576 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.445 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.185 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.166 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.207 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.138 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 2.053 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 2.027 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.436 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.433 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 1.431 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                     ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.364 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 6.328 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 6.168 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 6.132 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 6.009 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.980 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.973 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.948 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.944 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.912 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 5.727 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 5.002 ns   ; Input[2]   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock    ;
; N/A   ; None         ; 4.822 ns   ; Input[1]   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock    ;
; N/A   ; None         ; 4.769 ns   ; Input[4]   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A   ; None         ; 4.479 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A   ; None         ; 4.469 ns   ; AddrSel[0] ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A   ; None         ; 4.438 ns   ; Input[3]   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A   ; None         ; 4.416 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A   ; None         ; 4.416 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A   ; None         ; 4.416 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A   ; None         ; 4.416 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A   ; None         ; 4.416 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A   ; None         ; 4.360 ns   ; AddrSel[1] ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A   ; None         ; 4.354 ns   ; Input[6]   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock    ;
; N/A   ; None         ; 4.338 ns   ; Enter      ; LAB2_CU:cu1|state.INPUT                                                                                ; Clock    ;
; N/A   ; None         ; 4.315 ns   ; Input[2]   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A   ; None         ; 4.242 ns   ; Input[1]   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A   ; None         ; 4.217 ns   ; AddrSel[3] ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A   ; None         ; 4.183 ns   ; Input[0]   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A   ; None         ; 4.178 ns   ; Input[7]   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock    ;
; N/A   ; None         ; 4.145 ns   ; Input[0]   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock    ;
; N/A   ; None         ; 4.139 ns   ; Input[6]   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A   ; None         ; 4.135 ns   ; Input[3]   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock    ;
; N/A   ; None         ; 4.134 ns   ; Input[4]   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A   ; None         ; 4.120 ns   ; Input[7]   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A   ; None         ; 4.114 ns   ; Input[5]   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A   ; None         ; 4.065 ns   ; AddrSel[2] ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A   ; None         ; 4.058 ns   ; AddrSel[4] ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A   ; None         ; 4.045 ns   ; Input[5]   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock    ;
; N/A   ; None         ; 4.019 ns   ; Enter      ; LAB2_CU:cu1|state.START                                                                                ; Clock    ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                   ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                   ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 12.269 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[2]   ; Clock      ;
; N/A   ; None         ; 12.269 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[2]   ; Clock      ;
; N/A   ; None         ; 12.269 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[2]   ; Clock      ;
; N/A   ; None         ; 12.269 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[2]   ; Clock      ;
; N/A   ; None         ; 12.269 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[2]   ; Clock      ;
; N/A   ; None         ; 12.088 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[7]   ; Clock      ;
; N/A   ; None         ; 12.088 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[7]   ; Clock      ;
; N/A   ; None         ; 12.088 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[7]   ; Clock      ;
; N/A   ; None         ; 12.088 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[7]   ; Clock      ;
; N/A   ; None         ; 12.088 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[7]   ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[3]   ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[3]   ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[3]   ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[3]   ; Clock      ;
; N/A   ; None         ; 11.694 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[3]   ; Clock      ;
; N/A   ; None         ; 11.626 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[0]   ; Clock      ;
; N/A   ; None         ; 11.626 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[0]   ; Clock      ;
; N/A   ; None         ; 11.626 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[0]   ; Clock      ;
; N/A   ; None         ; 11.626 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[0]   ; Clock      ;
; N/A   ; None         ; 11.626 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[0]   ; Clock      ;
; N/A   ; None         ; 11.574 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[1]   ; Clock      ;
; N/A   ; None         ; 11.574 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[1]   ; Clock      ;
; N/A   ; None         ; 11.574 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[1]   ; Clock      ;
; N/A   ; None         ; 11.574 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[1]   ; Clock      ;
; N/A   ; None         ; 11.574 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[1]   ; Clock      ;
; N/A   ; None         ; 11.445 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[6]   ; Clock      ;
; N/A   ; None         ; 11.445 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[6]   ; Clock      ;
; N/A   ; None         ; 11.445 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[6]   ; Clock      ;
; N/A   ; None         ; 11.445 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[6]   ; Clock      ;
; N/A   ; None         ; 11.445 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[6]   ; Clock      ;
; N/A   ; None         ; 11.342 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[5]   ; Clock      ;
; N/A   ; None         ; 11.342 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[5]   ; Clock      ;
; N/A   ; None         ; 11.342 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[5]   ; Clock      ;
; N/A   ; None         ; 11.342 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[5]   ; Clock      ;
; N/A   ; None         ; 11.342 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[5]   ; Clock      ;
; N/A   ; None         ; 11.195 ns  ; LAB2_CU:cu1|state.STORE                                                                                ; AddrIn[4]   ; Clock      ;
; N/A   ; None         ; 11.124 ns  ; LAB2_CU:cu1|state.STORE                                                                                ; AddrIn[2]   ; Clock      ;
; N/A   ; None         ; 11.030 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; RAMout[4]   ; Clock      ;
; N/A   ; None         ; 11.030 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; RAMout[4]   ; Clock      ;
; N/A   ; None         ; 11.030 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; RAMout[4]   ; Clock      ;
; N/A   ; None         ; 11.030 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; RAMout[4]   ; Clock      ;
; N/A   ; None         ; 11.030 ns  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; RAMout[4]   ; Clock      ;
; N/A   ; None         ; 10.975 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; AddrIn[4]   ; Clock      ;
; N/A   ; None         ; 10.904 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; AddrIn[2]   ; Clock      ;
; N/A   ; None         ; 10.763 ns  ; LAB2_CU:cu1|state.STORE                                                                                ; AddrIn[1]   ; Clock      ;
; N/A   ; None         ; 10.732 ns  ; LAB2_CU:cu1|state.STORE                                                                                ; AddrIn[0]   ; Clock      ;
; N/A   ; None         ; 10.543 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; AddrIn[1]   ; Clock      ;
; N/A   ; None         ; 10.512 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; AddrIn[0]   ; Clock      ;
; N/A   ; None         ; 10.462 ns  ; LAB2_CU:cu1|state.STORE                                                                                ; AddrIn[3]   ; Clock      ;
; N/A   ; None         ; 10.242 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; AddrIn[3]   ; Clock      ;
; N/A   ; None         ; 10.137 ns  ; LAB2_CU:cu1|state.HALT                                                                                 ; outState[1] ; Clock      ;
; N/A   ; None         ; 10.119 ns  ; LAB2_CU:cu1|state.DECODE                                                                               ; outState[1] ; Clock      ;
; N/A   ; None         ; 10.013 ns  ; LAB2_CU:cu1|state.SUB                                                                                  ; outState[1] ; Clock      ;
; N/A   ; None         ; 9.973 ns   ; LAB2_CU:cu1|state.HALT                                                                                 ; outState[0] ; Clock      ;
; N/A   ; None         ; 9.849 ns   ; LAB2_CU:cu1|state.SUB                                                                                  ; outState[0] ; Clock      ;
; N/A   ; None         ; 9.652 ns   ; LAB2_CU:cu1|state.FETCH                                                                                ; outState[3] ; Clock      ;
; N/A   ; None         ; 9.622 ns   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Din[1]      ; Clock      ;
; N/A   ; None         ; 9.452 ns   ; LAB2_CU:cu1|state.STORE                                                                                ; outState[0] ; Clock      ;
; N/A   ; None         ; 9.400 ns   ; LAB2_CU:cu1|state.JZ                                                                                   ; outState[0] ; Clock      ;
; N/A   ; None         ; 9.387 ns   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Din[4]      ; Clock      ;
; N/A   ; None         ; 9.379 ns   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Din[7]      ; Clock      ;
; N/A   ; None         ; 9.317 ns   ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; AddrIn[4]   ; Clock      ;
; N/A   ; None         ; 9.314 ns   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Din[6]      ; Clock      ;
; N/A   ; None         ; 9.296 ns   ; LAB2_CU:cu1|state.JPOS                                                                                 ; outState[2] ; Clock      ;
; N/A   ; None         ; 9.282 ns   ; LAB2_CU:cu1|state.INPUT                                                                                ; outState[2] ; Clock      ;
; N/A   ; None         ; 9.272 ns   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Din[5]      ; Clock      ;
; N/A   ; None         ; 9.272 ns   ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; AddrIn[3]   ; Clock      ;
; N/A   ; None         ; 9.267 ns   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Din[3]      ; Clock      ;
; N/A   ; None         ; 9.246 ns   ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; AddrIn[2]   ; Clock      ;
; N/A   ; None         ; 9.240 ns   ; LAB2_CU:cu1|state.DECODE                                                                               ; outState[3] ; Clock      ;
; N/A   ; None         ; 9.137 ns   ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; AddrIn[4]   ; Clock      ;
; N/A   ; None         ; 9.112 ns   ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; AddrIn[2]   ; Clock      ;
; N/A   ; None         ; 9.066 ns   ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; AddrIn[2]   ; Clock      ;
; N/A   ; None         ; 9.064 ns   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Din[2]      ; Clock      ;
; N/A   ; None         ; 9.059 ns   ; LAB2_CU:cu1|state.JPOS                                                                                 ; outState[1] ; Clock      ;
; N/A   ; None         ; 9.033 ns   ; LAB2_CU:cu1|state.JZ                                                                                   ; outState[2] ; Clock      ;
; N/A   ; None         ; 9.030 ns   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Din[0]      ; Clock      ;
; N/A   ; None         ; 8.968 ns   ; LAB2_CU:cu1|state.START                                                                                ; outState[3] ; Clock      ;
; N/A   ; None         ; 8.945 ns   ; LAB2_CU:cu1|state.HALT                                                                                 ; outState[2] ; Clock      ;
; N/A   ; None         ; 8.938 ns   ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; AddrIn[1]   ; Clock      ;
; N/A   ; None         ; 8.858 ns   ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; AddrIn[0]   ; Clock      ;
; N/A   ; None         ; 8.835 ns   ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; AddrIn[3]   ; Clock      ;
; N/A   ; None         ; 8.806 ns   ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; AddrIn[1]   ; Clock      ;
; N/A   ; None         ; 8.773 ns   ; LAB2_CU:cu1|state.FETCH                                                                                ; outState[0] ; Clock      ;
; N/A   ; None         ; 8.749 ns   ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; AddrIn[3]   ; Clock      ;
; N/A   ; None         ; 8.707 ns   ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; AddrIn[1]   ; Clock      ;
; N/A   ; None         ; 8.693 ns   ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; AddrIn[4]   ; Clock      ;
; N/A   ; None         ; 8.688 ns   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Output[0]   ; Clock      ;
; N/A   ; None         ; 8.687 ns   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Output[4]   ; Clock      ;
; N/A   ; None         ; 8.676 ns   ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; AddrIn[0]   ; Clock      ;
; N/A   ; None         ; 8.642 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Din[4]      ; Clock      ;
; N/A   ; None         ; 8.641 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Din[7]      ; Clock      ;
; N/A   ; None         ; 8.616 ns   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Output[2]   ; Clock      ;
; N/A   ; None         ; 8.603 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Din[1]      ; Clock      ;
; N/A   ; None         ; 8.585 ns   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Output[1]   ; Clock      ;
; N/A   ; None         ; 8.561 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Din[6]      ; Clock      ;
; N/A   ; None         ; 8.541 ns   ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; AddrIn[0]   ; Clock      ;
; N/A   ; None         ; 8.538 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Din[5]      ; Clock      ;
; N/A   ; None         ; 8.510 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Din[3]      ; Clock      ;
; N/A   ; None         ; 8.431 ns   ; LAB2_CU:cu1|state.ADD                                                                                  ; outState[1] ; Clock      ;
; N/A   ; None         ; 8.324 ns   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Output[3]   ; Clock      ;
; N/A   ; None         ; 8.318 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Din[2]      ; Clock      ;
; N/A   ; None         ; 8.309 ns   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Output[7]   ; Clock      ;
; N/A   ; None         ; 8.291 ns   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Din[0]      ; Clock      ;
; N/A   ; None         ; 8.261 ns   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Output[6]   ; Clock      ;
; N/A   ; None         ; 8.231 ns   ; LAB2_CU:cu1|state.HALT                                                                                 ; Halt        ; Clock      ;
; N/A   ; None         ; 8.088 ns   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Output[5]   ; Clock      ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 12.852 ns       ; programEn ; AddrIn[4] ;
; N/A   ; None              ; 12.785 ns       ; programEn ; AddrIn[2] ;
; N/A   ; None              ; 12.471 ns       ; programEn ; AddrIn[3] ;
; N/A   ; None              ; 12.420 ns       ; programEn ; AddrIn[1] ;
; N/A   ; None              ; 12.389 ns       ; programEn ; AddrIn[0] ;
; N/A   ; None              ; 12.306 ns       ; programEn ; Din[4]    ;
; N/A   ; None              ; 12.305 ns       ; programEn ; Din[7]    ;
; N/A   ; None              ; 12.266 ns       ; programEn ; Din[1]    ;
; N/A   ; None              ; 12.226 ns       ; programEn ; Din[6]    ;
; N/A   ; None              ; 12.199 ns       ; programEn ; Din[5]    ;
; N/A   ; None              ; 12.170 ns       ; programEn ; Din[3]    ;
; N/A   ; None              ; 11.978 ns       ; programEn ; Din[2]    ;
; N/A   ; None              ; 11.952 ns       ; programEn ; Din[0]    ;
+-------+-------------------+-----------------+-----------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                     ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.771 ns ; Enter      ; LAB2_CU:cu1|state.START                                                                                ; Clock    ;
; N/A           ; None        ; -3.797 ns ; Input[5]   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock    ;
; N/A           ; None        ; -3.810 ns ; AddrSel[4] ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A           ; None        ; -3.817 ns ; AddrSel[2] ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A           ; None        ; -3.866 ns ; Input[5]   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A           ; None        ; -3.872 ns ; Input[7]   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A           ; None        ; -3.886 ns ; Input[4]   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A           ; None        ; -3.887 ns ; Input[3]   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock    ;
; N/A           ; None        ; -3.891 ns ; Input[6]   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A           ; None        ; -3.897 ns ; Input[0]   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock    ;
; N/A           ; None        ; -3.930 ns ; Input[7]   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock    ;
; N/A           ; None        ; -3.935 ns ; Input[0]   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A           ; None        ; -3.969 ns ; AddrSel[3] ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A           ; None        ; -3.994 ns ; Input[1]   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A           ; None        ; -4.067 ns ; Input[2]   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A           ; None        ; -4.090 ns ; Enter      ; LAB2_CU:cu1|state.INPUT                                                                                ; Clock    ;
; N/A           ; None        ; -4.106 ns ; Input[6]   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock    ;
; N/A           ; None        ; -4.112 ns ; AddrSel[1] ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A           ; None        ; -4.168 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A           ; None        ; -4.168 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A           ; None        ; -4.168 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A           ; None        ; -4.168 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A           ; None        ; -4.168 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A           ; None        ; -4.190 ns ; Input[3]   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A           ; None        ; -4.221 ns ; AddrSel[0] ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A           ; None        ; -4.231 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A           ; None        ; -4.521 ns ; Input[4]   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock    ;
; N/A           ; None        ; -4.574 ns ; Input[1]   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock    ;
; N/A           ; None        ; -4.754 ns ; Input[2]   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock    ;
; N/A           ; None        ; -4.946 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.982 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -5.022 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -5.038 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A           ; None        ; -5.038 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -5.039 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -5.039 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -5.040 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -5.042 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -5.042 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -5.076 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg       ; Clock    ;
; N/A           ; None        ; -5.116 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -5.124 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -5.152 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -5.156 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -5.160 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -5.180 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -5.192 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -5.216 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Dec 10 13:08:16 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 131.06 MHz between source memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "DP:dp1|nBitsRegister:Areg|Q[7]" (period= 7.63 ns)
    Info: + Longest memory to register delay is 7.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y14; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y14; Fanout = 4; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[4]'
        Info: 3: + IC(0.849 ns) + CELL(0.178 ns) = 4.401 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~341'
        Info: 4: + IC(0.895 ns) + CELL(0.517 ns) = 5.813 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~343'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.893 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~346'
        Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 6.067 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 1; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~349'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 6.525 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 1; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~351'
        Info: 8: + IC(0.520 ns) + CELL(0.178 ns) = 7.223 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 1; COMB Node = 'DP:dp1|nBitsRegister:Areg|Q[7]~79'
        Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.319 ns; Loc. = LCFF_X18_Y14_N25; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[7]'
        Info: Total cell delay = 5.055 ns ( 69.07 % )
        Info: Total interconnect delay = 2.264 ns ( 30.93 % )
    Info: - Smallest clock skew is -0.115 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.859 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X18_Y14_N25; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[7]'
            Info: Total cell delay = 1.628 ns ( 56.94 % )
            Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.974 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.927 ns) + CELL(0.783 ns) = 2.974 ns; Loc. = M4K_X17_Y14; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 60.83 % )
            Info: Total interconnect delay = 1.165 ns ( 39.17 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "programEn", clock pin = "Clock") is 6.364 ns
    Info: + Longest pin to memory delay is 9.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_J4; Fanout = 19; PIN Node = 'programEn'
        Info: 2: + IC(5.806 ns) + CELL(0.545 ns) = 7.205 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 1; COMB Node = 'DP:dp1|AddrIn[4]~562'
        Info: 3: + IC(0.309 ns) + CELL(0.545 ns) = 8.059 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 3; COMB Node = 'DP:dp1|AddrIn[4]~563'
        Info: 4: + IC(1.044 ns) + CELL(0.159 ns) = 9.262 ns; Loc. = M4K_X17_Y14; Fanout = 0; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 2.103 ns ( 22.71 % )
        Info: Total interconnect delay = 7.159 ns ( 77.29 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "Clock" to destination memory is 2.938 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.927 ns) + CELL(0.747 ns) = 2.938 ns; Loc. = M4K_X17_Y14; Fanout = 0; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.773 ns ( 60.35 % )
        Info: Total interconnect delay = 1.165 ns ( 39.65 % )
Info: tco from clock "Clock" to destination pin "RAMout[2]" through memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0" is 12.269 ns
    Info: + Longest clock path from clock "Clock" to source memory is 2.974 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.927 ns) + CELL(0.783 ns) = 2.974 ns; Loc. = M4K_X17_Y14; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 60.83 % )
        Info: Total interconnect delay = 1.165 ns ( 39.17 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 9.061 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y14; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y14; Fanout = 4; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[2]'
        Info: 3: + IC(2.847 ns) + CELL(2.840 ns) = 9.061 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'RAMout[2]'
        Info: Total cell delay = 6.214 ns ( 68.58 % )
        Info: Total interconnect delay = 2.847 ns ( 31.42 % )
Info: Longest tpd from source pin "programEn" to destination pin "AddrIn[4]" is 12.852 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_J4; Fanout = 19; PIN Node = 'programEn'
    Info: 2: + IC(5.806 ns) + CELL(0.545 ns) = 7.205 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 1; COMB Node = 'DP:dp1|AddrIn[4]~562'
    Info: 3: + IC(0.309 ns) + CELL(0.545 ns) = 8.059 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 3; COMB Node = 'DP:dp1|AddrIn[4]~563'
    Info: 4: + IC(1.807 ns) + CELL(2.986 ns) = 12.852 ns; Loc. = PIN_E9; Fanout = 0; PIN Node = 'AddrIn[4]'
    Info: Total cell delay = 4.930 ns ( 38.36 % )
    Info: Total interconnect delay = 7.922 ns ( 61.64 % )
Info: th for register "LAB2_CU:cu1|state.START" (data pin = "Enter", clock pin = "Clock") is -3.771 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y14_N23; Fanout = 2; REG Node = 'LAB2_CU:cu1|state.START'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.911 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_H9; Fanout = 2; PIN Node = 'Enter'
        Info: 2: + IC(5.784 ns) + CELL(0.178 ns) = 6.815 ns; Loc. = LCCOMB_X16_Y14_N22; Fanout = 1; COMB Node = 'LAB2_CU:cu1|Selector1~13'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.911 ns; Loc. = LCFF_X16_Y14_N23; Fanout = 2; REG Node = 'LAB2_CU:cu1|state.START'
        Info: Total cell delay = 1.127 ns ( 16.31 % )
        Info: Total interconnect delay = 5.784 ns ( 83.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Thu Dec 10 13:08:16 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


