

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:31:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1428|     1428|  14.280 us|  14.280 us|  1429|  1429|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |      895|      895|       179|          -|          -|     5|        no|
        |- VITIS_LOOP_82_6  |      355|      355|        71|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tile = alloca i32 1"   --->   Operation 16 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_2_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sum_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_val_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_val_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_32" [nn.cpp:38]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_29, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_2"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_4"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_5"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_5, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_6"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_6, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_7"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_7, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_8"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_8, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_9"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_23, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_9, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_10"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_24, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_10, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_11"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_11, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_12"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_12, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_13"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_13, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_14"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_18, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_14, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_15"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_15, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_16"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_22, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_16, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_17"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_21, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_17, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_0"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_29, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_3"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_3, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_4"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_4, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_30, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%layer1_output = alloca i64 1" [nn.cpp:44]   --->   Operation 90 'alloca' 'layer1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%layer1_output_1 = alloca i64 1" [nn.cpp:44]   --->   Operation 91 'alloca' 'layer1_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%layer1_output_2 = alloca i64 1" [nn.cpp:44]   --->   Operation 92 'alloca' 'layer1_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%layer1_output_3 = alloca i64 1" [nn.cpp:44]   --->   Operation 93 'alloca' 'layer1_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%layer1_weight_tile = alloca i64 1" [nn.cpp:53]   --->   Operation 94 'alloca' 'layer1_weight_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1 = alloca i64 1" [nn.cpp:53]   --->   Operation 95 'alloca' 'layer1_weight_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2 = alloca i64 1" [nn.cpp:53]   --->   Operation 96 'alloca' 'layer1_weight_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3 = alloca i64 1" [nn.cpp:53]   --->   Operation 97 'alloca' 'layer1_weight_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4 = alloca i64 1" [nn.cpp:53]   --->   Operation 98 'alloca' 'layer1_weight_tile_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5 = alloca i64 1" [nn.cpp:53]   --->   Operation 99 'alloca' 'layer1_weight_tile_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6 = alloca i64 1" [nn.cpp:53]   --->   Operation 100 'alloca' 'layer1_weight_tile_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7 = alloca i64 1" [nn.cpp:53]   --->   Operation 101 'alloca' 'layer1_weight_tile_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8 = alloca i64 1" [nn.cpp:53]   --->   Operation 102 'alloca' 'layer1_weight_tile_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9 = alloca i64 1" [nn.cpp:53]   --->   Operation 103 'alloca' 'layer1_weight_tile_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10 = alloca i64 1" [nn.cpp:53]   --->   Operation 104 'alloca' 'layer1_weight_tile_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11 = alloca i64 1" [nn.cpp:53]   --->   Operation 105 'alloca' 'layer1_weight_tile_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12 = alloca i64 1" [nn.cpp:53]   --->   Operation 106 'alloca' 'layer1_weight_tile_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13 = alloca i64 1" [nn.cpp:53]   --->   Operation 107 'alloca' 'layer1_weight_tile_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14 = alloca i64 1" [nn.cpp:53]   --->   Operation 108 'alloca' 'layer1_weight_tile_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15 = alloca i64 1" [nn.cpp:53]   --->   Operation 109 'alloca' 'layer1_weight_tile_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16 = alloca i64 1" [nn.cpp:53]   --->   Operation 110 'alloca' 'layer1_weight_tile_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17 = alloca i64 1" [nn.cpp:53]   --->   Operation 111 'alloca' 'layer1_weight_tile_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%layer2_weight_tile = alloca i64 1" [nn.cpp:54]   --->   Operation 112 'alloca' 'layer2_weight_tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%layer2_weight_tile_1 = alloca i64 1" [nn.cpp:54]   --->   Operation 113 'alloca' 'layer2_weight_tile_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%layer2_weight_tile_2 = alloca i64 1" [nn.cpp:54]   --->   Operation 114 'alloca' 'layer2_weight_tile_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%layer2_weight_tile_3 = alloca i64 1" [nn.cpp:54]   --->   Operation 115 'alloca' 'layer2_weight_tile_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.00ns)   --->   "%input_0_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_0"   --->   Operation 116 'read' 'input_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 117 [1/1] (1.00ns)   --->   "%input_1_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_1"   --->   Operation 117 'read' 'input_1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 118 [1/1] (1.00ns)   --->   "%input_2_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_2"   --->   Operation 118 'read' 'input_2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 119 [1/1] (1.00ns)   --->   "%input_3_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_3"   --->   Operation 119 'read' 'input_3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 120 [1/1] (1.00ns)   --->   "%input_4_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_4"   --->   Operation 120 'read' 'input_4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 121 [1/1] (1.00ns)   --->   "%input_5_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_5"   --->   Operation 121 'read' 'input_5_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%input_6_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_6"   --->   Operation 122 'read' 'input_6_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 123 [1/1] (1.00ns)   --->   "%input_7_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_7"   --->   Operation 123 'read' 'input_7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 124 [1/1] (1.00ns)   --->   "%input_8_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_8"   --->   Operation 124 'read' 'input_8_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 125 [1/1] (1.00ns)   --->   "%input_9_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_9"   --->   Operation 125 'read' 'input_9_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 126 [1/1] (1.00ns)   --->   "%input_10_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_10"   --->   Operation 126 'read' 'input_10_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 127 [1/1] (1.00ns)   --->   "%input_11_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_11"   --->   Operation 127 'read' 'input_11_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 128 [1/1] (1.00ns)   --->   "%input_12_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_12"   --->   Operation 128 'read' 'input_12_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 129 [1/1] (1.00ns)   --->   "%input_13_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_13"   --->   Operation 129 'read' 'input_13_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 130 [1/1] (1.00ns)   --->   "%input_14_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_14"   --->   Operation 130 'read' 'input_14_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 131 [1/1] (1.00ns)   --->   "%input_15_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_15"   --->   Operation 131 'read' 'input_15_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 132 [1/1] (1.00ns)   --->   "%input_16_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_16"   --->   Operation 132 'read' 'input_16_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 133 [1/1] (1.00ns)   --->   "%input_17_read = read i16 @_ssdm_op_Read.s_axilite.i16P0A, i16 %input_17"   --->   Operation 133 'read' 'input_17_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 134 [1/1] (1.61ns)   --->   "%store_ln60 = store i5 0, i5 %tile" [nn.cpp:60]   --->   Operation 134 'store' 'store_ln60' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 135 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tile_2 = load i5 %tile" [nn.cpp:60]   --->   Operation 136 'load' 'tile_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.86ns)   --->   "%icmp_ln60 = icmp_ult  i5 %tile_2, i5 20" [nn.cpp:60]   --->   Operation 137 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %VITIS_LOOP_84_7.preheader, void %VITIS_LOOP_62_2.split" [nn.cpp:60]   --->   Operation 138 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i12 %layer1_weight_tile, i5 %tile_2, i12 %layer1_weight_tile_17, i12 %layer1_weight_tile_16, i12 %layer1_weight_tile_15, i12 %layer1_weight_tile_14, i12 %layer1_weight_tile_13, i12 %layer1_weight_tile_12, i12 %layer1_weight_tile_11, i12 %layer1_weight_tile_10, i12 %layer1_weight_tile_9, i12 %layer1_weight_tile_8, i12 %layer1_weight_tile_7, i12 %layer1_weight_tile_6, i12 %layer1_weight_tile_5, i12 %layer1_weight_tile_4, i12 %layer1_weight_tile_3, i12 %layer1_weight_tile_2, i12 %layer1_weight_tile_1, i12 %layer1_weights" [nn.cpp:60]   --->   Operation 139 'call' 'call_ln60' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 140 [1/1] (1.86ns)   --->   "%add_ln60 = add i5 %tile_2, i5 4" [nn.cpp:60]   --->   Operation 140 'add' 'add_ln60' <Predicate = (icmp_ln60)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.61ns)   --->   "%store_ln60 = store i5 %add_ln60, i5 %tile" [nn.cpp:60]   --->   Operation 141 'store' 'store_ln60' <Predicate = (icmp_ln60)> <Delay = 1.61>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tile_1 = alloca i32 1"   --->   Operation 142 'alloca' 'tile_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1 = alloca i32 1"   --->   Operation 143 'alloca' 'p_0_0_0114_i1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa21 = alloca i32 1"   --->   Operation 144 'alloca' 'conv_i_i_le10_lcssa21' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa23 = alloca i32 1"   --->   Operation 145 'alloca' 'conv_i_i_le12_lcssa23' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%conv_i_i_le14_lcssa25 = alloca i32 1"   --->   Operation 146 'alloca' 'conv_i_i_le14_lcssa25' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%conv_i_i_le16_lcssa27 = alloca i32 1"   --->   Operation 147 'alloca' 'conv_i_i_le16_lcssa27' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv_i_i_le18_lcssa29 = alloca i32 1"   --->   Operation 148 'alloca' 'conv_i_i_le18_lcssa29' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.61ns)   --->   "%store_ln82 = store i5 0, i5 %tile_1" [nn.cpp:82]   --->   Operation 149 'store' 'store_ln82' <Predicate = (!icmp_ln60)> <Delay = 1.61>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 150 'br' 'br_ln82' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3, i12 %layer1_weight_tile, i5 %tile_2, i12 %layer1_weight_tile_17, i12 %layer1_weight_tile_16, i12 %layer1_weight_tile_15, i12 %layer1_weight_tile_14, i12 %layer1_weight_tile_13, i12 %layer1_weight_tile_12, i12 %layer1_weight_tile_11, i12 %layer1_weight_tile_10, i12 %layer1_weight_tile_9, i12 %layer1_weight_tile_8, i12 %layer1_weight_tile_7, i12 %layer1_weight_tile_6, i12 %layer1_weight_tile_5, i12 %layer1_weight_tile_4, i12 %layer1_weight_tile_3, i12 %layer1_weight_tile_2, i12 %layer1_weight_tile_1, i12 %layer1_weights" [nn.cpp:60]   --->   Operation 151 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i5 %tile_2, i12 %layer1_weight_tile, i16 %input_0_read, i12 %layer1_weight_tile_1, i16 %input_1_read, i12 %layer1_weight_tile_2, i16 %input_2_read, i12 %layer1_weight_tile_3, i16 %input_3_read, i12 %layer1_weight_tile_4, i16 %input_4_read, i12 %layer1_weight_tile_5, i16 %input_5_read, i12 %layer1_weight_tile_6, i16 %input_6_read, i12 %layer1_weight_tile_7, i16 %input_7_read, i12 %layer1_weight_tile_8, i16 %input_8_read, i12 %layer1_weight_tile_9, i16 %input_9_read, i12 %layer1_weight_tile_10, i16 %input_10_read, i12 %layer1_weight_tile_11, i16 %input_11_read, i12 %layer1_weight_tile_12, i16 %input_12_read, i12 %layer1_weight_tile_13, i16 %input_13_read, i12 %layer1_weight_tile_14, i16 %input_14_read, i12 %layer1_weight_tile_15, i16 %input_15_read, i12 %layer1_weight_tile_16, i16 %input_16_read, i12 %layer1_weight_tile_17, i16 %input_17_read, i10 %layer1_bias" [nn.cpp:60]   --->   Operation 152 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:60]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [nn.cpp:60]   --->   Operation 154 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/2] (0.00ns)   --->   "%call_ln60 = call void @neural_network_Pipeline_VITIS_LOOP_70_4, i15 %layer1_output_3, i15 %layer1_output_2, i15 %layer1_output_1, i15 %layer1_output, i5 %tile_2, i12 %layer1_weight_tile, i16 %input_0_read, i12 %layer1_weight_tile_1, i16 %input_1_read, i12 %layer1_weight_tile_2, i16 %input_2_read, i12 %layer1_weight_tile_3, i16 %input_3_read, i12 %layer1_weight_tile_4, i16 %input_4_read, i12 %layer1_weight_tile_5, i16 %input_5_read, i12 %layer1_weight_tile_6, i16 %input_6_read, i12 %layer1_weight_tile_7, i16 %input_7_read, i12 %layer1_weight_tile_8, i16 %input_8_read, i12 %layer1_weight_tile_9, i16 %input_9_read, i12 %layer1_weight_tile_10, i16 %input_10_read, i12 %layer1_weight_tile_11, i16 %input_11_read, i12 %layer1_weight_tile_12, i16 %input_12_read, i12 %layer1_weight_tile_13, i16 %input_13_read, i12 %layer1_weight_tile_14, i16 %input_14_read, i12 %layer1_weight_tile_15, i16 %input_15_read, i12 %layer1_weight_tile_16, i16 %input_16_read, i12 %layer1_weight_tile_17, i16 %input_17_read, i10 %layer1_bias" [nn.cpp:60]   --->   Operation 155 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_62_2" [nn.cpp:60]   --->   Operation 156 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.47>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tile_3 = load i5 %tile_1" [nn.cpp:82]   --->   Operation 157 'load' 'tile_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (1.86ns)   --->   "%icmp_ln82 = icmp_ult  i5 %tile_3, i5 20" [nn.cpp:82]   --->   Operation 158 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.body.i.preheader, void %VITIS_LOOP_84_7.split" [nn.cpp:82]   --->   Operation 159 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i12 %layer2_weight_tile, i5 %tile_3, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i12 %layer2_weights" [nn.cpp:82]   --->   Operation 160 'call' 'call_ln82' <Predicate = (icmp_ln82)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [1/1] (1.86ns)   --->   "%add_ln82 = add i5 %tile_3, i5 4" [nn.cpp:82]   --->   Operation 161 'add' 'add_ln82' <Predicate = (icmp_ln82)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.61ns)   --->   "%store_ln82 = store i5 %add_ln82, i5 %tile_1" [nn.cpp:82]   --->   Operation 162 'store' 'store_ln82' <Predicate = (icmp_ln82)> <Delay = 1.61>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8, i12 %layer2_weight_tile, i5 %tile_3, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i12 %layer2_weights" [nn.cpp:82]   --->   Operation 163 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 4.01>
ST_8 : Operation 164 [1/1] (1.86ns)   --->   "%cmp131 = icmp_eq  i5 %tile_3, i5 0" [nn.cpp:82]   --->   Operation 164 'icmp' 'cmp131' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/2] (2.15ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i1 %cmp131, i12 %layer2_weight_tile, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i5 %tile_3, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i16 %conv_i_i_le18_lcssa29, i16 %conv_i_i_le16_lcssa27, i16 %conv_i_i_le14_lcssa25, i16 %conv_i_i_le12_lcssa23, i16 %conv_i_i_le10_lcssa21, i16 %p_0_0_0114_i1, i9 %layer2_bias" [nn.cpp:82]   --->   Operation 165 'call' 'call_ln82' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [nn.cpp:82]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:82]   --->   Operation 167 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/2] (0.00ns)   --->   "%call_ln82 = call void @neural_network_Pipeline_VITIS_LOOP_92_9, i1 %cmp131, i12 %layer2_weight_tile, i12 %layer2_weight_tile_1, i12 %layer2_weight_tile_2, i12 %layer2_weight_tile_3, i5 %tile_3, i15 %layer1_output, i15 %layer1_output_1, i15 %layer1_output_2, i15 %layer1_output_3, i16 %conv_i_i_le18_lcssa29, i16 %conv_i_i_le16_lcssa27, i16 %conv_i_i_le14_lcssa25, i16 %conv_i_i_le12_lcssa23, i16 %conv_i_i_le10_lcssa21, i16 %p_0_0_0114_i1, i9 %layer2_bias" [nn.cpp:82]   --->   Operation 168 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln82 = br void %VITIS_LOOP_84_7" [nn.cpp:82]   --->   Operation 169 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 6.75>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%p_0_0_0114_i1_load = load i16 %p_0_0_0114_i1"   --->   Operation 170 'load' 'p_0_0_0114_i1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%conv_i_i_le12_lcssa23_load = load i16 %conv_i_i_le12_lcssa23"   --->   Operation 171 'load' 'conv_i_i_le12_lcssa23_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%conv_i_i_le14_lcssa25_load = load i16 %conv_i_i_le14_lcssa25"   --->   Operation 172 'load' 'conv_i_i_le14_lcssa25_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%conv_i_i_le16_lcssa27_load = load i16 %conv_i_i_le16_lcssa27"   --->   Operation 173 'load' 'conv_i_i_le16_lcssa27_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%conv_i_i_le18_lcssa29_load = load i16 %conv_i_i_le18_lcssa29"   --->   Operation 174 'load' 'conv_i_i_le18_lcssa29_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [2/2] (6.75ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc"   --->   Operation 175 'call' 'call_ln0' <Predicate = true> <Delay = 6.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 3.29>
ST_11 : Operation 176 [1/2] (3.29ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_21_1, i16 %p_0_0_0114_i1_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc"   --->   Operation 176 'call' 'call_ln0' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 6.95>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%conv_i_i_le10_lcssa21_load = load i16 %conv_i_i_le10_lcssa21"   --->   Operation 177 'load' 'conv_i_i_le10_lcssa21_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%max_val_loc_load = load i16 %max_val_loc"   --->   Operation 178 'load' 'max_val_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [2/2] (6.95ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %conv_i_i_le10_lcssa21_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 6.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 6.45>
ST_13 : Operation 180 [1/2] (6.45ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_26_2, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %conv_i_i_le10_lcssa21_load, i16 %conv_i_i_le12_lcssa23_load, i16 %conv_i_i_le14_lcssa25_load, i16 %conv_i_i_le16_lcssa27_load, i16 %conv_i_i_le18_lcssa29_load, i16 %max_val_loc_load, i16 %sum_2_loc, i11 %f_x_lsb_table, i25 %exp_x_msb_2_m_1_table, i25 %exp_x_msb_1_table"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 6.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 5.63>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%sum_2_loc_load = load i16 %sum_2_loc"   --->   Operation 181 'load' 'sum_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [2/2] (5.63ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 5.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 6.39>
ST_15 : Operation 183 [1/2] (6.39ns)   --->   "%call_ln0 = call void @neural_network_Pipeline_VITIS_LOOP_32_3, i16 %output_0, i16 %output_4, i16 %output_3, i16 %output_2, i16 %output_1, i16 %sum_2_loc_load"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 6.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [nn.cpp:104]   --->   Operation 184 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation ('tile') [31]  (0.000 ns)
	'store' operation ('store_ln60', nn.cpp:60) of constant 0 on local variable 'tile' [149]  (1.610 ns)

 <State 2>: 3.471ns
The critical path consists of the following:
	'load' operation ('tile', nn.cpp:60) on local variable 'tile' [152]  (0.000 ns)
	'add' operation ('add_ln60', nn.cpp:60) [160]  (1.861 ns)
	'store' operation ('store_ln60', nn.cpp:60) of variable 'add_ln60', nn.cpp:60 on local variable 'tile' [161]  (1.610 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.471ns
The critical path consists of the following:
	'load' operation ('tile', nn.cpp:82) on local variable 'tile' [174]  (0.000 ns)
	'add' operation ('add_ln82', nn.cpp:82) [183]  (1.861 ns)
	'store' operation ('store_ln82', nn.cpp:82) of variable 'add_ln82', nn.cpp:82 on local variable 'tile' [184]  (1.610 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 4.014ns
The critical path consists of the following:
	'icmp' operation ('cmp131', nn.cpp:82) [181]  (1.861 ns)
	'call' operation ('call_ln82', nn.cpp:82) to 'neural_network_Pipeline_VITIS_LOOP_92_9' [182]  (2.152 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 6.756ns
The critical path consists of the following:
	'load' operation ('p_0_0_0114_i1_load') on local variable 'p_0_0_0114_i1' [187]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_21_1' [193]  (6.756 ns)

 <State 11>: 3.290ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_21_1' [193]  (3.290 ns)

 <State 12>: 6.958ns
The critical path consists of the following:
	'load' operation ('conv_i_i_le10_lcssa21_load') on local variable 'conv_i_i_le10_lcssa21' [188]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_26_2' [195]  (6.958 ns)

 <State 13>: 6.452ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_26_2' [195]  (6.452 ns)

 <State 14>: 5.639ns
The critical path consists of the following:
	'load' operation ('sum_2_loc_load') on local variable 'sum_2_loc' [196]  (0.000 ns)
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_32_3' [197]  (5.639 ns)

 <State 15>: 6.391ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'neural_network_Pipeline_VITIS_LOOP_32_3' [197]  (6.391 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
