// Seed: 3842517881
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output wand id_5
);
  wire id_7, id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    output wire id_9,
    output wire id_10
);
  bit id_12, id_13, id_14, id_15, id_16;
  always
    if (-1) id_9 = id_2;
    else begin : LABEL_0
      @(id_8) id_12 = -1'b0;
      id_13 <= id_0;
    end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
