// Seed: 2033454359
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wor   id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  wand  id_6
    , id_8
);
  assign id_8 = (id_6);
  logic id_9 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wand id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri0 id_14,
    input tri id_15
);
  assign id_2 = ~-1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_1,
      id_5,
      id_3,
      id_11
  );
  parameter id_17 = {-1'b0, 1, 1};
endmodule
