

================================================================
== Vitis HLS Report for 'add_bias_to_activations_1'
================================================================
* Date:           Wed Jul  9 03:32:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       15|       15|         5|          -|          -|     3|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      18|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      73|    -|
|Register             |        -|     -|      204|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      204|     105|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U27  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_133_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln48_fu_127_p2  |      icmp|   0|  0|   9|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  18|           4|           3|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |activations12_0_fu_52  |   9|          2|   64|        128|
    |activations2_0_fu_48   |   9|          2|   64|        128|
    |activations_0_fu_56    |   9|          2|   64|        128|
    |ap_NS_fsm              |  37|          7|    1|          7|
    |i_fu_44                |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  73|         15|  195|        395|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |activations12_0_fu_52  |  64|   0|   64|          0|
    |activations2_0_fu_48   |  64|   0|   64|          0|
    |activations_0_fu_56    |  64|   0|   64|          0|
    |add_ln48_reg_233       |   2|   0|    2|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_35_reg_226           |   2|   0|    2|          0|
    |i_fu_44                |   2|   0|    2|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 204|   0|  204|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_0          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_1          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|ap_return_2          |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_din0    |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_din1    |  out|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_opcode  |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_dout0   |   in|   64|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|grp_fu_154_p_ce      |  out|    1|  ap_ctrl_hs|  add_bias_to_activations.1|  return value|
|biases3_address0     |  out|    2|   ap_memory|                    biases3|         array|
|biases3_ce0          |  out|    1|   ap_memory|                    biases3|         array|
|biases3_q0           |   in|   64|   ap_memory|                    biases3|         array|
|p_read               |   in|   64|     ap_none|                     p_read|        scalar|
|p_read1              |   in|   64|     ap_none|                    p_read1|        scalar|
|p_read2              |   in|   64|     ap_none|                    p_read2|        scalar|
+---------------------+-----+-----+------------+---------------------------+--------------+

