// Seed: 244799784
module module_0 #(
    parameter id_2 = 32'd55,
    parameter id_5 = 32'd70,
    parameter id_7 = 32'd18,
    parameter id_9 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  inout wor id_1;
  wire _id_5;
  wire [-1 : id_5] id_6;
  assign id_1 = -1;
  parameter id_7 = "";
  supply1 id_8;
  assign id_8 = (-1);
  wire [id_7 : 1 'b0 ^  id_2] _id_9;
  wire ["" ==  id_9 : id_5] id_10;
  wire id_11;
  wire id_12;
  logic id_13;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd62,
    parameter id_6 = 32'd75
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  wire id_4;
  wire id_5;
  parameter time id_6 = -1'd0 < -1;
  wire id_7;
  wire [id_6 : 1 'b0 ==  -1] id_8;
  logic id_9;
  assign id_7 = id_1[1-id_3 : id_3];
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_2
  );
  assign modCall_1.id_9 = 0;
  always @(-1) begin : LABEL_0
    wait (-1);
  end
endmodule
