Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto 4106a9aeaa9a4f2db615d763b1d00134 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_addr [/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/core.v:439]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_wdata [/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/core.v:442]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port reg_rdata [/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/core.v:443]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/sync_fifo.v" Line 42. Module sync_fifo(D=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/generic_dpram.v" Line 99. Module generic_dpram(aw=6,dw=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/sync_fifo.v" Line 42. Module sync_fifo(D=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mistrz/Desktop/test_bench_usb/project_1/project_1.srcs/sources_1/imports/verilog/generic_dpram.v" Line 99. Module generic_dpram(aw=6,dw=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.usb1_utmi_if
Compiling module xil_defaultlib.usb1_crc5
Compiling module xil_defaultlib.usb1_crc16
Compiling module xil_defaultlib.usb1_pd
Compiling module xil_defaultlib.usb1_pa
Compiling module xil_defaultlib.usb1_fifo2
Compiling module xil_defaultlib.usb1_idma
Compiling module xil_defaultlib.usb1_pe
Compiling module xil_defaultlib.usb1_pl
Compiling module xil_defaultlib.usb1_ctrl
Compiling module xil_defaultlib.usb1_rom1
Compiling module xil_defaultlib.sync_fifo(D=8)
Compiling module xil_defaultlib.generic_dpram(aw=6,dw=8)
Compiling module xil_defaultlib.generic_fifo_sc_a(aw=6,n=0)
Compiling module xil_defaultlib.usb1_core
Compiling module xil_defaultlib.usb_apb
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.apb_agent
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
