#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1903490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18df160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1929a40 .functor NOT 1, L_0x192c730, C4<0>, C4<0>, C4<0>;
L_0x192c4c0 .functor XOR 5, L_0x192c380, L_0x192c420, C4<00000>, C4<00000>;
L_0x192c620 .functor XOR 5, L_0x192c4c0, L_0x192c580, C4<00000>, C4<00000>;
v0x1928dc0_0 .net *"_ivl_10", 4 0, L_0x192c580;  1 drivers
v0x1928ec0_0 .net *"_ivl_12", 4 0, L_0x192c620;  1 drivers
v0x1928fa0_0 .net *"_ivl_2", 4 0, L_0x192c2e0;  1 drivers
v0x1929060_0 .net *"_ivl_4", 4 0, L_0x192c380;  1 drivers
v0x1929140_0 .net *"_ivl_6", 4 0, L_0x192c420;  1 drivers
v0x1929270_0 .net *"_ivl_8", 4 0, L_0x192c4c0;  1 drivers
v0x1929350_0 .var "clk", 0 0;
v0x19293f0_0 .var/2u "stats1", 159 0;
v0x19294b0_0 .var/2u "strobe", 0 0;
v0x1929600_0 .net "sum_dut", 4 0, L_0x192c090;  1 drivers
v0x19296c0_0 .net "sum_ref", 4 0, L_0x1929de0;  1 drivers
v0x1929760_0 .net "tb_match", 0 0, L_0x192c730;  1 drivers
v0x1929800_0 .net "tb_mismatch", 0 0, L_0x1929a40;  1 drivers
v0x19298c0_0 .net "x", 3 0, v0x19250b0_0;  1 drivers
v0x1929980_0 .net "y", 3 0, v0x1925170_0;  1 drivers
L_0x192c2e0 .concat [ 5 0 0 0], L_0x1929de0;
L_0x192c380 .concat [ 5 0 0 0], L_0x1929de0;
L_0x192c420 .concat [ 5 0 0 0], L_0x192c090;
L_0x192c580 .concat [ 5 0 0 0], L_0x1929de0;
L_0x192c730 .cmp/eeq 5, L_0x192c2e0, L_0x192c620;
S_0x18e8f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x18df160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18ec2d0_0 .net *"_ivl_0", 4 0, L_0x1929ad0;  1 drivers
L_0x7f2fbcbee018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18e9a30_0 .net *"_ivl_3", 0 0, L_0x7f2fbcbee018;  1 drivers
v0x19248a0_0 .net *"_ivl_4", 4 0, L_0x1929c60;  1 drivers
L_0x7f2fbcbee060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1924960_0 .net *"_ivl_7", 0 0, L_0x7f2fbcbee060;  1 drivers
v0x1924a40_0 .net "sum", 4 0, L_0x1929de0;  alias, 1 drivers
v0x1924b70_0 .net "x", 3 0, v0x19250b0_0;  alias, 1 drivers
v0x1924c50_0 .net "y", 3 0, v0x1925170_0;  alias, 1 drivers
L_0x1929ad0 .concat [ 4 1 0 0], v0x19250b0_0, L_0x7f2fbcbee018;
L_0x1929c60 .concat [ 4 1 0 0], v0x1925170_0, L_0x7f2fbcbee060;
L_0x1929de0 .arith/sum 5, L_0x1929ad0, L_0x1929c60;
S_0x1924db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x18df160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1924fd0_0 .net "clk", 0 0, v0x1929350_0;  1 drivers
v0x19250b0_0 .var "x", 3 0;
v0x1925170_0 .var "y", 3 0;
E_0x18f2950/0 .event negedge, v0x1924fd0_0;
E_0x18f2950/1 .event posedge, v0x1924fd0_0;
E_0x18f2950 .event/or E_0x18f2950/0, E_0x18f2950/1;
S_0x1925250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x18df160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x192c220 .functor BUFZ 1, L_0x192bc00, C4<0>, C4<0>, C4<0>;
v0x1928410_0 .net *"_ivl_30", 0 0, L_0x192c220;  1 drivers
v0x1928510_0 .net "c1", 0 0, L_0x192a440;  1 drivers
v0x19285d0_0 .net "c2", 0 0, L_0x192ac30;  1 drivers
v0x19286c0_0 .net "c3", 0 0, L_0x192b410;  1 drivers
v0x19287b0_0 .net "c4", 0 0, L_0x192bc00;  1 drivers
v0x19288a0_0 .net "sum", 4 0, L_0x192c090;  alias, 1 drivers
v0x1928940_0 .net "x", 3 0, v0x19250b0_0;  alias, 1 drivers
v0x1928a30_0 .net "y", 3 0, v0x1925170_0;  alias, 1 drivers
L_0x192a550 .part v0x19250b0_0, 0, 1;
L_0x192a680 .part v0x1925170_0, 0, 1;
L_0x192ad40 .part v0x19250b0_0, 1, 1;
L_0x192ae70 .part v0x1925170_0, 1, 1;
L_0x192b520 .part v0x19250b0_0, 2, 1;
L_0x192b650 .part v0x1925170_0, 2, 1;
L_0x192bd60 .part v0x19250b0_0, 3, 1;
L_0x192be90 .part v0x1925170_0, 3, 1;
LS_0x192c090_0_0 .concat8 [ 1 1 1 1], L_0x1929f90, L_0x192a8b0, L_0x192b040, L_0x192b830;
LS_0x192c090_0_4 .concat8 [ 1 0 0 0], L_0x192c220;
L_0x192c090 .concat8 [ 4 1 0 0], LS_0x192c090_0_0, LS_0x192c090_0_4;
S_0x1925430 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1925250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1929e80 .functor XOR 1, L_0x192a550, L_0x192a680, C4<0>, C4<0>;
L_0x7f2fbcbee0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1929f90 .functor XOR 1, L_0x1929e80, L_0x7f2fbcbee0a8, C4<0>, C4<0>;
L_0x192a050 .functor AND 1, L_0x192a550, L_0x192a680, C4<1>, C4<1>;
L_0x192a190 .functor AND 1, L_0x192a550, L_0x7f2fbcbee0a8, C4<1>, C4<1>;
L_0x192a280 .functor OR 1, L_0x192a050, L_0x192a190, C4<0>, C4<0>;
L_0x192a390 .functor AND 1, L_0x192a680, L_0x7f2fbcbee0a8, C4<1>, C4<1>;
L_0x192a440 .functor OR 1, L_0x192a280, L_0x192a390, C4<0>, C4<0>;
v0x19256c0_0 .net *"_ivl_0", 0 0, L_0x1929e80;  1 drivers
v0x19257c0_0 .net *"_ivl_10", 0 0, L_0x192a390;  1 drivers
v0x19258a0_0 .net *"_ivl_4", 0 0, L_0x192a050;  1 drivers
v0x1925990_0 .net *"_ivl_6", 0 0, L_0x192a190;  1 drivers
v0x1925a70_0 .net *"_ivl_8", 0 0, L_0x192a280;  1 drivers
v0x1925ba0_0 .net "a", 0 0, L_0x192a550;  1 drivers
v0x1925c60_0 .net "b", 0 0, L_0x192a680;  1 drivers
v0x1925d20_0 .net "cin", 0 0, L_0x7f2fbcbee0a8;  1 drivers
v0x1925de0_0 .net "cout", 0 0, L_0x192a440;  alias, 1 drivers
v0x1925ea0_0 .net "sum", 0 0, L_0x1929f90;  1 drivers
S_0x1926000 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1925250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x192a840 .functor XOR 1, L_0x192ad40, L_0x192ae70, C4<0>, C4<0>;
L_0x192a8b0 .functor XOR 1, L_0x192a840, L_0x192a440, C4<0>, C4<0>;
L_0x192a9b0 .functor AND 1, L_0x192ad40, L_0x192ae70, C4<1>, C4<1>;
L_0x192aa20 .functor AND 1, L_0x192ad40, L_0x192a440, C4<1>, C4<1>;
L_0x192aac0 .functor OR 1, L_0x192a9b0, L_0x192aa20, C4<0>, C4<0>;
L_0x192ab80 .functor AND 1, L_0x192ae70, L_0x192a440, C4<1>, C4<1>;
L_0x192ac30 .functor OR 1, L_0x192aac0, L_0x192ab80, C4<0>, C4<0>;
v0x1926260_0 .net *"_ivl_0", 0 0, L_0x192a840;  1 drivers
v0x1926340_0 .net *"_ivl_10", 0 0, L_0x192ab80;  1 drivers
v0x1926420_0 .net *"_ivl_4", 0 0, L_0x192a9b0;  1 drivers
v0x1926510_0 .net *"_ivl_6", 0 0, L_0x192aa20;  1 drivers
v0x19265f0_0 .net *"_ivl_8", 0 0, L_0x192aac0;  1 drivers
v0x1926720_0 .net "a", 0 0, L_0x192ad40;  1 drivers
v0x19267e0_0 .net "b", 0 0, L_0x192ae70;  1 drivers
v0x19268a0_0 .net "cin", 0 0, L_0x192a440;  alias, 1 drivers
v0x1926940_0 .net "cout", 0 0, L_0x192ac30;  alias, 1 drivers
v0x1926a70_0 .net "sum", 0 0, L_0x192a8b0;  1 drivers
S_0x1926c00 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1925250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x192afd0 .functor XOR 1, L_0x192b520, L_0x192b650, C4<0>, C4<0>;
L_0x192b040 .functor XOR 1, L_0x192afd0, L_0x192ac30, C4<0>, C4<0>;
L_0x192b140 .functor AND 1, L_0x192b520, L_0x192b650, C4<1>, C4<1>;
L_0x192b1b0 .functor AND 1, L_0x192b520, L_0x192ac30, C4<1>, C4<1>;
L_0x192b250 .functor OR 1, L_0x192b140, L_0x192b1b0, C4<0>, C4<0>;
L_0x192b360 .functor AND 1, L_0x192b650, L_0x192ac30, C4<1>, C4<1>;
L_0x192b410 .functor OR 1, L_0x192b250, L_0x192b360, C4<0>, C4<0>;
v0x1926e70_0 .net *"_ivl_0", 0 0, L_0x192afd0;  1 drivers
v0x1926f50_0 .net *"_ivl_10", 0 0, L_0x192b360;  1 drivers
v0x1927030_0 .net *"_ivl_4", 0 0, L_0x192b140;  1 drivers
v0x1927120_0 .net *"_ivl_6", 0 0, L_0x192b1b0;  1 drivers
v0x1927200_0 .net *"_ivl_8", 0 0, L_0x192b250;  1 drivers
v0x1927330_0 .net "a", 0 0, L_0x192b520;  1 drivers
v0x19273f0_0 .net "b", 0 0, L_0x192b650;  1 drivers
v0x19274b0_0 .net "cin", 0 0, L_0x192ac30;  alias, 1 drivers
v0x1927550_0 .net "cout", 0 0, L_0x192b410;  alias, 1 drivers
v0x1927680_0 .net "sum", 0 0, L_0x192b040;  1 drivers
S_0x1927810 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1925250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x192b7c0 .functor XOR 1, L_0x192bd60, L_0x192be90, C4<0>, C4<0>;
L_0x192b830 .functor XOR 1, L_0x192b7c0, L_0x192b410, C4<0>, C4<0>;
L_0x192b930 .functor AND 1, L_0x192bd60, L_0x192be90, C4<1>, C4<1>;
L_0x192b9a0 .functor AND 1, L_0x192bd60, L_0x192b410, C4<1>, C4<1>;
L_0x192ba40 .functor OR 1, L_0x192b930, L_0x192b9a0, C4<0>, C4<0>;
L_0x192bb50 .functor AND 1, L_0x192be90, L_0x192b410, C4<1>, C4<1>;
L_0x192bc00 .functor OR 1, L_0x192ba40, L_0x192bb50, C4<0>, C4<0>;
v0x1927a50_0 .net *"_ivl_0", 0 0, L_0x192b7c0;  1 drivers
v0x1927b50_0 .net *"_ivl_10", 0 0, L_0x192bb50;  1 drivers
v0x1927c30_0 .net *"_ivl_4", 0 0, L_0x192b930;  1 drivers
v0x1927d20_0 .net *"_ivl_6", 0 0, L_0x192b9a0;  1 drivers
v0x1927e00_0 .net *"_ivl_8", 0 0, L_0x192ba40;  1 drivers
v0x1927f30_0 .net "a", 0 0, L_0x192bd60;  1 drivers
v0x1927ff0_0 .net "b", 0 0, L_0x192be90;  1 drivers
v0x19280b0_0 .net "cin", 0 0, L_0x192b410;  alias, 1 drivers
v0x1928150_0 .net "cout", 0 0, L_0x192bc00;  alias, 1 drivers
v0x1928280_0 .net "sum", 0 0, L_0x192b830;  1 drivers
S_0x1928bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x18df160;
 .timescale -12 -12;
E_0x18f2e00 .event anyedge, v0x19294b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19294b0_0;
    %nor/r;
    %assign/vec4 v0x19294b0_0, 0;
    %wait E_0x18f2e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1924db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18f2950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1925170_0, 0;
    %assign/vec4 v0x19250b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18df160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1929350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19294b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x18df160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1929350_0;
    %inv;
    %store/vec4 v0x1929350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x18df160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1924fd0_0, v0x1929800_0, v0x19298c0_0, v0x1929980_0, v0x19296c0_0, v0x1929600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x18df160;
T_5 ;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x18df160;
T_6 ;
    %wait E_0x18f2950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19293f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19293f0_0, 4, 32;
    %load/vec4 v0x1929760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19293f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19293f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19293f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x19296c0_0;
    %load/vec4 v0x19296c0_0;
    %load/vec4 v0x1929600_0;
    %xor;
    %load/vec4 v0x19296c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19293f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x19293f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19293f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/m2014_q4j/iter0/response4/top_module.sv";
