// Seed: 4129264951
module module_0;
  id_1 :
  assert property (@(negedge 1 || id_1 || 1 or id_1) 1 + 1 + 1)
  else;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3
);
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd85
) (
    input tri0 _id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  logic [-1 : id_0] id_7;
  ;
endmodule
