<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `cranelift/codegen/src/isa/aarch64/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../cranelift_codegen/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
</pre><pre class="rust"><code><span class="doccomment">//! Lowering rules for AArch64.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! TODO: opportunities for better code generation:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Smarter use of addressing modes. Recognize a+SCALE*b patterns. Recognize</span>
<span class="doccomment">//!   pre/post-index opportunities.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Floating-point immediates (FIMM instruction).</span>

<span class="kw">use</span> <span class="ident"><span class="kw">super</span>::lower_inst</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::condcodes</span>::{<span class="ident">FloatCC</span>, <span class="ident">IntCC</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::types</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir::Inst</span> <span class="kw">as</span> <span class="ident">IRInst</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::ir</span>::{<span class="ident">Opcode</span>, <span class="ident">Type</span>, <span class="ident">Value</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::aarch64::inst</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::isa::aarch64::AArch64Backend</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst::lower</span>::<span class="kw-2">*</span>;
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::machinst</span>::{<span class="ident">Reg</span>, <span class="ident">Writable</span>};
<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::CodegenResult</span>;
<span class="kw">use</span> <span class="kw">crate</span>::{<span class="ident">machinst</span>::<span class="kw-2">*</span>, <span class="ident">trace</span>};
<span class="kw">use</span> <span class="ident">smallvec</span>::{<span class="ident">smallvec</span>, <span class="ident">SmallVec</span>};

<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">isle</span>;

<span class="comment">//============================================================================</span>
<span class="comment">// Lowering: convert instruction inputs to forms that we can use.</span>

<span class="doccomment">/// How to handle narrow values loaded into registers; see note on `narrow_mode`</span>
<span class="doccomment">/// parameter to `put_input_in_*` below.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>, <span class="ident">Debug</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">enum</span> <span class="ident">NarrowValueMode</span> {
    <span class="prelude-val">None</span>,
    <span class="doccomment">/// Zero-extend to 64 bits if original is &lt; 64 bits.</span>
    <span class="ident">ZeroExtend64</span>,
}

<span class="kw">impl</span> <span class="ident">NarrowValueMode</span> {
    <span class="kw">fn</span> <span class="ident">is_32bit</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">bool</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident">NarrowValueMode::None</span> =&gt; <span class="bool-val">false</span>,
            <span class="ident">NarrowValueMode::ZeroExtend64</span> =&gt; <span class="bool-val">false</span>,
        }
    }
}

<span class="doccomment">/// Emits instruction(s) to generate the given constant value into newly-allocated</span>
<span class="doccomment">/// temporary registers, returning these registers.</span>
<span class="kw">fn</span> <span class="ident">generate_constant</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">ty</span>: <span class="ident">Type</span>, <span class="ident">c</span>: <span class="ident">u128</span>) -&gt; <span class="ident">ValueRegs</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">from_bits</span> <span class="op">=</span> <span class="ident">ty_bits</span>(<span class="ident">ty</span>);
    <span class="kw">let</span> <span class="ident">masked</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">from_bits</span> <span class="op">&lt;</span> <span class="number">128</span> {
        <span class="ident">c</span> <span class="op">&amp;</span> ((<span class="number">1u128</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="ident">from_bits</span>) <span class="op">-</span> <span class="number">1</span>)
    } <span class="kw">else</span> {
        <span class="ident">c</span>
    };

    <span class="kw">let</span> <span class="ident">cst_copy</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>);
    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::gen_constant</span>(<span class="ident">cst_copy</span>, <span class="ident">masked</span>, <span class="ident">ty</span>, <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> {
        <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>()
    })
    .<span class="ident">into_iter</span>()
    {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
    <span class="ident">non_writable_value_regs</span>(<span class="ident">cst_copy</span>)
}

<span class="doccomment">/// Extends a register according to `narrow_mode`.</span>
<span class="doccomment">/// If extended, the value is always extended to 64 bits, for simplicity.</span>
<span class="kw">fn</span> <span class="ident">extend_reg</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">ty</span>: <span class="ident">Type</span>,
    <span class="ident">in_reg</span>: <span class="ident">Reg</span>,
    <span class="ident">is_const</span>: <span class="ident">bool</span>,
    <span class="ident">narrow_mode</span>: <span class="ident">NarrowValueMode</span>,
) -&gt; <span class="ident">Reg</span> {
    <span class="kw">let</span> <span class="ident">from_bits</span> <span class="op">=</span> <span class="ident">ty_bits</span>(<span class="ident">ty</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">match</span> (<span class="ident">narrow_mode</span>, <span class="ident">from_bits</span>) {
        (<span class="ident">NarrowValueMode::None</span>, <span class="kw">_</span>) =&gt; <span class="ident">in_reg</span>,

        (<span class="ident">NarrowValueMode::ZeroExtend64</span>, <span class="ident">n</span>) <span class="kw">if</span> <span class="ident">n</span> <span class="op">&lt;</span> <span class="number">64</span> =&gt; {
            <span class="kw">if</span> <span class="ident">is_const</span> {
                <span class="comment">// Constants are zero-extended to full 64-bit width on load already.</span>
                <span class="ident">in_reg</span>
            } <span class="kw">else</span> {
                <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I32</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
                <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::Extend</span> {
                    <span class="ident">rd</span>: <span class="ident">tmp</span>,
                    <span class="ident">rn</span>: <span class="ident">in_reg</span>,
                    <span class="ident">signed</span>: <span class="bool-val">false</span>,
                    <span class="ident">from_bits</span>,
                    <span class="ident">to_bits</span>: <span class="number">64</span>,
                });
                <span class="ident">tmp</span>.<span class="ident">to_reg</span>()
            }
        }
        (<span class="kw">_</span>, <span class="number">64</span>) =&gt; <span class="ident">in_reg</span>,
        (<span class="kw">_</span>, <span class="number">128</span>) =&gt; <span class="ident">in_reg</span>,

        <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(
            <span class="string">&quot;Unsupported input width: input ty {} bits {} mode {:?}&quot;</span>,
            <span class="ident">ty</span>, <span class="ident">from_bits</span>, <span class="ident">narrow_mode</span>
        ),
    }
}

<span class="doccomment">/// Lowers an instruction input to multiple regs</span>
<span class="kw">fn</span> <span class="ident">lower_value_to_regs</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">Value</span>) -&gt; (<span class="ident">ValueRegs</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">Type</span>, <span class="ident">bool</span>) {
    <span class="macro">trace!</span>(<span class="string">&quot;lower_value_to_regs: value {:?}&quot;</span>, <span class="ident">value</span>);
    <span class="kw">let</span> <span class="ident">ty</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">value_ty</span>(<span class="ident">value</span>);
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_value_as_source_or_const</span>(<span class="ident">value</span>);
    <span class="kw">let</span> <span class="ident">is_const</span> <span class="op">=</span> <span class="ident">inputs</span>.<span class="ident">constant</span>.<span class="ident">is_some</span>();

    <span class="kw">let</span> <span class="ident">in_regs</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">c</span>) <span class="op">=</span> <span class="ident">inputs</span>.<span class="ident">constant</span> {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.</span>
        <span class="ident">generate_constant</span>(<span class="ident">ctx</span>, <span class="ident">ty</span>, <span class="ident">c</span> <span class="kw">as</span> <span class="ident">u128</span>)
    } <span class="kw">else</span> {
        <span class="ident">ctx</span>.<span class="ident">put_value_in_regs</span>(<span class="ident">value</span>)
    };

    (<span class="ident">in_regs</span>, <span class="ident">ty</span>, <span class="ident">is_const</span>)
}

<span class="doccomment">/// Lower an instruction input to a register</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The given register will be extended appropriately, according to</span>
<span class="doccomment">/// `narrow_mode` and the input&#39;s type. If extended, the value is</span>
<span class="doccomment">/// always extended to 64 bits, for simplicity.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">put_input_in_reg</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">input</span>: <span class="ident">InsnInput</span>,
    <span class="ident">narrow_mode</span>: <span class="ident">NarrowValueMode</span>,
) -&gt; <span class="ident">Reg</span> {
    <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">input_as_value</span>(<span class="ident">input</span>.<span class="ident">insn</span>, <span class="ident">input</span>.<span class="ident">input</span>);
    <span class="ident">put_value_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">value</span>, <span class="ident">narrow_mode</span>)
}

<span class="doccomment">/// Like above, only for values</span>
<span class="kw">fn</span> <span class="ident">put_value_in_reg</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">Value</span>, <span class="ident">narrow_mode</span>: <span class="ident">NarrowValueMode</span>) -&gt; <span class="ident">Reg</span> {
    <span class="kw">let</span> (<span class="ident">in_regs</span>, <span class="ident">ty</span>, <span class="ident">is_const</span>) <span class="op">=</span> <span class="ident">lower_value_to_regs</span>(<span class="ident">ctx</span>, <span class="ident">value</span>);
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">in_regs</span>
        .<span class="ident">only_reg</span>()
        .<span class="ident">expect</span>(<span class="string">&quot;Multi-register value not expected&quot;</span>);

    <span class="ident">extend_reg</span>(<span class="ident">ctx</span>, <span class="ident">ty</span>, <span class="ident">reg</span>, <span class="ident">is_const</span>, <span class="ident">narrow_mode</span>)
}

<span class="kw">fn</span> <span class="ident">get_as_extended_value</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">val</span>: <span class="ident">Value</span>,
    <span class="ident">narrow_mode</span>: <span class="ident">NarrowValueMode</span>,
) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">Value</span>, <span class="ident">ExtendOp</span>)<span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_value_as_source_or_const</span>(<span class="ident">val</span>);
    <span class="kw">let</span> (<span class="ident">insn</span>, <span class="ident">n</span>) <span class="op">=</span> <span class="ident">inputs</span>.<span class="ident">inst</span>.<span class="ident">as_inst</span>()<span class="question-mark">?</span>;
    <span class="kw">if</span> <span class="ident">n</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
        <span class="kw">return</span> <span class="prelude-val">None</span>;
    }
    <span class="kw">let</span> <span class="ident">op</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">insn</span>).<span class="ident">opcode</span>();
    <span class="kw">let</span> <span class="ident">out_ty</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">output_ty</span>(<span class="ident">insn</span>, <span class="number">0</span>);
    <span class="kw">let</span> <span class="ident">out_bits</span> <span class="op">=</span> <span class="ident">ty_bits</span>(<span class="ident">out_ty</span>);

    <span class="comment">// Is this a zero-extend or sign-extend and can we handle that with a register-mode operator?</span>
    <span class="kw">if</span> <span class="ident">op</span> <span class="op">==</span> <span class="ident">Opcode::Uextend</span> <span class="op">|</span><span class="op">|</span> <span class="ident">op</span> <span class="op">==</span> <span class="ident">Opcode::Sextend</span> {
        <span class="kw">let</span> <span class="ident">sign_extend</span> <span class="op">=</span> <span class="ident">op</span> <span class="op">==</span> <span class="ident">Opcode::Sextend</span>;
        <span class="kw">let</span> <span class="ident">inner_ty</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">input_ty</span>(<span class="ident">insn</span>, <span class="number">0</span>);
        <span class="kw">let</span> <span class="ident">inner_bits</span> <span class="op">=</span> <span class="ident">ty_bits</span>(<span class="ident">inner_ty</span>);
        <span class="macro">assert!</span>(<span class="ident">inner_bits</span> <span class="op">&lt;</span> <span class="ident">out_bits</span>);
        <span class="kw">if</span> <span class="kw">match</span> (<span class="ident">sign_extend</span>, <span class="ident">narrow_mode</span>) {
            <span class="comment">// A single zero-extend or sign-extend is equal to itself.</span>
            (<span class="kw">_</span>, <span class="ident">NarrowValueMode::None</span>) =&gt; <span class="bool-val">true</span>,
            <span class="comment">// Two zero-extends or sign-extends in a row is equal to a single zero-extend or sign-extend.</span>
            (<span class="bool-val">false</span>, <span class="ident">NarrowValueMode::ZeroExtend64</span>) =&gt; <span class="bool-val">true</span>,
            (<span class="bool-val">true</span>, <span class="ident">NarrowValueMode::ZeroExtend64</span>) =&gt; <span class="bool-val">false</span>,
        } {
            <span class="kw">let</span> <span class="ident">extendop</span> <span class="op">=</span> <span class="kw">match</span> (<span class="ident">sign_extend</span>, <span class="ident">inner_bits</span>) {
                (<span class="bool-val">true</span>, <span class="number">8</span>) =&gt; <span class="ident">ExtendOp::SXTB</span>,
                (<span class="bool-val">false</span>, <span class="number">8</span>) =&gt; <span class="ident">ExtendOp::UXTB</span>,
                (<span class="bool-val">true</span>, <span class="number">16</span>) =&gt; <span class="ident">ExtendOp::SXTH</span>,
                (<span class="bool-val">false</span>, <span class="number">16</span>) =&gt; <span class="ident">ExtendOp::UXTH</span>,
                (<span class="bool-val">true</span>, <span class="number">32</span>) =&gt; <span class="ident">ExtendOp::SXTW</span>,
                (<span class="bool-val">false</span>, <span class="number">32</span>) =&gt; <span class="ident">ExtendOp::UXTW</span>,
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">return</span> <span class="prelude-val">Some</span>((<span class="ident">ctx</span>.<span class="ident">input_as_value</span>(<span class="ident">insn</span>, <span class="number">0</span>), <span class="ident">extendop</span>));
        }
    }

    <span class="comment">// If `out_ty` is smaller than 32 bits and we need to zero- or sign-extend,</span>
    <span class="comment">// then get the result into a register and return an Extend-mode operand on</span>
    <span class="comment">// that register.</span>
    <span class="kw">if</span> <span class="ident">narrow_mode</span> <span class="op">!</span><span class="op">=</span> <span class="ident">NarrowValueMode::None</span>
        <span class="op">&amp;&amp;</span> ((<span class="ident">narrow_mode</span>.<span class="ident">is_32bit</span>() <span class="op">&amp;&amp;</span> <span class="ident">out_bits</span> <span class="op">&lt;</span> <span class="number">32</span>) <span class="op">|</span><span class="op">|</span> (<span class="op">!</span><span class="ident">narrow_mode</span>.<span class="ident">is_32bit</span>() <span class="op">&amp;&amp;</span> <span class="ident">out_bits</span> <span class="op">&lt;</span> <span class="number">64</span>))
    {
        <span class="kw">let</span> <span class="ident">extendop</span> <span class="op">=</span> <span class="kw">match</span> (<span class="ident">narrow_mode</span>, <span class="ident">out_bits</span>) {
            (<span class="ident">NarrowValueMode::ZeroExtend64</span>, <span class="number">1</span>) =&gt; <span class="ident">ExtendOp::UXTB</span>,
            (<span class="ident">NarrowValueMode::ZeroExtend64</span>, <span class="number">8</span>) =&gt; <span class="ident">ExtendOp::UXTB</span>,
            (<span class="ident">NarrowValueMode::ZeroExtend64</span>, <span class="number">16</span>) =&gt; <span class="ident">ExtendOp::UXTH</span>,
            (<span class="ident">NarrowValueMode::ZeroExtend64</span>, <span class="number">32</span>) =&gt; <span class="ident">ExtendOp::UXTW</span>,
            <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
        };
        <span class="kw">return</span> <span class="prelude-val">Some</span>((<span class="ident">val</span>, <span class="ident">extendop</span>));
    }
    <span class="prelude-val">None</span>
}

<span class="comment">//============================================================================</span>
<span class="comment">// Lowering: addressing mode support. Takes instruction directly, rather</span>
<span class="comment">// than an `InsnInput`, to do more introspection.</span>

<span class="doccomment">/// 32-bit addends that make up an address: an input, and an extension mode on that</span>
<span class="doccomment">/// input.</span>
<span class="kw">type</span> <span class="ident">AddressAddend32List</span> <span class="op">=</span> <span class="ident">SmallVec</span><span class="op">&lt;</span>[(<span class="ident">Reg</span>, <span class="ident">ExtendOp</span>); <span class="number">4</span>]<span class="op">&gt;</span>;
<span class="doccomment">/// 64-bit addends that make up an address: just an input.</span>
<span class="kw">type</span> <span class="ident">AddressAddend64List</span> <span class="op">=</span> <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Reg</span>; <span class="number">4</span>]<span class="op">&gt;</span>;

<span class="doccomment">/// Collect all addends that feed into an address computation, with extend-modes</span>
<span class="doccomment">/// on each.  Note that a load/store may have multiple address components (and</span>
<span class="doccomment">/// the CLIF semantics are that these components are added to form the final</span>
<span class="doccomment">/// address), but sometimes the CLIF that we receive still has arguments that</span>
<span class="doccomment">/// refer to `iadd` instructions. We also want to handle uextend/sextend below</span>
<span class="doccomment">/// the add(s).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// We match any 64-bit add (and descend into its inputs), and we match any</span>
<span class="doccomment">/// 32-to-64-bit sign or zero extension. The returned addend-list will use</span>
<span class="doccomment">/// NarrowValueMode values to indicate how to extend each input:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// - NarrowValueMode::None: the associated input is 64 bits wide; no extend.</span>
<span class="doccomment">/// - NarrowValueMode::SignExtend64: the associated input is 32 bits wide;</span>
<span class="doccomment">///                                  do a sign-extension.</span>
<span class="doccomment">/// - NarrowValueMode::ZeroExtend64: the associated input is 32 bits wide;</span>
<span class="doccomment">///                                  do a zero-extension.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// We do not descend further into the inputs of extensions (unless it is a constant),</span>
<span class="doccomment">/// because supporting (e.g.) a 32-bit add that is later extended would require</span>
<span class="doccomment">/// additional masking of high-order bits, which is too complex. So, in essence, we</span>
<span class="doccomment">/// descend any number of adds from the roots, collecting all 64-bit address addends;</span>
<span class="doccomment">/// then possibly support extensions at these leaves.</span>
<span class="kw">fn</span> <span class="ident">collect_address_addends</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">root</span>: <span class="ident">Value</span>,
) -&gt; (<span class="ident">AddressAddend64List</span>, <span class="ident">AddressAddend32List</span>, <span class="ident">i64</span>) {
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">result32</span>: <span class="ident">AddressAddend32List</span> <span class="op">=</span> <span class="ident">SmallVec::new</span>();
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">result64</span>: <span class="ident">AddressAddend64List</span> <span class="op">=</span> <span class="ident">SmallVec::new</span>();
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">offset</span>: <span class="ident">i64</span> <span class="op">=</span> <span class="number">0</span>;

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">workqueue</span>: <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Value</span>; <span class="number">4</span>]<span class="op">&gt;</span> <span class="op">=</span> <span class="macro">smallvec!</span>[<span class="ident">root</span>];

    <span class="kw">while</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">value</span>) <span class="op">=</span> <span class="ident">workqueue</span>.<span class="ident">pop</span>() {
        <span class="macro">debug_assert_eq!</span>(<span class="ident">ty_bits</span>(<span class="ident">ctx</span>.<span class="ident">value_ty</span>(<span class="ident">value</span>)), <span class="number">64</span>);
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">op</span>, <span class="ident">insn</span>)) <span class="op">=</span> <span class="ident">maybe_value_multi</span>(
            <span class="ident">ctx</span>,
            <span class="ident">value</span>,
            <span class="kw-2">&amp;</span>[
                <span class="ident">Opcode::Uextend</span>,
                <span class="ident">Opcode::Sextend</span>,
                <span class="ident">Opcode::Iadd</span>,
                <span class="ident">Opcode::Iconst</span>,
            ],
        ) {
            <span class="kw">match</span> <span class="ident">op</span> {
                <span class="ident">Opcode::Uextend</span> <span class="op">|</span> <span class="ident">Opcode::Sextend</span> <span class="kw">if</span> <span class="ident">ty_bits</span>(<span class="ident">ctx</span>.<span class="ident">input_ty</span>(<span class="ident">insn</span>, <span class="number">0</span>)) <span class="op">==</span> <span class="number">32</span> =&gt; {
                    <span class="kw">let</span> <span class="ident">extendop</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">op</span> <span class="op">==</span> <span class="ident">Opcode::Uextend</span> {
                        <span class="ident">ExtendOp::UXTW</span>
                    } <span class="kw">else</span> {
                        <span class="ident">ExtendOp::SXTW</span>
                    };
                    <span class="kw">let</span> <span class="ident">extendee_input</span> <span class="op">=</span> <span class="ident">InsnInput</span> { <span class="ident">insn</span>, <span class="ident">input</span>: <span class="number">0</span> };
                    <span class="comment">// If the input is a zero-extension of a constant, add the value to the known</span>
                    <span class="comment">// offset.</span>
                    <span class="comment">// Only do this for zero-extension, as generating a sign-extended</span>
                    <span class="comment">// constant may be more instructions than using the &#39;SXTW&#39; addressing mode.</span>
                    <span class="kw">if</span> <span class="kw">let</span> (<span class="prelude-val">Some</span>(<span class="ident">insn</span>), <span class="ident">ExtendOp::UXTW</span>) <span class="op">=</span> (
                        <span class="ident">maybe_input_insn</span>(<span class="ident">ctx</span>, <span class="ident">extendee_input</span>, <span class="ident">Opcode::Iconst</span>),
                        <span class="ident">extendop</span>,
                    ) {
                        <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> (<span class="ident">ctx</span>.<span class="ident">get_constant</span>(<span class="ident">insn</span>).<span class="ident">unwrap</span>() <span class="op">&amp;</span> <span class="number">0xFFFF_FFFF_u64</span>) <span class="kw">as</span> <span class="ident">i64</span>;
                        <span class="ident">offset</span> <span class="op">+</span><span class="op">=</span> <span class="ident">value</span>;
                    } <span class="kw">else</span> {
                        <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">put_input_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">extendee_input</span>, <span class="ident">NarrowValueMode::None</span>);
                        <span class="ident">result32</span>.<span class="ident">push</span>((<span class="ident">reg</span>, <span class="ident">extendop</span>));
                    }
                }
                <span class="ident">Opcode::Uextend</span> <span class="op">|</span> <span class="ident">Opcode::Sextend</span> =&gt; {
                    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">put_value_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">value</span>, <span class="ident">NarrowValueMode::None</span>);
                    <span class="ident">result64</span>.<span class="ident">push</span>(<span class="ident">reg</span>);
                }
                <span class="ident">Opcode::Iadd</span> =&gt; {
                    <span class="kw">for</span> <span class="ident">input</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">ctx</span>.<span class="ident">num_inputs</span>(<span class="ident">insn</span>) {
                        <span class="kw">let</span> <span class="ident">addend</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">input_as_value</span>(<span class="ident">insn</span>, <span class="ident">input</span>);
                        <span class="ident">workqueue</span>.<span class="ident">push</span>(<span class="ident">addend</span>);
                    }
                }
                <span class="ident">Opcode::Iconst</span> =&gt; {
                    <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">i64</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">get_constant</span>(<span class="ident">insn</span>).<span class="ident">unwrap</span>() <span class="kw">as</span> <span class="ident">i64</span>;
                    <span class="ident">offset</span> <span class="op">+</span><span class="op">=</span> <span class="ident">value</span>;
                }
                <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unexpected opcode from maybe_input_insn_multi&quot;</span>),
            }
        } <span class="kw">else</span> {
            <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">put_value_in_reg</span>(<span class="ident">ctx</span>, <span class="ident">value</span>, <span class="ident">NarrowValueMode::ZeroExtend64</span>);
            <span class="ident">result64</span>.<span class="ident">push</span>(<span class="ident">reg</span>);
        }
    }

    (<span class="ident">result64</span>, <span class="ident">result32</span>, <span class="ident">offset</span>)
}

<span class="doccomment">/// Lower the address of a pair load or store.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_pair_address</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">addr</span>: <span class="ident">Value</span>, <span class="ident">offset</span>: <span class="ident">i32</span>) -&gt; <span class="ident">PairAMode</span> {
    <span class="comment">// Collect addends through an arbitrary tree of 32-to-64-bit sign/zero</span>
    <span class="comment">// extends and addition ops. We update these as we consume address</span>
    <span class="comment">// components, so they represent the remaining addends not yet handled.</span>
    <span class="kw">let</span> (<span class="kw-2">mut</span> <span class="ident">addends64</span>, <span class="kw-2">mut</span> <span class="ident">addends32</span>, <span class="ident">args_offset</span>) <span class="op">=</span> <span class="ident">collect_address_addends</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>);
    <span class="kw">let</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">args_offset</span> <span class="op">+</span> (<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i64</span>);

    <span class="macro">trace!</span>(
        <span class="string">&quot;lower_pair_address: addends64 {:?}, addends32 {:?}, offset {}&quot;</span>,
        <span class="ident">addends64</span>,
        <span class="ident">addends32</span>,
        <span class="ident">offset</span>
    );

    <span class="comment">// Pairs basically only have reg + imm formats so we only have to worry about those</span>

    <span class="kw">let</span> <span class="ident">base_reg</span> <span class="op">=</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">reg64</span>) <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>() {
        <span class="ident">reg64</span>
    } <span class="kw">else</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">reg32</span>, <span class="ident">extendop</span>)) <span class="op">=</span> <span class="ident">addends32</span>.<span class="ident">pop</span>() {
        <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
        <span class="kw">let</span> <span class="ident">signed</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">extendop</span> {
            <span class="ident">ExtendOp::SXTW</span> =&gt; <span class="bool-val">true</span>,
            <span class="ident">ExtendOp::UXTW</span> =&gt; <span class="bool-val">false</span>,
            <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
        };
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::Extend</span> {
            <span class="ident">rd</span>: <span class="ident">tmp</span>,
            <span class="ident">rn</span>: <span class="ident">reg32</span>,
            <span class="ident">signed</span>,
            <span class="ident">from_bits</span>: <span class="number">32</span>,
            <span class="ident">to_bits</span>: <span class="number">64</span>,
        });
        <span class="ident">tmp</span>.<span class="ident">to_reg</span>()
    } <span class="kw">else</span> {
        <span class="ident">zero_reg</span>()
    };

    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
    <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::gen_move</span>(<span class="ident">addr</span>, <span class="ident">base_reg</span>, <span class="ident">I64</span>));

    <span class="comment">// We have the base register, if we have any others, we need to add them</span>
    <span class="ident">lower_add_addends</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>, <span class="ident">addends64</span>, <span class="ident">addends32</span>);

    <span class="comment">// Figure out what offset we should emit</span>
    <span class="kw">let</span> <span class="ident">imm7</span> <span class="op">=</span> <span class="ident">SImm7Scaled::maybe_from_i64</span>(<span class="ident">offset</span>, <span class="ident">I64</span>).<span class="ident">unwrap_or_else</span>(<span class="op">|</span><span class="op">|</span> {
        <span class="ident">lower_add_immediate</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>, <span class="ident">addr</span>.<span class="ident">to_reg</span>(), <span class="ident">offset</span>);
        <span class="ident">SImm7Scaled::maybe_from_i64</span>(<span class="number">0</span>, <span class="ident">I64</span>).<span class="ident">unwrap</span>()
    });

    <span class="ident">PairAMode::SignedOffset</span>(<span class="ident">addr</span>.<span class="ident">to_reg</span>(), <span class="ident">imm7</span>)
}

<span class="doccomment">/// Lower the address of a load or store.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_address</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">elem_ty</span>: <span class="ident">Type</span>,
    <span class="ident">addr</span>: <span class="ident">Value</span>,
    <span class="ident">offset</span>: <span class="ident">i32</span>,
) -&gt; <span class="ident">AMode</span> {
    <span class="comment">// TODO: support base_reg + scale * index_reg. For this, we would need to</span>
    <span class="comment">// pattern-match shl or mul instructions.</span>

    <span class="comment">// Collect addends through an arbitrary tree of 32-to-64-bit sign/zero</span>
    <span class="comment">// extends and addition ops. We update these as we consume address</span>
    <span class="comment">// components, so they represent the remaining addends not yet handled.</span>
    <span class="kw">let</span> (<span class="kw-2">mut</span> <span class="ident">addends64</span>, <span class="kw-2">mut</span> <span class="ident">addends32</span>, <span class="ident">args_offset</span>) <span class="op">=</span> <span class="ident">collect_address_addends</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">args_offset</span> <span class="op">+</span> (<span class="ident">offset</span> <span class="kw">as</span> <span class="ident">i64</span>);

    <span class="macro">trace!</span>(
        <span class="string">&quot;lower_address: addends64 {:?}, addends32 {:?}, offset {}&quot;</span>,
        <span class="ident">addends64</span>,
        <span class="ident">addends32</span>,
        <span class="ident">offset</span>
    );

    <span class="comment">// First, decide what the `AMode` will be. Take one extendee and one 64-bit</span>
    <span class="comment">// reg, or two 64-bit regs, or a 64-bit reg and a 32-bit reg with extension,</span>
    <span class="comment">// or some other combination as appropriate.</span>
    <span class="kw">let</span> <span class="ident">memarg</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">addends64</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
        <span class="kw">if</span> <span class="ident">addends32</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
            <span class="kw">let</span> (<span class="ident">reg32</span>, <span class="ident">extendop</span>) <span class="op">=</span> <span class="ident">addends32</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">reg64</span> <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="ident">AMode::RegExtended</span> {
                <span class="ident">rn</span>: <span class="ident">reg64</span>,
                <span class="ident">rm</span>: <span class="ident">reg32</span>,
                <span class="ident">extendop</span>,
            }
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">offset</span> <span class="op">&gt;</span> <span class="number">0</span> <span class="op">&amp;&amp;</span> <span class="ident">offset</span> <span class="op">&lt;</span> <span class="number">0x1000</span> {
            <span class="kw">let</span> <span class="ident">reg64</span> <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">off</span> <span class="op">=</span> <span class="ident">offset</span>;
            <span class="ident">offset</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="ident">AMode::RegOffset</span> {
                <span class="ident">rn</span>: <span class="ident">reg64</span>,
                <span class="ident">off</span>,
                <span class="ident">ty</span>: <span class="ident">elem_ty</span>,
            }
        } <span class="kw">else</span> <span class="kw">if</span> <span class="ident">addends64</span>.<span class="ident">len</span>() <span class="op">&gt;</span><span class="op">=</span> <span class="number">2</span> {
            <span class="kw">let</span> <span class="ident">reg1</span> <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">reg2</span> <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="ident">AMode::RegReg</span> { <span class="ident">rn</span>: <span class="ident">reg1</span>, <span class="ident">rm</span>: <span class="ident">reg2</span> }
        } <span class="kw">else</span> {
            <span class="kw">let</span> <span class="ident">reg1</span> <span class="op">=</span> <span class="ident">addends64</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="ident">AMode::reg</span>(<span class="ident">reg1</span>)
        }
    } <span class="kw">else</span>
    <span class="comment">/* addends64.len() == 0 */</span>
    {
        <span class="kw">if</span> <span class="ident">addends32</span>.<span class="ident">len</span>() <span class="op">&gt;</span> <span class="number">0</span> {
            <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
            <span class="kw">let</span> (<span class="ident">reg1</span>, <span class="ident">extendop</span>) <span class="op">=</span> <span class="ident">addends32</span>.<span class="ident">pop</span>().<span class="ident">unwrap</span>();
            <span class="kw">let</span> <span class="ident">signed</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">extendop</span> {
                <span class="ident">ExtendOp::SXTW</span> =&gt; <span class="bool-val">true</span>,
                <span class="ident">ExtendOp::UXTW</span> =&gt; <span class="bool-val">false</span>,
                <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::Extend</span> {
                <span class="ident">rd</span>: <span class="ident">tmp</span>,
                <span class="ident">rn</span>: <span class="ident">reg1</span>,
                <span class="ident">signed</span>,
                <span class="ident">from_bits</span>: <span class="number">32</span>,
                <span class="ident">to_bits</span>: <span class="number">64</span>,
            });
            <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">reg2</span>, <span class="ident">extendop</span>)) <span class="op">=</span> <span class="ident">addends32</span>.<span class="ident">pop</span>() {
                <span class="ident">AMode::RegExtended</span> {
                    <span class="ident">rn</span>: <span class="ident">tmp</span>.<span class="ident">to_reg</span>(),
                    <span class="ident">rm</span>: <span class="ident">reg2</span>,
                    <span class="ident">extendop</span>,
                }
            } <span class="kw">else</span> {
                <span class="ident">AMode::reg</span>(<span class="ident">tmp</span>.<span class="ident">to_reg</span>())
            }
        } <span class="kw">else</span>
        <span class="comment">/* addends32.len() == 0 */</span>
        {
            <span class="kw">let</span> <span class="ident">off_reg</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
            <span class="ident">lower_constant_u64</span>(<span class="ident">ctx</span>, <span class="ident">off_reg</span>, <span class="ident">offset</span> <span class="kw">as</span> <span class="ident">u64</span>);
            <span class="ident">offset</span> <span class="op">=</span> <span class="number">0</span>;
            <span class="ident">AMode::reg</span>(<span class="ident">off_reg</span>.<span class="ident">to_reg</span>())
        }
    };

    <span class="comment">// At this point, if we have any remaining components, we need to allocate a</span>
    <span class="comment">// temp, replace one of the registers in the AMode with the temp, and emit</span>
    <span class="comment">// instructions to add together the remaining components. Return immediately</span>
    <span class="comment">// if this is *not* the case.</span>
    <span class="kw">if</span> <span class="ident">offset</span> <span class="op">==</span> <span class="number">0</span> <span class="op">&amp;&amp;</span> <span class="ident">addends32</span>.<span class="ident">len</span>() <span class="op">==</span> <span class="number">0</span> <span class="op">&amp;&amp;</span> <span class="ident">addends64</span>.<span class="ident">len</span>() <span class="op">==</span> <span class="number">0</span> {
        <span class="kw">return</span> <span class="ident">memarg</span>;
    }

    <span class="comment">// Allocate the temp and shoehorn it into the AMode.</span>
    <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
    <span class="kw">let</span> (<span class="ident">reg</span>, <span class="ident">memarg</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">memarg</span> {
        <span class="ident">AMode::RegExtended</span> { <span class="ident">rn</span>, <span class="ident">rm</span>, <span class="ident">extendop</span> } =&gt; (
            <span class="ident">rn</span>,
            <span class="ident">AMode::RegExtended</span> {
                <span class="ident">rn</span>: <span class="ident">addr</span>.<span class="ident">to_reg</span>(),
                <span class="ident">rm</span>,
                <span class="ident">extendop</span>,
            },
        ),
        <span class="ident">AMode::RegOffset</span> { <span class="ident">rn</span>, <span class="ident">off</span>, <span class="ident">ty</span> } =&gt; (
            <span class="ident">rn</span>,
            <span class="ident">AMode::RegOffset</span> {
                <span class="ident">rn</span>: <span class="ident">addr</span>.<span class="ident">to_reg</span>(),
                <span class="ident">off</span>,
                <span class="ident">ty</span>,
            },
        ),
        <span class="ident">AMode::RegReg</span> { <span class="ident">rn</span>, <span class="ident">rm</span> } =&gt; (
            <span class="ident">rm</span>,
            <span class="ident">AMode::RegReg</span> {
                <span class="ident">rn</span>: <span class="ident">addr</span>.<span class="ident">to_reg</span>(),
                <span class="ident">rm</span>: <span class="ident">rn</span>,
            },
        ),
        <span class="ident">AMode::UnsignedOffset</span> { <span class="ident">rn</span>, <span class="ident">uimm12</span> } =&gt; (
            <span class="ident">rn</span>,
            <span class="ident">AMode::UnsignedOffset</span> {
                <span class="ident">rn</span>: <span class="ident">addr</span>.<span class="ident">to_reg</span>(),
                <span class="ident">uimm12</span>,
            },
        ),
        <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
    };

    <span class="comment">// If there is any offset, load that first into `addr`, and add the `reg`</span>
    <span class="comment">// that we kicked out of the `AMode`; otherwise, start with that reg.</span>
    <span class="kw">if</span> <span class="ident">offset</span> <span class="op">!</span><span class="op">=</span> <span class="number">0</span> {
        <span class="ident">lower_add_immediate</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>, <span class="ident">reg</span>, <span class="ident">offset</span>)
    } <span class="kw">else</span> {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::gen_move</span>(<span class="ident">addr</span>, <span class="ident">reg</span>, <span class="ident">I64</span>));
    }

    <span class="comment">// Now handle reg64 and reg32-extended components.</span>
    <span class="ident">lower_add_addends</span>(<span class="ident">ctx</span>, <span class="ident">addr</span>, <span class="ident">addends64</span>, <span class="ident">addends32</span>);

    <span class="ident">memarg</span>
}

<span class="kw">fn</span> <span class="ident">lower_add_addends</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>,
    <span class="ident">addends64</span>: <span class="ident">AddressAddend64List</span>,
    <span class="ident">addends32</span>: <span class="ident">AddressAddend32List</span>,
) {
    <span class="kw">for</span> <span class="ident">reg</span> <span class="kw">in</span> <span class="ident">addends64</span> {
        <span class="comment">// If the register is the stack reg, we must move it to another reg</span>
        <span class="comment">// before adding it.</span>
        <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="kw">if</span> <span class="ident">reg</span> <span class="op">==</span> <span class="ident">stack_reg</span>() {
            <span class="kw">let</span> <span class="ident">tmp</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">I64</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
            <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::gen_move</span>(<span class="ident">tmp</span>, <span class="ident">stack_reg</span>(), <span class="ident">I64</span>));
            <span class="ident">tmp</span>.<span class="ident">to_reg</span>()
        } <span class="kw">else</span> {
            <span class="ident">reg</span>
        };
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::AluRRR</span> {
            <span class="ident">alu_op</span>: <span class="ident">ALUOp::Add</span>,
            <span class="ident">size</span>: <span class="ident">OperandSize::Size64</span>,
            <span class="ident">rd</span>,
            <span class="ident">rn</span>: <span class="ident">rd</span>.<span class="ident">to_reg</span>(),
            <span class="ident">rm</span>: <span class="ident">reg</span>,
        });
    }
    <span class="kw">for</span> (<span class="ident">reg</span>, <span class="ident">extendop</span>) <span class="kw">in</span> <span class="ident">addends32</span> {
        <span class="macro">assert!</span>(<span class="ident">reg</span> <span class="op">!</span><span class="op">=</span> <span class="ident">stack_reg</span>());
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::AluRRRExtend</span> {
            <span class="ident">alu_op</span>: <span class="ident">ALUOp::Add</span>,
            <span class="ident">size</span>: <span class="ident">OperandSize::Size64</span>,
            <span class="ident">rd</span>,
            <span class="ident">rn</span>: <span class="ident">rd</span>.<span class="ident">to_reg</span>(),
            <span class="ident">rm</span>: <span class="ident">reg</span>,
            <span class="ident">extendop</span>,
        });
    }
}

<span class="doccomment">/// Adds into `rd` a signed imm pattern matching the best instruction for it.</span>
<span class="comment">// TODO: This function is duplicated in ctx.gen_add_imm</span>
<span class="kw">fn</span> <span class="ident">lower_add_immediate</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">dst</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">src</span>: <span class="ident">Reg</span>, <span class="ident">imm</span>: <span class="ident">i64</span>) {
    <span class="comment">// If we can fit offset or -offset in an imm12, use an add-imm</span>
    <span class="comment">// Otherwise, lower the constant first then add.</span>
    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">imm12</span>) <span class="op">=</span> <span class="ident">Imm12::maybe_from_u64</span>(<span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u64</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::AluRRImm12</span> {
            <span class="ident">alu_op</span>: <span class="ident">ALUOp::Add</span>,
            <span class="ident">size</span>: <span class="ident">OperandSize::Size64</span>,
            <span class="ident">rd</span>: <span class="ident">dst</span>,
            <span class="ident">rn</span>: <span class="ident">src</span>,
            <span class="ident">imm12</span>,
        });
    } <span class="kw">else</span> <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">imm12</span>) <span class="op">=</span> <span class="ident">Imm12::maybe_from_u64</span>(<span class="ident">imm</span>.<span class="ident">wrapping_neg</span>() <span class="kw">as</span> <span class="ident">u64</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::AluRRImm12</span> {
            <span class="ident">alu_op</span>: <span class="ident">ALUOp::Sub</span>,
            <span class="ident">size</span>: <span class="ident">OperandSize::Size64</span>,
            <span class="ident">rd</span>: <span class="ident">dst</span>,
            <span class="ident">rn</span>: <span class="ident">src</span>,
            <span class="ident">imm12</span>,
        });
    } <span class="kw">else</span> {
        <span class="ident">lower_constant_u64</span>(<span class="ident">ctx</span>, <span class="ident">dst</span>, <span class="ident">imm</span> <span class="kw">as</span> <span class="ident">u64</span>);
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::AluRRR</span> {
            <span class="ident">alu_op</span>: <span class="ident">ALUOp::Add</span>,
            <span class="ident">size</span>: <span class="ident">OperandSize::Size64</span>,
            <span class="ident">rd</span>: <span class="ident">dst</span>,
            <span class="ident">rn</span>: <span class="ident">dst</span>.<span class="ident">to_reg</span>(),
            <span class="ident">rm</span>: <span class="ident">src</span>,
        });
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_constant_u64</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">u64</span>) {
    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::load_constant</span>(<span class="ident">rd</span>, <span class="ident">value</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_constant_f32</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">f32</span>) {
    <span class="kw">let</span> <span class="ident">alloc_tmp</span> <span class="op">=</span> <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();

    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::load_fp_constant32</span>(<span class="ident">rd</span>, <span class="ident">value</span>.<span class="ident">to_bits</span>(), <span class="ident">alloc_tmp</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_constant_f64</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">f64</span>) {
    <span class="kw">let</span> <span class="ident">alloc_tmp</span> <span class="op">=</span> <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();

    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::load_fp_constant64</span>(<span class="ident">rd</span>, <span class="ident">value</span>.<span class="ident">to_bits</span>(), <span class="ident">alloc_tmp</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_constant_f128</span>(<span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">u128</span>) {
    <span class="kw">if</span> <span class="ident">value</span> <span class="op">==</span> <span class="number">0</span> {
        <span class="comment">// Fast-track a common case.  The general case, viz, calling `Inst::load_fp_constant128`,</span>
        <span class="comment">// is potentially expensive.</span>
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">Inst::VecDupImm</span> {
            <span class="ident">rd</span>,
            <span class="ident">imm</span>: <span class="ident">ASIMDMovModImm::zero</span>(<span class="ident">ScalarSize::Size8</span>),
            <span class="ident">invert</span>: <span class="bool-val">false</span>,
            <span class="ident">size</span>: <span class="ident">VectorSize::Size8x16</span>,
        });
    } <span class="kw">else</span> {
        <span class="kw">let</span> <span class="ident">alloc_tmp</span> <span class="op">=</span> <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();
        <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::load_fp_constant128</span>(<span class="ident">rd</span>, <span class="ident">value</span>, <span class="ident">alloc_tmp</span>) {
            <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
        }
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_splat_const</span>(
    <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">rd</span>: <span class="ident">Writable</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span>,
    <span class="ident">value</span>: <span class="ident">u64</span>,
    <span class="ident">size</span>: <span class="ident">VectorSize</span>,
) {
    <span class="kw">let</span> (<span class="ident">value</span>, <span class="ident">narrow_size</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">size</span>.<span class="ident">lane_size</span>() {
        <span class="ident">ScalarSize::Size8</span> =&gt; (<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="kw">as</span> <span class="ident">u64</span>, <span class="ident">ScalarSize::Size128</span>),
        <span class="ident">ScalarSize::Size16</span> =&gt; (<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u16</span> <span class="kw">as</span> <span class="ident">u64</span>, <span class="ident">ScalarSize::Size8</span>),
        <span class="ident">ScalarSize::Size32</span> =&gt; (<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u32</span> <span class="kw">as</span> <span class="ident">u64</span>, <span class="ident">ScalarSize::Size16</span>),
        <span class="ident">ScalarSize::Size64</span> =&gt; (<span class="ident">value</span>, <span class="ident">ScalarSize::Size32</span>),
        <span class="kw">_</span> =&gt; <span class="macro">unreachable!</span>(),
    };
    <span class="kw">let</span> (<span class="ident">value</span>, <span class="ident">size</span>) <span class="op">=</span> <span class="kw">match</span> <span class="ident">Inst::get_replicated_vector_pattern</span>(<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u128</span>, <span class="ident">narrow_size</span>) {
        <span class="prelude-val">Some</span>((<span class="ident">value</span>, <span class="ident">lane_size</span>)) =&gt; (
            <span class="ident">value</span>,
            <span class="ident">VectorSize::from_lane_size</span>(<span class="ident">lane_size</span>, <span class="ident">size</span>.<span class="ident">is_128bits</span>()),
        ),
        <span class="prelude-val">None</span> =&gt; (<span class="ident">value</span>, <span class="ident">size</span>),
    };
    <span class="kw">let</span> <span class="ident">alloc_tmp</span> <span class="op">=</span> <span class="op">|</span><span class="ident">ty</span><span class="op">|</span> <span class="ident">ctx</span>.<span class="ident">alloc_tmp</span>(<span class="ident">ty</span>).<span class="ident">only_reg</span>().<span class="ident">unwrap</span>();

    <span class="kw">for</span> <span class="ident">inst</span> <span class="kw">in</span> <span class="ident">Inst::load_replicated_vector_pattern</span>(<span class="ident">rd</span>, <span class="ident">value</span>, <span class="ident">size</span>, <span class="ident">alloc_tmp</span>) {
        <span class="ident">ctx</span>.<span class="ident">emit</span>(<span class="ident">inst</span>);
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_condcode</span>(<span class="ident">cc</span>: <span class="ident">IntCC</span>) -&gt; <span class="ident">Cond</span> {
    <span class="kw">match</span> <span class="ident">cc</span> {
        <span class="ident">IntCC::Equal</span> =&gt; <span class="ident">Cond::Eq</span>,
        <span class="ident">IntCC::NotEqual</span> =&gt; <span class="ident">Cond::Ne</span>,
        <span class="ident">IntCC::SignedGreaterThanOrEqual</span> =&gt; <span class="ident">Cond::Ge</span>,
        <span class="ident">IntCC::SignedGreaterThan</span> =&gt; <span class="ident">Cond::Gt</span>,
        <span class="ident">IntCC::SignedLessThanOrEqual</span> =&gt; <span class="ident">Cond::Le</span>,
        <span class="ident">IntCC::SignedLessThan</span> =&gt; <span class="ident">Cond::Lt</span>,
        <span class="ident">IntCC::UnsignedGreaterThanOrEqual</span> =&gt; <span class="ident">Cond::Hs</span>,
        <span class="ident">IntCC::UnsignedGreaterThan</span> =&gt; <span class="ident">Cond::Hi</span>,
        <span class="ident">IntCC::UnsignedLessThanOrEqual</span> =&gt; <span class="ident">Cond::Ls</span>,
        <span class="ident">IntCC::UnsignedLessThan</span> =&gt; <span class="ident">Cond::Lo</span>,
    }
}

<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">lower_fp_condcode</span>(<span class="ident">cc</span>: <span class="ident">FloatCC</span>) -&gt; <span class="ident">Cond</span> {
    <span class="comment">// Refer to `codegen/shared/src/condcodes.rs` and to the `FCMP` AArch64 docs.</span>
    <span class="comment">// The FCMP instruction sets:</span>
    <span class="comment">//               NZCV</span>
    <span class="comment">// - PCSR.NZCV = 0011 on UN (unordered),</span>
    <span class="comment">//               0110 on EQ,</span>
    <span class="comment">//               1000 on LT,</span>
    <span class="comment">//               0010 on GT.</span>
    <span class="kw">match</span> <span class="ident">cc</span> {
        <span class="comment">// EQ | LT | GT. Vc =&gt; V clear.</span>
        <span class="ident">FloatCC::Ordered</span> =&gt; <span class="ident">Cond::Vc</span>,
        <span class="comment">// UN. Vs =&gt; V set.</span>
        <span class="ident">FloatCC::Unordered</span> =&gt; <span class="ident">Cond::Vs</span>,
        <span class="comment">// EQ. Eq =&gt; Z set.</span>
        <span class="ident">FloatCC::Equal</span> =&gt; <span class="ident">Cond::Eq</span>,
        <span class="comment">// UN | LT | GT. Ne =&gt; Z clear.</span>
        <span class="ident">FloatCC::NotEqual</span> =&gt; <span class="ident">Cond::Ne</span>,
        <span class="comment">// LT | GT.</span>
        <span class="ident">FloatCC::OrderedNotEqual</span> =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">//  UN | EQ</span>
        <span class="ident">FloatCC::UnorderedOrEqual</span> =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// LT. Mi =&gt; N set.</span>
        <span class="ident">FloatCC::LessThan</span> =&gt; <span class="ident">Cond::Mi</span>,
        <span class="comment">// LT | EQ. Ls =&gt; C clear or Z set.</span>
        <span class="ident">FloatCC::LessThanOrEqual</span> =&gt; <span class="ident">Cond::Ls</span>,
        <span class="comment">// GT. Gt =&gt; Z clear, N = V.</span>
        <span class="ident">FloatCC::GreaterThan</span> =&gt; <span class="ident">Cond::Gt</span>,
        <span class="comment">// GT | EQ. Ge =&gt; N = V.</span>
        <span class="ident">FloatCC::GreaterThanOrEqual</span> =&gt; <span class="ident">Cond::Ge</span>,
        <span class="comment">// UN | LT</span>
        <span class="ident">FloatCC::UnorderedOrLessThan</span> =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | LT | EQ</span>
        <span class="ident">FloatCC::UnorderedOrLessThanOrEqual</span> =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | GT</span>
        <span class="ident">FloatCC::UnorderedOrGreaterThan</span> =&gt; <span class="macro">unimplemented!</span>(),
        <span class="comment">// UN | GT | EQ</span>
        <span class="ident">FloatCC::UnorderedOrGreaterThanOrEqual</span> =&gt; <span class="macro">unimplemented!</span>(),
    }
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Helpers for instruction lowering.</span>

<span class="doccomment">/// Checks for an instance of `op` feeding the given input.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">maybe_input_insn</span>(
    <span class="ident">c</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">input</span>: <span class="ident">InsnInput</span>,
    <span class="ident">op</span>: <span class="ident">Opcode</span>,
) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">IRInst</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">c</span>.<span class="ident">get_input_as_source_or_const</span>(<span class="ident">input</span>.<span class="ident">insn</span>, <span class="ident">input</span>.<span class="ident">input</span>);
    <span class="macro">trace!</span>(
        <span class="string">&quot;maybe_input_insn: input {:?} has options {:?}; looking for op {:?}&quot;</span>,
        <span class="ident">input</span>,
        <span class="ident">inputs</span>,
        <span class="ident">op</span>
    );
    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">src_inst</span>, <span class="kw">_</span>)) <span class="op">=</span> <span class="ident">inputs</span>.<span class="ident">inst</span>.<span class="ident">as_inst</span>() {
        <span class="kw">let</span> <span class="ident">data</span> <span class="op">=</span> <span class="ident">c</span>.<span class="ident">data</span>(<span class="ident">src_inst</span>);
        <span class="macro">trace!</span>(<span class="string">&quot; -&gt; input inst {:?}&quot;</span>, <span class="ident">data</span>);
        <span class="kw">if</span> <span class="ident">data</span>.<span class="ident">opcode</span>() <span class="op">==</span> <span class="ident">op</span> {
            <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="ident">src_inst</span>);
        }
    }
    <span class="prelude-val">None</span>
}

<span class="doccomment">/// Checks for an instance of `op` defining the given value.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">maybe_value</span>(<span class="ident">c</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">value</span>: <span class="ident">Value</span>, <span class="ident">op</span>: <span class="ident">Opcode</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">IRInst</span><span class="op">&gt;</span> {
    <span class="kw">let</span> <span class="ident">inputs</span> <span class="op">=</span> <span class="ident">c</span>.<span class="ident">get_value_as_source_or_const</span>(<span class="ident">value</span>);
    <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>((<span class="ident">src_inst</span>, <span class="kw">_</span>)) <span class="op">=</span> <span class="ident">inputs</span>.<span class="ident">inst</span>.<span class="ident">as_inst</span>() {
        <span class="kw">let</span> <span class="ident">data</span> <span class="op">=</span> <span class="ident">c</span>.<span class="ident">data</span>(<span class="ident">src_inst</span>);
        <span class="kw">if</span> <span class="ident">data</span>.<span class="ident">opcode</span>() <span class="op">==</span> <span class="ident">op</span> {
            <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="ident">src_inst</span>);
        }
    }
    <span class="prelude-val">None</span>
}

<span class="doccomment">/// Checks for an instance of any one of `ops` defining the given value.</span>
<span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn</span> <span class="ident">maybe_value_multi</span>(
    <span class="ident">c</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
    <span class="ident">value</span>: <span class="ident">Value</span>,
    <span class="ident">ops</span>: <span class="kw-2">&amp;</span>[<span class="ident">Opcode</span>],
) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span>(<span class="ident">Opcode</span>, <span class="ident">IRInst</span>)<span class="op">&gt;</span> {
    <span class="kw">for</span> <span class="kw-2">&amp;</span><span class="ident">op</span> <span class="kw">in</span> <span class="ident">ops</span> {
        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Some</span>(<span class="ident">inst</span>) <span class="op">=</span> <span class="ident">maybe_value</span>(<span class="ident">c</span>, <span class="ident">value</span>, <span class="ident">op</span>) {
            <span class="kw">return</span> <span class="prelude-val">Some</span>((<span class="ident">op</span>, <span class="ident">inst</span>));
        }
    }
    <span class="prelude-val">None</span>
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Lowering-backend trait implementation.</span>

<span class="kw">impl</span> <span class="ident">LowerBackend</span> <span class="kw">for</span> <span class="ident">AArch64Backend</span> {
    <span class="kw">type</span> <span class="ident">MInst</span> <span class="op">=</span> <span class="ident">Inst</span>;

    <span class="kw">fn</span> <span class="ident">lower</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>, <span class="ident">ir_inst</span>: <span class="ident">IRInst</span>) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="ident">lower_inst::lower_insn_to_regs</span>(<span class="ident">ctx</span>, <span class="ident">ir_inst</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">triple</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">flags</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">isa_flags</span>)
    }

    <span class="kw">fn</span> <span class="ident">lower_branch_group</span>(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        <span class="ident">ctx</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Lower</span><span class="op">&lt;</span><span class="ident">Inst</span><span class="op">&gt;</span>,
        <span class="ident">branches</span>: <span class="kw-2">&amp;</span>[<span class="ident">IRInst</span>],
        <span class="ident">targets</span>: <span class="kw-2">&amp;</span>[<span class="ident">MachLabel</span>],
    ) -&gt; <span class="ident">CodegenResult</span><span class="op">&lt;</span>()<span class="op">&gt;</span> {
        <span class="comment">// A block should end with at most two branches. The first may be a</span>
        <span class="comment">// conditional branch; a conditional branch can be followed only by an</span>
        <span class="comment">// unconditional branch or fallthrough. Otherwise, if only one branch,</span>
        <span class="comment">// it may be an unconditional branch, a fallthrough, a return, or a</span>
        <span class="comment">// trap. These conditions are verified by `is_ebb_basic()` during the</span>
        <span class="comment">// verifier pass.</span>
        <span class="macro">assert!</span>(<span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">&lt;</span><span class="op">=</span> <span class="number">2</span>);
        <span class="kw">if</span> <span class="ident">branches</span>.<span class="ident">len</span>() <span class="op">==</span> <span class="number">2</span> {
            <span class="kw">let</span> <span class="ident">op1</span> <span class="op">=</span> <span class="ident">ctx</span>.<span class="ident">data</span>(<span class="ident">branches</span>[<span class="number">1</span>]).<span class="ident">opcode</span>();
            <span class="macro">assert!</span>(<span class="ident">op1</span> <span class="op">==</span> <span class="ident">Opcode::Jump</span>);
        }

        <span class="kw">if</span> <span class="kw">let</span> <span class="prelude-val">Ok</span>(()) <span class="op">=</span> <span class="ident"><span class="kw">super</span>::lower::isle::lower_branch</span>(
            <span class="ident">ctx</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">triple</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">flags</span>,
            <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">isa_flags</span>,
            <span class="ident">branches</span>[<span class="number">0</span>],
            <span class="ident">targets</span>,
        ) {
            <span class="kw">return</span> <span class="prelude-val">Ok</span>(());
        }

        <span class="macro">unreachable!</span>(
            <span class="string">&quot;implemented in ISLE: branch = `{}`&quot;</span>,
            <span class="ident">ctx</span>.<span class="ident">dfg</span>().<span class="ident">display_inst</span>(<span class="ident">branches</span>[<span class="number">0</span>]),
        );
    }

    <span class="kw">fn</span> <span class="ident">maybe_pinned_reg</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Reg</span><span class="op">&gt;</span> {
        <span class="prelude-val">Some</span>(<span class="ident">xreg</span>(<span class="ident">PINNED_REG</span>))
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.62.0-nightly (082e4ca49 2022-04-26)" ></div>
</body></html>