0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/tahir/Desktop/Assertions and tasks/adder.v,1600886724,verilog,,,,add_sub,,,,,,,,
C:/Users/tahir/Desktop/Assertions and tasks/helper_methods.sv,1600887780,verilog,,,,,,,,,,,,
C:/Users/tahir/Desktop/Assertions and tasks/task_assertion.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/tahir/Desktop/Assertions and tasks/tb.sv,1600888825,systemVerilog,,,C:/Users/tahir/Desktop/Assertions and tasks/helper_methods.sv,tb,,,,,,,,
