INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'ROM_core_green'...
WARNING:sim - A core named 'ROM_core_green' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'ROM_core_green'...
Delivering associated files for 'ROM_core_green'...
Delivering EJava files for 'ROM_core_green'...
Generating implementation netlist for 'ROM_core_green'...
INFO:sim - Pre-processing HDL files for 'ROM_core_green'...
Running synthesis for 'ROM_core_green'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_core_green'...
Writing Verilog behavioral simulation model for 'ROM_core_green'...
WARNING:sim - Overwriting existing file
   /home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green/doc/bl
   k_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_core_green'...
Generating metadata file...
Regenerating ISE project file for 'ROM_core_green'...
Generating ISE project...
XCO file found: ROM_core_green.xco
XMDF file found: ROM_core_green_xmdf.tcl
Adding
/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.asy -view
all -origin_type imported
Adding
/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.ngc -view
all -origin_type created
Checking file
"/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.ngc" for
project device match ...
File
"/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.ngc"
device information matches project device.
Adding
/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.sym -view
all -origin_type imported
Adding /home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ise/round2ofthisShittySoftware/ipcore_dir/tmp/_cg/ROM_core_green.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_core_green"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_core_green'.
