Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec 31 20:39:24 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.811ns (42.718%)  route 5.110ns (57.282%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.632 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[0]
                         net (fo=1, routed)           0.495     7.127    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_12
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.299     7.426 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353/O
                         net (fo=1, routed)           0.165     7.591    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353_n_5
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.715 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.498     8.213    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[8]
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.154     8.491    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_28
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.615 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.279     9.894    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 3.811ns (42.748%)  route 5.104ns (57.252%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.632 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[0]
                         net (fo=1, routed)           0.495     7.127    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_12
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.299     7.426 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353/O
                         net (fo=1, routed)           0.165     7.591    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353_n_5
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.715 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.498     8.213    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[8]
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.154     8.491    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_28
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.615 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.273     9.888    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 3.927ns (44.062%)  route 4.985ns (55.938%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.744 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[1]
                         net (fo=1, routed)           0.355     7.098    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_11
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.303     7.401 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349/O
                         net (fo=1, routed)           0.312     7.713    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.492     8.330    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[9]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.454 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.161     8.615    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_31
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.739 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.147     9.885    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 3.811ns (42.768%)  route 5.100ns (57.232%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.632 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[0]
                         net (fo=1, routed)           0.495     7.127    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_12
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.299     7.426 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353/O
                         net (fo=1, routed)           0.165     7.591    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_353_n_5
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.715 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.498     8.213    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[8]
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.154     8.491    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_28
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.615 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.269     9.884    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.927ns (44.072%)  route 4.983ns (55.928%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.744 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[1]
                         net (fo=1, routed)           0.355     7.098    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_11
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.303     7.401 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349/O
                         net (fo=1, routed)           0.312     7.713    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.492     8.330    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[9]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.454 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.161     8.615    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_31
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.739 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.145     9.883    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 3.927ns (44.245%)  route 4.949ns (55.755%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.436     5.205 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.498     5.703    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.410 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509/CO[3]
                         net (fo=1, routed)           0.000     6.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_509_n_5
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.744 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[1]
                         net (fo=1, routed)           0.355     7.098    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_11
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.303     7.401 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349/O
                         net (fo=1, routed)           0.312     7.713    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_349_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_190/O
                         net (fo=1, routed)           0.492     8.330    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[9]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.454 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_54__0/O
                         net (fo=1, routed)           0.161     8.615    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_31
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.739 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.110     9.849    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.893ns (44.063%)  route 4.942ns (55.937%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     5.365 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.555     5.920    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[8]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848     6.768 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.307     7.075    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.302     7.377 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     7.542    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.307     7.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.446     8.543    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.141     9.808    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 3.893ns (44.095%)  route 4.936ns (55.905%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     5.365 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.555     5.920    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[8]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848     6.768 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.307     7.075    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.302     7.377 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     7.542    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.307     7.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.446     8.543    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.134     9.802    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y9          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 3.893ns (44.170%)  route 4.921ns (55.830%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     5.365 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.555     5.920    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[8]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848     6.768 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.307     7.075    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.302     7.377 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     7.542    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.307     7.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.446     8.543    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.119     9.787    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 3.893ns (44.178%)  route 4.919ns (55.822%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ap_clk
    SLICE_X41Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288_reg[1]/Q
                         net (fo=55, routed)          0.604     2.033    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_v_v_reg_1288[1]
    SLICE_X39Y33         LUT2 (Prop_lut2_I0_O)        0.124     2.157 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6/O
                         net (fo=1, routed)           0.000     2.157    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[1]_i_6_n_5
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.707 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.614     3.543    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X41Y35         LUT5 (Prop_lut5_I2_O)        0.299     3.842 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.312     4.154    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.124     4.278 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.491     4.769    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X38Y33         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.596     5.365 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[2]
                         net (fo=3, routed)           0.555     5.920    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/tmp10_0_0_mid2_fu_640_p2[8]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.848     6.768 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496/O[2]
                         net (fo=1, routed)           0.307     7.075    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_496_n_10
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.302     7.377 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342/O
                         net (fo=1, routed)           0.165     7.542    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_342_n_5
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_451/ram_reg_0_i_183/O
                         net (fo=1, routed)           0.307     7.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/grp_depthwise_conv2d_fix_1_fu_451_input_r_address0[10]
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_475/ram_reg_0_i_50__0/O
                         net (fo=1, routed)           0.446     8.543    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_34
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.667 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_495/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.118     9.785    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3937, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  0.538    




