
AlexaProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006290  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08006440  08006440  00007440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006504  08006504  000080b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006504  08006504  00007504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800650c  0800650c  000080b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800650c  0800650c  0000750c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006510  08006510  00007510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  08006514  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080b4  2**0
                  CONTENTS
 10 .bss          00011370  200000b4  200000b4  000080b4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20011424  20011424  000080b4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080b4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017466  00000000  00000000  000080e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003285  00000000  00000000  0001f54a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  000227d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fac  00000000  00000000  00023be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026268  00000000  00000000  00024b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018282  00000000  00000000  0004adfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4c33  00000000  00000000  0006307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00147cb1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005b14  00000000  00000000  00147cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0014d808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006428 	.word	0x08006428

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	08006428 	.word	0x08006428

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <transmit>:
#include <stdbool.h>

extern TIM_HandleTypeDef* TIMER;
extern bool stecker_an;

void transmit(int numHighPulses, int numLowPulses) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005dc:	480a      	ldr	r0, [pc, #40]	@ (8000608 <transmit+0x3c>)
 80005de:	f002 fa8b 	bl	8002af8 <HAL_GPIO_WritePin>

	delay350Microseconds(numHighPulses);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 f855 	bl	8000694 <delay350Microseconds>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f0:	4805      	ldr	r0, [pc, #20]	@ (8000608 <transmit+0x3c>)
 80005f2:	f002 fa81 	bl	8002af8 <HAL_GPIO_WritePin>

	delay350Microseconds(numLowPulses);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f84b 	bl	8000694 <delay350Microseconds>
	//HAL_Delay(numLowPulses*0.35);
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40020400 	.word	0x40020400

0800060c <sendSequence>:

void sendSequence(char* bitSequenz) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Start(TIMER);
 8000614:	4b1e      	ldr	r3, [pc, #120]	@ (8000690 <sendSequence+0x84>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f004 f841 	bl	80046a0 <HAL_TIM_Base_Start>
	for (int i = 0; i <10; i++) {
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e029      	b.n	8000678 <sendSequence+0x6c>

		for (int j = 0; j < strlen(bitSequenz); j++) {
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
 8000628:	e018      	b.n	800065c <sendSequence+0x50>
			transmit(1, 3);
 800062a:	2103      	movs	r1, #3
 800062c:	2001      	movs	r0, #1
 800062e:	f7ff ffcd 	bl	80005cc <transmit>

			int temp = (int)bitSequenz[j]-48;
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	4413      	add	r3, r2
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	3b30      	subs	r3, #48	@ 0x30
 800063c:	60fb      	str	r3, [r7, #12]
			if (temp==1) {
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d104      	bne.n	800064e <sendSequence+0x42>
				transmit(1,3);
 8000644:	2103      	movs	r1, #3
 8000646:	2001      	movs	r0, #1
 8000648:	f7ff ffc0 	bl	80005cc <transmit>
 800064c:	e003      	b.n	8000656 <sendSequence+0x4a>
			}
			else {
				transmit(3,1);
 800064e:	2101      	movs	r1, #1
 8000650:	2003      	movs	r0, #3
 8000652:	f7ff ffbb 	bl	80005cc <transmit>
		for (int j = 0; j < strlen(bitSequenz); j++) {
 8000656:	693b      	ldr	r3, [r7, #16]
 8000658:	3301      	adds	r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff fdc7 	bl	80001f0 <strlen>
 8000662:	4602      	mov	r2, r0
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	429a      	cmp	r2, r3
 8000668:	d8df      	bhi.n	800062a <sendSequence+0x1e>
			}
		}
		transmit(1,31);
 800066a:	211f      	movs	r1, #31
 800066c:	2001      	movs	r0, #1
 800066e:	f7ff ffad 	bl	80005cc <transmit>
	for (int i = 0; i <10; i++) {
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	2b09      	cmp	r3, #9
 800067c:	ddd2      	ble.n	8000624 <sendSequence+0x18>
	}
	HAL_TIM_Base_Stop(TIMER);
 800067e:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <sendSequence+0x84>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f004 f874 	bl	8004770 <HAL_TIM_Base_Stop>
}
 8000688:	bf00      	nop
 800068a:	3718      	adds	r7, #24
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000000 	.word	0x20000000

08000694 <delay350Microseconds>:

void delay350Microseconds(uint32_t n)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < n; i++) {
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	e00f      	b.n	80006c2 <delay350Microseconds+0x2e>
		__HAL_TIM_SET_COUNTER(TIMER, 0);
 80006a2:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <delay350Microseconds+0x44>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2200      	movs	r2, #0
 80006aa:	625a      	str	r2, [r3, #36]	@ 0x24
		while(__HAL_TIM_GET_COUNTER(TIMER) < 350);
 80006ac:	bf00      	nop
 80006ae:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <delay350Microseconds+0x44>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006b6:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80006ba:	d3f8      	bcc.n	80006ae <delay350Microseconds+0x1a>
	for (int i = 0; i < n; i++) {
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	3301      	adds	r3, #1
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d8eb      	bhi.n	80006a2 <delay350Microseconds+0xe>
	}

}
 80006ca:	bf00      	nop
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	20000000 	.word	0x20000000

080006dc <stecker_schalten>:

void stecker_schalten () {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	if (stecker_an) {
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <stecker_schalten+0x2c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d006      	beq.n	80006f6 <stecker_schalten+0x1a>
		sendSequence("111111000010"); 		// aus
 80006e8:	4808      	ldr	r0, [pc, #32]	@ (800070c <stecker_schalten+0x30>)
 80006ea:	f7ff ff8f 	bl	800060c <sendSequence>
		stecker_an = false;
 80006ee:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <stecker_schalten+0x2c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
	}
	else {
		sendSequence("111111000001"); 		//an
		stecker_an = true;
	}
}
 80006f4:	e005      	b.n	8000702 <stecker_schalten+0x26>
		sendSequence("111111000001"); 		//an
 80006f6:	4806      	ldr	r0, [pc, #24]	@ (8000710 <stecker_schalten+0x34>)
 80006f8:	f7ff ff88 	bl	800060c <sendSequence>
		stecker_an = true;
 80006fc:	4b02      	ldr	r3, [pc, #8]	@ (8000708 <stecker_schalten+0x2c>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200112c4 	.word	0x200112c4
 800070c:	08006440 	.word	0x08006440
 8000710:	08006450 	.word	0x08006450

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800071a:	f000 ffd9 	bl	80016d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071e:	f000 f881 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000722:	f000 fa2b 	bl	8000b7c <MX_GPIO_Init>
  MX_DMA_Init();
 8000726:	f000 fa09 	bl	8000b3c <MX_DMA_Init>
  MX_ETH_Init();
 800072a:	f000 f8e5 	bl	80008f8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800072e:	f000 f9ad 	bl	8000a8c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000732:	f000 f9d5 	bl	8000ae0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM4_Init();
 8000736:	f000 f95b 	bl	80009f0 <MX_TIM4_Init>
  MX_I2S2_Init();
 800073a:	f000 f92b 	bl	8000994 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

   //printf("recording finished\r\n");
   //HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
   HAL(&hi2s2);
 800073e:	4833      	ldr	r0, [pc, #204]	@ (800080c <main+0xf8>)
 8000740:	f000 fb7e 	bl	8000e40 <HAL>

    sendSequence("111111000010");
 8000744:	4832      	ldr	r0, [pc, #200]	@ (8000810 <main+0xfc>)
 8000746:	f7ff ff61 	bl	800060c <sendSequence>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // LED2 dauerhaft an
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000750:	4830      	ldr	r0, [pc, #192]	@ (8000814 <main+0x100>)
 8000752:	f002 f9d1 	bl	8002af8 <HAL_GPIO_WritePin>
    HAL_Delay(5000);
 8000756:	f241 3088 	movw	r0, #5000	@ 0x1388
 800075a:	f001 f82b 	bl	80017b4 <HAL_Delay>

    sendSequence("111111000001");
 800075e:	482e      	ldr	r0, [pc, #184]	@ (8000818 <main+0x104>)
 8000760:	f7ff ff54 	bl	800060c <sendSequence>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // LED2 dauerhaft aus
 8000764:	2200      	movs	r2, #0
 8000766:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800076a:	482a      	ldr	r0, [pc, #168]	@ (8000814 <main+0x100>)
 800076c:	f002 f9c4 	bl	8002af8 <HAL_GPIO_WritePin>

    recording_finished = true;
 8000770:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <main+0x108>)
 8000772:	2201      	movs	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
    volatile bool stecker_an = false;
 8000776:	2300      	movs	r3, #0
 8000778:	70fb      	strb	r3, [r7, #3]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (recording_finished) {
 800077a:	4b28      	ldr	r3, [pc, #160]	@ (800081c <main+0x108>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	b2db      	uxtb	r3, r3
 8000780:	2b00      	cmp	r3, #0
 8000782:	d004      	beq.n	800078e <main+0x7a>
	 		  //const char *message = "Recording Ended.\r\n";
	 		  // Ensure huart2 is available and transmit the message.



	 		  getSamples();
 8000784:	f000 fb74 	bl	8000e70 <getSamples>
	 		 recording_finished = false;
 8000788:	4b24      	ldr	r3, [pc, #144]	@ (800081c <main+0x108>)
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
	 	     }

  uint32_t volume = getCurrentVolume();
 800078e:	f000 fc5f 	bl	8001050 <getCurrentVolume>
 8000792:	4603      	mov	r3, r0
 8000794:	607b      	str	r3, [r7, #4]
  int ledCount = (volume * 10) / 32768; // scale 0-10
 8000796:	687a      	ldr	r2, [r7, #4]
 8000798:	4613      	mov	r3, r2
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	4413      	add	r3, r2
 800079e:	005b      	lsls	r3, r3, #1
 80007a0:	0bdb      	lsrs	r3, r3, #15
 80007a2:	60fb      	str	r3, [r7, #12]
		  if(ledCount > 10) {
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	2b0a      	cmp	r3, #10
 80007a8:	dd01      	ble.n	80007ae <main+0x9a>
			  ledCount = 10;
 80007aa:	230a      	movs	r3, #10
 80007ac:	60fb      	str	r3, [r7, #12]
		  }
		  turnOffAllSegments();
 80007ae:	f000 fadf 	bl	8000d70 <turnOffAllSegments>
  for(int i = 0; i < 10; i++) {
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	e021      	b.n	80007fc <main+0xe8>
	  if(i < ledCount) {
 80007b8:	68ba      	ldr	r2, [r7, #8]
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	429a      	cmp	r2, r3
 80007be:	da0d      	bge.n	80007dc <main+0xc8>
		  HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_SET);
 80007c0:	4a17      	ldr	r2, [pc, #92]	@ (8000820 <main+0x10c>)
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80007c8:	4a15      	ldr	r2, [pc, #84]	@ (8000820 <main+0x10c>)
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	00db      	lsls	r3, r3, #3
 80007ce:	4413      	add	r3, r2
 80007d0:	889b      	ldrh	r3, [r3, #4]
 80007d2:	2201      	movs	r2, #1
 80007d4:	4619      	mov	r1, r3
 80007d6:	f002 f98f 	bl	8002af8 <HAL_GPIO_WritePin>
 80007da:	e00c      	b.n	80007f6 <main+0xe2>
	  } else {
		  HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
 80007dc:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <main+0x10c>)
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80007e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000820 <main+0x10c>)
 80007e6:	68bb      	ldr	r3, [r7, #8]
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	4413      	add	r3, r2
 80007ec:	889b      	ldrh	r3, [r3, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	4619      	mov	r1, r3
 80007f2:	f002 f981 	bl	8002af8 <HAL_GPIO_WritePin>
  for(int i = 0; i < 10; i++) {
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	3301      	adds	r3, #1
 80007fa:	60bb      	str	r3, [r7, #8]
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	2b09      	cmp	r3, #9
 8000800:	ddda      	ble.n	80007b8 <main+0xa4>
	  }
  }

  HAL_Delay(50);
 8000802:	2032      	movs	r0, #50	@ 0x32
 8000804:	f000 ffd6 	bl	80017b4 <HAL_Delay>
  {
 8000808:	e7b7      	b.n	800077a <main+0x66>
 800080a:	bf00      	nop
 800080c:	200002f8 	.word	0x200002f8
 8000810:	08006460 	.word	0x08006460
 8000814:	40020400 	.word	0x40020400
 8000818:	08006470 	.word	0x08006470
 800081c:	20000914 	.word	0x20000914
 8000820:	20000008 	.word	0x20000008

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	@ 0x50
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0320 	add.w	r3, r7, #32
 800082e:	2230      	movs	r2, #48	@ 0x30
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f005 f97a 	bl	8005b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	4b28      	ldr	r3, [pc, #160]	@ (80008f0 <SystemClock_Config+0xcc>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a27      	ldr	r2, [pc, #156]	@ (80008f0 <SystemClock_Config+0xcc>)
 8000852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
 8000858:	4b25      	ldr	r3, [pc, #148]	@ (80008f0 <SystemClock_Config+0xcc>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <SystemClock_Config+0xd0>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a21      	ldr	r2, [pc, #132]	@ (80008f4 <SystemClock_Config+0xd0>)
 800086e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <SystemClock_Config+0xd0>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000884:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000892:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000894:	2304      	movs	r3, #4
 8000896:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000898:	23a8      	movs	r3, #168	@ 0xa8
 800089a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008a0:	2307      	movs	r3, #7
 80008a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a4:	f107 0320 	add.w	r3, r7, #32
 80008a8:	4618      	mov	r0, r3
 80008aa:	f002 fff1 	bl	8003890 <HAL_RCC_OscConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b4:	f000 fabe 	bl	8000e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80008c4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008d0:	f107 030c 	add.w	r3, r7, #12
 80008d4:	2105      	movs	r1, #5
 80008d6:	4618      	mov	r0, r3
 80008d8:	f003 fa52 	bl	8003d80 <HAL_RCC_ClockConfig>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008e2:	f000 faa7 	bl	8000e34 <Error_Handler>
  }
}
 80008e6:	bf00      	nop
 80008e8:	3750      	adds	r7, #80	@ 0x50
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40023800 	.word	0x40023800
 80008f4:	40007000 	.word	0x40007000

080008f8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <MX_ETH_Init+0x84>)
 80008fe:	4a20      	ldr	r2, [pc, #128]	@ (8000980 <MX_ETH_Init+0x88>)
 8000900:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000902:	4b20      	ldr	r3, [pc, #128]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000904:	2200      	movs	r2, #0
 8000906:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000908:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <MX_ETH_Init+0x8c>)
 800090a:	2280      	movs	r2, #128	@ 0x80
 800090c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800090e:	4b1d      	ldr	r3, [pc, #116]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000910:	22e1      	movs	r2, #225	@ 0xe1
 8000912:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000914:	4b1b      	ldr	r3, [pc, #108]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000916:	2200      	movs	r2, #0
 8000918:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800091a:	4b1a      	ldr	r3, [pc, #104]	@ (8000984 <MX_ETH_Init+0x8c>)
 800091c:	2200      	movs	r2, #0
 800091e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000920:	4b18      	ldr	r3, [pc, #96]	@ (8000984 <MX_ETH_Init+0x8c>)
 8000922:	2200      	movs	r2, #0
 8000924:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000926:	4b15      	ldr	r3, [pc, #84]	@ (800097c <MX_ETH_Init+0x84>)
 8000928:	4a16      	ldr	r2, [pc, #88]	@ (8000984 <MX_ETH_Init+0x8c>)
 800092a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800092c:	4b13      	ldr	r3, [pc, #76]	@ (800097c <MX_ETH_Init+0x84>)
 800092e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000932:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000934:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_ETH_Init+0x84>)
 8000936:	4a14      	ldr	r2, [pc, #80]	@ (8000988 <MX_ETH_Init+0x90>)
 8000938:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800093a:	4b10      	ldr	r3, [pc, #64]	@ (800097c <MX_ETH_Init+0x84>)
 800093c:	4a13      	ldr	r2, [pc, #76]	@ (800098c <MX_ETH_Init+0x94>)
 800093e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000940:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_ETH_Init+0x84>)
 8000942:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000946:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000948:	480c      	ldr	r0, [pc, #48]	@ (800097c <MX_ETH_Init+0x84>)
 800094a:	f001 fbd9 	bl	8002100 <HAL_ETH_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000954:	f000 fa6e 	bl	8000e34 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000958:	2238      	movs	r2, #56	@ 0x38
 800095a:	2100      	movs	r1, #0
 800095c:	480c      	ldr	r0, [pc, #48]	@ (8000990 <MX_ETH_Init+0x98>)
 800095e:	f005 f8e5 	bl	8005b2c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_ETH_Init+0x98>)
 8000964:	2221      	movs	r2, #33	@ 0x21
 8000966:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_ETH_Init+0x98>)
 800096a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800096e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000970:	4b07      	ldr	r3, [pc, #28]	@ (8000990 <MX_ETH_Init+0x98>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000248 	.word	0x20000248
 8000980:	40028000 	.word	0x40028000
 8000984:	20000918 	.word	0x20000918
 8000988:	200001a8 	.word	0x200001a8
 800098c:	20000108 	.word	0x20000108
 8000990:	200000d0 	.word	0x200000d0

08000994 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000998:	4b13      	ldr	r3, [pc, #76]	@ (80009e8 <MX_I2S2_Init+0x54>)
 800099a:	4a14      	ldr	r2, [pc, #80]	@ (80009ec <MX_I2S2_Init+0x58>)
 800099c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800099e:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009a0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009a4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80009a6:	4b10      	ldr	r3, [pc, #64]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80009ac:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009ae:	2203      	movs	r2, #3
 80009b0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80009b2:	4b0d      	ldr	r3, [pc, #52]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80009b8:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009ba:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80009be:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80009c0:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009cc:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <MX_I2S2_Init+0x54>)
 80009d4:	f002 f8aa 	bl	8002b2c <HAL_I2S_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80009de:	f000 fa29 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200002f8 	.word	0x200002f8
 80009ec:	40003800 	.word	0x40003800

080009f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a04:	463b      	mov	r3, r7
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000a88 <MX_TIM4_Init+0x98>)
 8000a10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20;
 8000a12:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a14:	2214      	movs	r2, #20
 8000a16:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a18:	4b1a      	ldr	r3, [pc, #104]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 800;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a20:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000a24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a26:	4b17      	ldr	r3, [pc, #92]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a2c:	4b15      	ldr	r3, [pc, #84]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a32:	4814      	ldr	r0, [pc, #80]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a34:	f003 fde4 	bl	8004600 <HAL_TIM_Base_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000a3e:	f000 f9f9 	bl	8000e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a48:	f107 0308 	add.w	r3, r7, #8
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	480d      	ldr	r0, [pc, #52]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a50:	f003 feb5 	bl	80047be <HAL_TIM_ConfigClockSource>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000a5a:	f000 f9eb 	bl	8000e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a62:	2300      	movs	r3, #0
 8000a64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a66:	463b      	mov	r3, r7
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4806      	ldr	r0, [pc, #24]	@ (8000a84 <MX_TIM4_Init+0x94>)
 8000a6c:	f004 f8ae 	bl	8004bcc <HAL_TIMEx_MasterConfigSynchronization>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000a76:	f000 f9dd 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000a7a:	bf00      	nop
 8000a7c:	3718      	adds	r7, #24
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200003a0 	.word	0x200003a0
 8000a88:	40000800 	.word	0x40000800

08000a8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a90:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000a92:	4a12      	ldr	r2, [pc, #72]	@ (8000adc <MX_USART3_UART_Init+0x50>)
 8000a94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000a98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ab0:	4b09      	ldr	r3, [pc, #36]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000ab2:	220c      	movs	r2, #12
 8000ab4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ac2:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <MX_USART3_UART_Init+0x4c>)
 8000ac4:	f004 f8fe 	bl	8004cc4 <HAL_UART_Init>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ace:	f000 f9b1 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	200003e8 	.word	0x200003e8
 8000adc:	40004800 	.word	0x40004800

08000ae0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ae4:	4b14      	ldr	r3, [pc, #80]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000aea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aee:	2204      	movs	r2, #4
 8000af0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000af2:	4b11      	ldr	r3, [pc, #68]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af4:	2202      	movs	r2, #2
 8000af6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000af8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000afe:	4b0e      	ldr	r3, [pc, #56]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b00:	2202      	movs	r2, #2
 8000b02:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b10:	4b09      	ldr	r3, [pc, #36]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b16:	4b08      	ldr	r3, [pc, #32]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b1c:	4b06      	ldr	r3, [pc, #24]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b22:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b24:	f002 fda4 	bl	8003670 <HAL_PCD_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b2e:	f000 f981 	bl	8000e34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20000430 	.word	0x20000430

08000b3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <MX_DMA_Init+0x3c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8000b78 <MX_DMA_Init+0x3c>)
 8000b4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b52:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <MX_DMA_Init+0x3c>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2100      	movs	r1, #0
 8000b62:	200e      	movs	r0, #14
 8000b64:	f000 ff25 	bl	80019b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000b68:	200e      	movs	r0, #14
 8000b6a:	f000 ff3e 	bl	80019ea <HAL_NVIC_EnableIRQ>

}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40023800 	.word	0x40023800

08000b7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08c      	sub	sp, #48	@ 0x30
 8000b80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b82:	f107 031c 	add.w	r3, r7, #28
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]
 8000b90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b92:	2300      	movs	r3, #0
 8000b94:	61bb      	str	r3, [r7, #24]
 8000b96:	4b70      	ldr	r3, [pc, #448]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9a:	4a6f      	ldr	r2, [pc, #444]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000b9c:	f043 0304 	orr.w	r3, r3, #4
 8000ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba2:	4b6d      	ldr	r3, [pc, #436]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	f003 0304 	and.w	r3, r3, #4
 8000baa:	61bb      	str	r3, [r7, #24]
 8000bac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
 8000bb2:	4b69      	ldr	r3, [pc, #420]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	4a68      	ldr	r2, [pc, #416]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bb8:	f043 0320 	orr.w	r3, r3, #32
 8000bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbe:	4b66      	ldr	r3, [pc, #408]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	f003 0320 	and.w	r3, r3, #32
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	4b62      	ldr	r3, [pc, #392]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	4a61      	ldr	r2, [pc, #388]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bda:	4b5f      	ldr	r3, [pc, #380]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	4b5b      	ldr	r3, [pc, #364]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a5a      	ldr	r2, [pc, #360]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b58      	ldr	r3, [pc, #352]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	4b54      	ldr	r3, [pc, #336]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a53      	ldr	r2, [pc, #332]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b51      	ldr	r3, [pc, #324]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	60bb      	str	r3, [r7, #8]
 8000c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b4d      	ldr	r3, [pc, #308]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c26:	4a4c      	ldr	r2, [pc, #304]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c28:	f043 0308 	orr.w	r3, r3, #8
 8000c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c32:	f003 0308 	and.w	r3, r3, #8
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b46      	ldr	r3, [pc, #280]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a45      	ldr	r2, [pc, #276]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b43      	ldr	r3, [pc, #268]	@ (8000d58 <MX_GPIO_Init+0x1dc>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000c56:	2200      	movs	r2, #0
 8000c58:	f24f 4128 	movw	r1, #62504	@ 0xf428
 8000c5c:	483f      	ldr	r0, [pc, #252]	@ (8000d5c <MX_GPIO_Init+0x1e0>)
 8000c5e:	f001 ff4b 	bl	8002af8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|newLED_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2105      	movs	r1, #5
 8000c66:	483e      	ldr	r0, [pc, #248]	@ (8000d60 <MX_GPIO_Init+0x1e4>)
 8000c68:	f001 ff46 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2108      	movs	r1, #8
 8000c70:	483c      	ldr	r0, [pc, #240]	@ (8000d64 <MX_GPIO_Init+0x1e8>)
 8000c72:	f001 ff41 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	f244 1181 	movw	r1, #16769	@ 0x4181
 8000c7c:	483a      	ldr	r0, [pc, #232]	@ (8000d68 <MX_GPIO_Init+0x1ec>)
 8000c7e:	f001 ff3b 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2140      	movs	r1, #64	@ 0x40
 8000c86:	4839      	ldr	r0, [pc, #228]	@ (8000d6c <MX_GPIO_Init+0x1f0>)
 8000c88:	f001 ff36 	bl	8002af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c9c:	f107 031c 	add.w	r3, r7, #28
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	482f      	ldr	r0, [pc, #188]	@ (8000d60 <MX_GPIO_Init+0x1e4>)
 8000ca4:	f001 fd7c 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF5 PF10 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000ca8:	f24f 4328 	movw	r3, #62504	@ 0xf428
 8000cac:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4826      	ldr	r0, [pc, #152]	@ (8000d5c <MX_GPIO_Init+0x1e0>)
 8000cc2:	f001 fd6d 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 newLED_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|newLED_Pin;
 8000cc6:	2305      	movs	r3, #5
 8000cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd6:	f107 031c 	add.w	r3, r7, #28
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4820      	ldr	r0, [pc, #128]	@ (8000d60 <MX_GPIO_Init+0x1e4>)
 8000cde:	f001 fd5f 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ce2:	2308      	movs	r3, #8
 8000ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	481a      	ldr	r0, [pc, #104]	@ (8000d64 <MX_GPIO_Init+0x1e8>)
 8000cfa:	f001 fd51 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin funk_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin;
 8000cfe:	f244 1381 	movw	r3, #16769	@ 0x4181
 8000d02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d04:	2301      	movs	r3, #1
 8000d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d10:	f107 031c 	add.w	r3, r7, #28
 8000d14:	4619      	mov	r1, r3
 8000d16:	4814      	ldr	r0, [pc, #80]	@ (8000d68 <MX_GPIO_Init+0x1ec>)
 8000d18:	f001 fd42 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d1c:	2340      	movs	r3, #64	@ 0x40
 8000d1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d20:	2301      	movs	r3, #1
 8000d22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 031c 	add.w	r3, r7, #28
 8000d30:	4619      	mov	r1, r3
 8000d32:	480e      	ldr	r0, [pc, #56]	@ (8000d6c <MX_GPIO_Init+0x1f0>)
 8000d34:	f001 fd34 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d38:	2380      	movs	r3, #128	@ 0x80
 8000d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d44:	f107 031c 	add.w	r3, r7, #28
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4808      	ldr	r0, [pc, #32]	@ (8000d6c <MX_GPIO_Init+0x1f0>)
 8000d4c:	f001 fd28 	bl	80027a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d50:	bf00      	nop
 8000d52:	3730      	adds	r7, #48	@ 0x30
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	40021400 	.word	0x40021400
 8000d60:	40020800 	.word	0x40020800
 8000d64:	40020000 	.word	0x40020000
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	40021800 	.word	0x40021800

08000d70 <turnOffAllSegments>:

/* USER CODE BEGIN 4 */


// define light functions
void turnOffAllSegments() {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
	for(int i = 0; i < 10; i++) {
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	e00f      	b.n	8000d9c <turnOffAllSegments+0x2c>
		HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
 8000d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dac <turnOffAllSegments+0x3c>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d84:	4a09      	ldr	r2, [pc, #36]	@ (8000dac <turnOffAllSegments+0x3c>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	00db      	lsls	r3, r3, #3
 8000d8a:	4413      	add	r3, r2
 8000d8c:	889b      	ldrh	r3, [r3, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	4619      	mov	r1, r3
 8000d92:	f001 feb1 	bl	8002af8 <HAL_GPIO_WritePin>
	for(int i = 0; i < 10; i++) {
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b09      	cmp	r3, #9
 8000da0:	ddec      	ble.n	8000d7c <turnOffAllSegments+0xc>
	}
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000008 	.word	0x20000008

08000db0 <LightUp>:
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
			HAL_Delay(1000);
		}
	}

void LightUp(int lights) {
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
		turnOffAllSegments();
 8000db8:	f7ff ffda 	bl	8000d70 <turnOffAllSegments>

		for(int i = 0; i < lights; i++) {
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	e00f      	b.n	8000de2 <LightUp+0x32>
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_SET);
 8000dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8000df4 <LightUp+0x44>)
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000dca:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <LightUp+0x44>)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	4413      	add	r3, r2
 8000dd2:	889b      	ldrh	r3, [r3, #4]
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	f001 fe8e 	bl	8002af8 <HAL_GPIO_WritePin>
		for(int i = 0; i < lights; i++) {
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	3301      	adds	r3, #1
 8000de0:	60fb      	str	r3, [r7, #12]
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	429a      	cmp	r2, r3
 8000de8:	dbeb      	blt.n	8000dc2 <LightUp+0x12>
			//HAL_Delay(1);
		}

	}
 8000dea:	bf00      	nop
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000008 	.word	0x20000008

08000df8 <HAL_I2S_RxHalfCpltCallback>:
    test_volume = (test_volume + 500) % 32768;
    return test_volume;
}

// Add DMA callbacks
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef* hi2s2) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
	process_audio_buffer(0, hi2s2);
 8000e00:	6879      	ldr	r1, [r7, #4]
 8000e02:	2000      	movs	r0, #0
 8000e04:	f000 f8c8 	bl	8000f98 <process_audio_buffer>
//\timer = HAL_GetTick() - timer;

}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef* hi2s2) {
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
    process_audio_buffer(1000/2, hi2s2);
 8000e18:	6879      	ldr	r1, [r7, #4]
 8000e1a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e1e:	f000 f8bb 	bl	8000f98 <process_audio_buffer>
    recording_finished = true;
 8000e22:	4b03      	ldr	r3, [pc, #12]	@ (8000e30 <HAL_I2S_RxCpltCallback+0x20>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	701a      	strb	r2, [r3, #0]
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20000914 	.word	0x20000914

08000e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e38:	b672      	cpsid	i
}
 8000e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <Error_Handler+0x8>

08000e40 <HAL>:
} AudioState;

AudioState audioState = AUDIO_IDLE;*/


void HAL (I2S_HandleTypeDef* hi2s2) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
	timerStart = HAL_GetTick;
 8000e48:	4a06      	ldr	r2, [pc, #24]	@ (8000e64 <HAL+0x24>)
 8000e4a:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <HAL+0x28>)
 8000e4c:	601a      	str	r2, [r3, #0]
	HAL_I2S_Receive_DMA(hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
 8000e4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e52:	4906      	ldr	r1, [pc, #24]	@ (8000e6c <HAL+0x2c>)
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f001 ffa9 	bl	8002dac <HAL_I2S_Receive_DMA>

}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	0800179d 	.word	0x0800179d
 8000e68:	200112d0 	.word	0x200112d0
 8000e6c:	20000920 	.word	0x20000920

08000e70 <getSamples>:


void getSamples () {
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b08d      	sub	sp, #52	@ 0x34
 8000e74:	af00      	add	r7, sp, #0
	char buffer[16]; // temporary buffer for converting int16_t to string
	int16_t max_volume = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	857b      	strh	r3, [r7, #42]	@ 0x2a
		uint32_t TimeBegin_ms = HAL_GetTick();
 8000e7a:	f000 fc8f 	bl	800179c <HAL_GetTick>
 8000e7e:	6278      	str	r0, [r7, #36]	@ 0x24
		int numLED;
	    for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000e80:	2300      	movs	r3, #0
 8000e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e84:	e05f      	b.n	8000f46 <getSamples+0xd6>
	    {
	        // Convert sample to string
	        char len = sprintf(buffer, "%d\r\n", pcmSamples[i]);
 8000e86:	4a39      	ldr	r2, [pc, #228]	@ (8000f6c <getSamples+0xfc>)
 8000e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e8a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	463b      	mov	r3, r7
 8000e92:	4937      	ldr	r1, [pc, #220]	@ (8000f70 <getSamples+0x100>)
 8000e94:	4618      	mov	r0, r3
 8000e96:	f004 fe27 	bl	8005ae8 <siprintf>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	77fb      	strb	r3, [r7, #31]
	        // Transmit string over UART
	        //HAL_UART_Transmit(display, (uint8_t*)buffer, len, HAL_MAX_DELAY);


	        //HAL_Delay(500);
	        numLED = abs(pcmSamples[i]);
 8000e9e:	4a33      	ldr	r2, [pc, #204]	@ (8000f6c <getSamples+0xfc>)
 8000ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ea2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	bfb8      	it	lt
 8000eaa:	425b      	neglt	r3, r3
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	61bb      	str	r3, [r7, #24]
	        LED_ansteuern(numLED);
 8000eb0:	69b8      	ldr	r0, [r7, #24]
 8000eb2:	f000 f8d9 	bl	8001068 <LED_ansteuern>
	        //delay350Microseconds(1);
	        // Check if it surpasses the threshold



	        if (abs(pcmSamples[i]) > SCHWELLWERT)
 8000eb6:	4a2d      	ldr	r2, [pc, #180]	@ (8000f6c <getSamples+0xfc>)
 8000eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000eba:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	bfb8      	it	lt
 8000ec2:	425b      	neglt	r3, r3
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000eca:	d939      	bls.n	8000f40 <getSamples+0xd0>
	        {
	        // max_volume = abs(pcmSamples[i]);
	        	pcm_index = 0;
 8000ecc:	4b29      	ldr	r3, [pc, #164]	@ (8000f74 <getSamples+0x104>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
	        	char* start = "Aufnahme beginnt";
 8000ed2:	4b29      	ldr	r3, [pc, #164]	@ (8000f78 <getSamples+0x108>)
 8000ed4:	617b      	str	r3, [r7, #20]
	        	HAL_UART_Transmit(display, start, strlen(start), HAL_MAX_DELAY);
 8000ed6:	4b29      	ldr	r3, [pc, #164]	@ (8000f7c <getSamples+0x10c>)
 8000ed8:	681c      	ldr	r4, [r3, #0]
 8000eda:	6978      	ldr	r0, [r7, #20]
 8000edc:	f7ff f988 	bl	80001f0 <strlen>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee8:	6979      	ldr	r1, [r7, #20]
 8000eea:	4620      	mov	r0, r4
 8000eec:	f003 ff3a 	bl	8004d64 <HAL_UART_Transmit>
	        	safeValues();
 8000ef0:	f000 f84a 	bl	8000f88 <safeValues>
	        	sprintf(buffer, "%d\r\n", safedValues);
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	4a22      	ldr	r2, [pc, #136]	@ (8000f80 <getSamples+0x110>)
 8000ef8:	491d      	ldr	r1, [pc, #116]	@ (8000f70 <getSamples+0x100>)
 8000efa:	4618      	mov	r0, r3
 8000efc:	f004 fdf4 	bl	8005ae8 <siprintf>
	        	HAL_UART_Transmit(display, buffer, strlen(buffer), HAL_MAX_DELAY);
 8000f00:	4b1e      	ldr	r3, [pc, #120]	@ (8000f7c <getSamples+0x10c>)
 8000f02:	681c      	ldr	r4, [r3, #0]
 8000f04:	463b      	mov	r3, r7
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff f972 	bl	80001f0 <strlen>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4639      	mov	r1, r7
 8000f12:	f04f 33ff 	mov.w	r3, #4294967295
 8000f16:	4620      	mov	r0, r4
 8000f18:	f003 ff24 	bl	8004d64 <HAL_UART_Transmit>
	        	char* end = "Aufnahme beendet \r\n";
 8000f1c:	4b19      	ldr	r3, [pc, #100]	@ (8000f84 <getSamples+0x114>)
 8000f1e:	613b      	str	r3, [r7, #16]
	        	HAL_UART_Transmit(display, end, strlen(end), HAL_MAX_DELAY);
 8000f20:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <getSamples+0x10c>)
 8000f22:	681c      	ldr	r4, [r3, #0]
 8000f24:	6938      	ldr	r0, [r7, #16]
 8000f26:	f7ff f963 	bl	80001f0 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f32:	6939      	ldr	r1, [r7, #16]
 8000f34:	4620      	mov	r0, r4
 8000f36:	f003 ff15 	bl	8004d64 <HAL_UART_Transmit>
	         stecker_schalten();
 8000f3a:	f7ff fbcf 	bl	80006dc <stecker_schalten>
	         continue;
 8000f3e:	bf00      	nop
	    for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f42:	3301      	adds	r3, #1
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f48:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8000f4c:	db9b      	blt.n	8000e86 <getSamples+0x16>

	    	    }
	    }


	uint32_t TimePassed_ms = HAL_GetTick() - TimeBegin_ms;
 8000f4e:	f000 fc25 	bl	800179c <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	623b      	str	r3, [r7, #32]
	LED_ansteuern(MAX_MIKRO);
 8000f5a:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8000f5e:	f000 f883 	bl	8001068 <LED_ansteuern>
	 /*for (int i = 0; i < I2S_DMA_BUF_SIZE*2; i++) {
		inputBuffer[i] = 0;
	}*/

}
 8000f62:	bf00      	nop
 8000f64:	3734      	adds	r7, #52	@ 0x34
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd90      	pop	{r4, r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	200018c0 	.word	0x200018c0
 8000f70:	08006480 	.word	0x08006480
 8000f74:	200112c0 	.word	0x200112c0
 8000f78:	08006488 	.word	0x08006488
 8000f7c:	20000004 	.word	0x20000004
 8000f80:	200095c0 	.word	0x200095c0
 8000f84:	0800649c 	.word	0x0800649c

08000f88 <safeValues>:

//brief Processes Half of raw I2S data from the DMA buffer.
	//param offset Starting index in inputBuffer (0 for half, DMA_HALF_SIZE for full).

void safeValues() {
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
	// TODO

}
 8000f8c:	bf00      	nop
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <process_audio_buffer>:
			//}
		}

	}*/
void process_audio_buffer(uint32_t offset, I2S_HandleTypeDef* hi2s2)
	{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
		timerStart = HAL_GetTick();
 8000fa2:	f000 fbfb 	bl	800179c <HAL_GetTick>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a23      	ldr	r2, [pc, #140]	@ (8001038 <process_audio_buffer+0xa0>)
 8000faa:	6013      	str	r3, [r2, #0]
	    // The number of 16-bit Half Words to process in this Half
		const uint32_t half_size = DMA_HALF_SIZE;
 8000fac:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000fb0:	613b      	str	r3, [r7, #16]

	    // Loop through the Half, stepping by 4 (2*16bit words for the sample + 2*16bit words for the right channel).
		pcm_index = 0;
 8000fb2:	4b22      	ldr	r3, [pc, #136]	@ (800103c <process_audio_buffer+0xa4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < half_size; i += 4) {
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	e02c      	b.n	8001018 <process_audio_buffer+0x80>

	        if (pcm_index < PCM_SAMPLES_PER_SEC) {
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <process_audio_buffer+0xa4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8000fc6:	d220      	bcs.n	800100a <process_audio_buffer+0x72>

	            // Reconstruct 32-bit Frame

	        	uint32_t mergedValue = (inputBuffer[offset + i ] << 16) | inputBuffer[offset + i + 1];
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	4413      	add	r3, r2
 8000fce:	4a1c      	ldr	r2, [pc, #112]	@ (8001040 <process_audio_buffer+0xa8>)
 8000fd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	041b      	lsls	r3, r3, #16
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	697a      	ldr	r2, [r7, #20]
 8000fdc:	440a      	add	r2, r1
 8000fde:	3201      	adds	r2, #1
 8000fe0:	4917      	ldr	r1, [pc, #92]	@ (8001040 <process_audio_buffer+0xa8>)
 8000fe2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000fe6:	b292      	uxth	r2, r2
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60fb      	str	r3, [r7, #12]
	            // Extract 18-bit Sample and convert to signed 16-bit integer.
	            int16_t finalSample = (int16_t)(mergedValue >> 14);
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	0b9b      	lsrs	r3, r3, #14
 8000ff0:	817b      	strh	r3, [r7, #10]

	            //  Store the clean Mono Sample
	            pcmSamples[pcm_index] = finalSample;
 8000ff2:	4b12      	ldr	r3, [pc, #72]	@ (800103c <process_audio_buffer+0xa4>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4913      	ldr	r1, [pc, #76]	@ (8001044 <process_audio_buffer+0xac>)
 8000ff8:	897a      	ldrh	r2, [r7, #10]
 8000ffa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	        	        // discard lower 14 bits  keep signed 18-bit
	        	        int32_t sample18 = ((int32_t)frame32) >> 14;

	        	        pcmSamples[pcm_index++] = (int16_t)sample18;
	            */pcm_index++;
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <process_audio_buffer+0xa4>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	4a0d      	ldr	r2, [pc, #52]	@ (800103c <process_audio_buffer+0xa4>)
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e003      	b.n	8001012 <process_audio_buffer+0x7a>
	        }
	        else {
	                        // Stop recording once 16000 samples have been collected.
	                        recording_finished = true;
 800100a:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <process_audio_buffer+0xb0>)
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
	                        //pcm_index = 0;
	                        //LED_ansteuern(10);
	                        //HAL_I2S_DMAStop(hi2s2);
	                        //getSamples(); // Exit the loop
	                        break;
 8001010:	e006      	b.n	8001020 <process_audio_buffer+0x88>
		for (uint32_t i = 0; i < half_size; i += 4) {
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	3304      	adds	r3, #4
 8001016:	617b      	str	r3, [r7, #20]
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	429a      	cmp	r2, r3
 800101e:	d3ce      	bcc.n	8000fbe <process_audio_buffer+0x26>
	        }
	                }
		timer = HAL_GetTick() - timerStart;
 8001020:	f000 fbbc 	bl	800179c <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	4b04      	ldr	r3, [pc, #16]	@ (8001038 <process_audio_buffer+0xa0>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	4a07      	ldr	r2, [pc, #28]	@ (800104c <process_audio_buffer+0xb4>)
 800102e:	6013      	str	r3, [r2, #0]
	}
 8001030:	bf00      	nop
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200112d0 	.word	0x200112d0
 800103c:	200112c0 	.word	0x200112c0
 8001040:	20000920 	.word	0x20000920
 8001044:	200018c0 	.word	0x200018c0
 8001048:	20000914 	.word	0x20000914
 800104c:	200112cc 	.word	0x200112cc

08001050 <getCurrentVolume>:
        }
    }
}

*/
	uint32_t getCurrentVolume(void) {
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
		return currentVolume;
 8001054:	4b03      	ldr	r3, [pc, #12]	@ (8001064 <getCurrentVolume+0x14>)
 8001056:	681b      	ldr	r3, [r3, #0]
	}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	200112c8 	.word	0x200112c8

08001068 <LED_ansteuern>:
        pcmSamples[pcm_index++] = finalSample;
    }
}
*/

	void LED_ansteuern (int messwert) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
		int lights = (messwert * 10)/MAX_MIKRO;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4a0c      	ldr	r2, [pc, #48]	@ (80010a4 <LED_ansteuern+0x3c>)
 8001074:	fb82 1203 	smull	r1, r2, r2, r3
 8001078:	11d2      	asrs	r2, r2, #7
 800107a:	17db      	asrs	r3, r3, #31
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	60fb      	str	r3, [r7, #12]
		if(lights > 10) {
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	2b0a      	cmp	r3, #10
 8001084:	dd01      	ble.n	800108a <LED_ansteuern+0x22>
			lights = 10;
 8001086:	230a      	movs	r3, #10
 8001088:	60fb      	str	r3, [r7, #12]
		}
		if(lights < 0) {
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	2b00      	cmp	r3, #0
 800108e:	da01      	bge.n	8001094 <LED_ansteuern+0x2c>
			lights = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	60fb      	str	r3, [r7, #12]
		}
		LightUp(lights);
 8001094:	68f8      	ldr	r0, [r7, #12]
 8001096:	f7ff fe8b 	bl	8000db0 <LightUp>
		//delay350Microseconds(1);


	}
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	10624dd3 	.word	0x10624dd3

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	607b      	str	r3, [r7, #4]
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b6:	4a0f      	ldr	r2, [pc, #60]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80010be:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	603b      	str	r3, [r7, #0]
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d2:	4a08      	ldr	r2, [pc, #32]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010da:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <HAL_MspInit+0x4c>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e2:	603b      	str	r3, [r7, #0]
 80010e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800

080010f8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08e      	sub	sp, #56	@ 0x38
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a55      	ldr	r2, [pc, #340]	@ (800126c <HAL_ETH_MspInit+0x174>)
 8001116:	4293      	cmp	r3, r2
 8001118:	f040 80a4 	bne.w	8001264 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	623b      	str	r3, [r7, #32]
 8001120:	4b53      	ldr	r3, [pc, #332]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001124:	4a52      	ldr	r2, [pc, #328]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001126:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800112a:	6313      	str	r3, [r2, #48]	@ 0x30
 800112c:	4b50      	ldr	r3, [pc, #320]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800112e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001134:	623b      	str	r3, [r7, #32]
 8001136:	6a3b      	ldr	r3, [r7, #32]
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
 800113c:	4b4c      	ldr	r3, [pc, #304]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001140:	4a4b      	ldr	r2, [pc, #300]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001142:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001146:	6313      	str	r3, [r2, #48]	@ 0x30
 8001148:	4b49      	ldr	r3, [pc, #292]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001150:	61fb      	str	r3, [r7, #28]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	2300      	movs	r3, #0
 8001156:	61bb      	str	r3, [r7, #24]
 8001158:	4b45      	ldr	r3, [pc, #276]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800115a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115c:	4a44      	ldr	r2, [pc, #272]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800115e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001162:	6313      	str	r3, [r2, #48]	@ 0x30
 8001164:	4b42      	ldr	r3, [pc, #264]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001168:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800116c:	61bb      	str	r3, [r7, #24]
 800116e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	4b3e      	ldr	r3, [pc, #248]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001178:	4a3d      	ldr	r2, [pc, #244]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001180:	4b3b      	ldr	r3, [pc, #236]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	2300      	movs	r3, #0
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	4b37      	ldr	r3, [pc, #220]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001194:	4a36      	ldr	r2, [pc, #216]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 8001196:	f043 0301 	orr.w	r3, r3, #1
 800119a:	6313      	str	r3, [r2, #48]	@ 0x30
 800119c:	4b34      	ldr	r3, [pc, #208]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a0:	f003 0301 	and.w	r3, r3, #1
 80011a4:	613b      	str	r3, [r7, #16]
 80011a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	4b30      	ldr	r3, [pc, #192]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b0:	4a2f      	ldr	r2, [pc, #188]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011b2:	f043 0302 	orr.w	r3, r3, #2
 80011b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	4b29      	ldr	r3, [pc, #164]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011cc:	4a28      	ldr	r2, [pc, #160]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d4:	4b26      	ldr	r3, [pc, #152]	@ (8001270 <HAL_ETH_MspInit+0x178>)
 80011d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80011e0:	2332      	movs	r3, #50	@ 0x32
 80011e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e4:	2302      	movs	r3, #2
 80011e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011f0:	230b      	movs	r3, #11
 80011f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f8:	4619      	mov	r1, r3
 80011fa:	481e      	ldr	r0, [pc, #120]	@ (8001274 <HAL_ETH_MspInit+0x17c>)
 80011fc:	f001 fad0 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001200:	2386      	movs	r3, #134	@ 0x86
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120c:	2303      	movs	r3, #3
 800120e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001210:	230b      	movs	r3, #11
 8001212:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001218:	4619      	mov	r1, r3
 800121a:	4817      	ldr	r0, [pc, #92]	@ (8001278 <HAL_ETH_MspInit+0x180>)
 800121c:	f001 fac0 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001220:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800122e:	2303      	movs	r3, #3
 8001230:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001232:	230b      	movs	r3, #11
 8001234:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800123a:	4619      	mov	r1, r3
 800123c:	480f      	ldr	r0, [pc, #60]	@ (800127c <HAL_ETH_MspInit+0x184>)
 800123e:	f001 faaf 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001242:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001250:	2303      	movs	r3, #3
 8001252:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001254:	230b      	movs	r3, #11
 8001256:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001258:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800125c:	4619      	mov	r1, r3
 800125e:	4808      	ldr	r0, [pc, #32]	@ (8001280 <HAL_ETH_MspInit+0x188>)
 8001260:	f001 fa9e 	bl	80027a0 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001264:	bf00      	nop
 8001266:	3738      	adds	r7, #56	@ 0x38
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40028000 	.word	0x40028000
 8001270:	40023800 	.word	0x40023800
 8001274:	40020800 	.word	0x40020800
 8001278:	40020000 	.word	0x40020000
 800127c:	40020400 	.word	0x40020400
 8001280:	40021800 	.word	0x40021800

08001284 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b096      	sub	sp, #88	@ 0x58
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2230      	movs	r2, #48	@ 0x30
 80012a2:	2100      	movs	r1, #0
 80012a4:	4618      	mov	r0, r3
 80012a6:	f004 fc41 	bl	8005b2c <memset>
  if(hi2s->Instance==SPI2)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a4a      	ldr	r2, [pc, #296]	@ (80013d8 <HAL_I2S_MspInit+0x154>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	f040 808c 	bne.w	80013ce <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80012b6:	2301      	movs	r3, #1
 80012b8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80012ba:	23c0      	movs	r3, #192	@ 0xc0
 80012bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80012be:	2302      	movs	r3, #2
 80012c0:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	4618      	mov	r0, r3
 80012c8:	f002 ff7a 	bl	80041c0 <HAL_RCCEx_PeriphCLKConfig>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80012d2:	f7ff fdaf 	bl	8000e34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	4b40      	ldr	r3, [pc, #256]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012de:	4a3f      	ldr	r2, [pc, #252]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 80012e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e6:	4b3d      	ldr	r3, [pc, #244]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	4b39      	ldr	r3, [pc, #228]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	4a38      	ldr	r2, [pc, #224]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	6313      	str	r3, [r2, #48]	@ 0x30
 8001302:	4b36      	ldr	r3, [pc, #216]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	4b32      	ldr	r3, [pc, #200]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a31      	ldr	r2, [pc, #196]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b2f      	ldr	r3, [pc, #188]	@ (80013dc <HAL_I2S_MspInit+0x158>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800132a:	2308      	movs	r3, #8
 800132c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132e:	2302      	movs	r3, #2
 8001330:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001332:	2300      	movs	r3, #0
 8001334:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001336:	2300      	movs	r3, #0
 8001338:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800133a:	2305      	movs	r3, #5
 800133c:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800133e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001342:	4619      	mov	r1, r3
 8001344:	4826      	ldr	r0, [pc, #152]	@ (80013e0 <HAL_I2S_MspInit+0x15c>)
 8001346:	f001 fa2b 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800134a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800134e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001350:	2302      	movs	r3, #2
 8001352:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001358:	2300      	movs	r3, #0
 800135a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800135c:	2305      	movs	r3, #5
 800135e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001360:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001364:	4619      	mov	r1, r3
 8001366:	481f      	ldr	r0, [pc, #124]	@ (80013e4 <HAL_I2S_MspInit+0x160>)
 8001368:	f001 fa1a 	bl	80027a0 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800136c:	4b1e      	ldr	r3, [pc, #120]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 800136e:	4a1f      	ldr	r2, [pc, #124]	@ (80013ec <HAL_I2S_MspInit+0x168>)
 8001370:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001372:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 8001374:	2200      	movs	r2, #0
 8001376:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001378:	4b1b      	ldr	r3, [pc, #108]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800137e:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 8001380:	2200      	movs	r2, #0
 8001382:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001384:	4b18      	ldr	r3, [pc, #96]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 8001386:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800138a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800138c:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 800138e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001392:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 8001396:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800139a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800139c:	4b12      	ldr	r3, [pc, #72]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 800139e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013a2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80013a4:	4b10      	ldr	r3, [pc, #64]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 80013a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013aa:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013ac:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80013b2:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 80013b4:	f000 fb34 	bl	8001a20 <HAL_DMA_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 80013be:	f7ff fd39 	bl	8000e34 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a08      	ldr	r2, [pc, #32]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 80013c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013c8:	4a07      	ldr	r2, [pc, #28]	@ (80013e8 <HAL_I2S_MspInit+0x164>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80013ce:	bf00      	nop
 80013d0:	3758      	adds	r7, #88	@ 0x58
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40003800 	.word	0x40003800
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020800 	.word	0x40020800
 80013e4:	40020400 	.word	0x40020400
 80013e8:	20000340 	.word	0x20000340
 80013ec:	40026058 	.word	0x40026058

080013f0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b085      	sub	sp, #20
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a0b      	ldr	r2, [pc, #44]	@ (800142c <HAL_TIM_Base_MspInit+0x3c>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d10d      	bne.n	800141e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <HAL_TIM_Base_MspInit+0x40>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	4a09      	ldr	r2, [pc, #36]	@ (8001430 <HAL_TIM_Base_MspInit+0x40>)
 800140c:	f043 0304 	orr.w	r3, r3, #4
 8001410:	6413      	str	r3, [r2, #64]	@ 0x40
 8001412:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <HAL_TIM_Base_MspInit+0x40>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	f003 0304 	and.w	r3, r3, #4
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800141e:	bf00      	nop
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40000800 	.word	0x40000800
 8001430:	40023800 	.word	0x40023800

08001434 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a19      	ldr	r2, [pc, #100]	@ (80014b8 <HAL_UART_MspInit+0x84>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d12c      	bne.n	80014b0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	4b18      	ldr	r3, [pc, #96]	@ (80014bc <HAL_UART_MspInit+0x88>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	4a17      	ldr	r2, [pc, #92]	@ (80014bc <HAL_UART_MspInit+0x88>)
 8001460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001464:	6413      	str	r3, [r2, #64]	@ 0x40
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <HAL_UART_MspInit+0x88>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <HAL_UART_MspInit+0x88>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	4a10      	ldr	r2, [pc, #64]	@ (80014bc <HAL_UART_MspInit+0x88>)
 800147c:	f043 0308 	orr.w	r3, r3, #8
 8001480:	6313      	str	r3, [r2, #48]	@ 0x30
 8001482:	4b0e      	ldr	r3, [pc, #56]	@ (80014bc <HAL_UART_MspInit+0x88>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f003 0308 	and.w	r3, r3, #8
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800148e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001494:	2302      	movs	r3, #2
 8001496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149c:	2303      	movs	r3, #3
 800149e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014a0:	2307      	movs	r3, #7
 80014a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4619      	mov	r1, r3
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <HAL_UART_MspInit+0x8c>)
 80014ac:	f001 f978 	bl	80027a0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80014b0:	bf00      	nop
 80014b2:	3728      	adds	r7, #40	@ 0x28
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40004800 	.word	0x40004800
 80014bc:	40023800 	.word	0x40023800
 80014c0:	40020c00 	.word	0x40020c00

080014c4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	@ 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014e4:	d13f      	bne.n	8001566 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b21      	ldr	r3, [pc, #132]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ee:	4a20      	ldr	r2, [pc, #128]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001502:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001508:	2302      	movs	r3, #2
 800150a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001514:	230a      	movs	r3, #10
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	4815      	ldr	r0, [pc, #84]	@ (8001574 <HAL_PCD_MspInit+0xb0>)
 8001520:	f001 f93e 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001524:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	480e      	ldr	r0, [pc, #56]	@ (8001574 <HAL_PCD_MspInit+0xb0>)
 800153a:	f001 f931 	bl	80027a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800153e:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 8001540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001542:	4a0b      	ldr	r2, [pc, #44]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 8001544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001548:	6353      	str	r3, [r2, #52]	@ 0x34
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b08      	ldr	r3, [pc, #32]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 8001550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001552:	4a07      	ldr	r2, [pc, #28]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 8001554:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001558:	6453      	str	r3, [r2, #68]	@ 0x44
 800155a:	4b05      	ldr	r3, [pc, #20]	@ (8001570 <HAL_PCD_MspInit+0xac>)
 800155c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800155e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001566:	bf00      	nop
 8001568:	3728      	adds	r7, #40	@ 0x28
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800
 8001574:	40020000 	.word	0x40020000

08001578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <NMI_Handler+0x4>

08001580 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001584:	bf00      	nop
 8001586:	e7fd      	b.n	8001584 <HardFault_Handler+0x4>

08001588 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800158c:	bf00      	nop
 800158e:	e7fd      	b.n	800158c <MemManage_Handler+0x4>

08001590 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001594:	bf00      	nop
 8001596:	e7fd      	b.n	8001594 <BusFault_Handler+0x4>

08001598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800159c:	bf00      	nop
 800159e:	e7fd      	b.n	800159c <UsageFault_Handler+0x4>

080015a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ae:	b480      	push	{r7}
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr

080015ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ce:	f000 f8d1 	bl	8001774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80015dc:	4802      	ldr	r0, [pc, #8]	@ (80015e8 <DMA1_Stream3_IRQHandler+0x10>)
 80015de:	f000 fb25 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000340 	.word	0x20000340

080015ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015f4:	4a14      	ldr	r2, [pc, #80]	@ (8001648 <_sbrk+0x5c>)
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <_sbrk+0x60>)
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001600:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <_sbrk+0x64>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d102      	bne.n	800160e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001608:	4b11      	ldr	r3, [pc, #68]	@ (8001650 <_sbrk+0x64>)
 800160a:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <_sbrk+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <_sbrk+0x64>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4413      	add	r3, r2
 8001616:	693a      	ldr	r2, [r7, #16]
 8001618:	429a      	cmp	r2, r3
 800161a:	d207      	bcs.n	800162c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800161c:	f004 fa8e 	bl	8005b3c <__errno>
 8001620:	4603      	mov	r3, r0
 8001622:	220c      	movs	r2, #12
 8001624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	e009      	b.n	8001640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <_sbrk+0x64>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001632:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <_sbrk+0x64>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4413      	add	r3, r2
 800163a:	4a05      	ldr	r2, [pc, #20]	@ (8001650 <_sbrk+0x64>)
 800163c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800163e:	68fb      	ldr	r3, [r7, #12]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20030000 	.word	0x20030000
 800164c:	00000400 	.word	0x00000400
 8001650:	200112d4 	.word	0x200112d4
 8001654:	20011428 	.word	0x20011428

08001658 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800165c:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <SystemInit+0x20>)
 800165e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001662:	4a05      	ldr	r2, [pc, #20]	@ (8001678 <SystemInit+0x20>)
 8001664:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001668:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800167c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016b4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001680:	f7ff ffea 	bl	8001658 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001684:	480c      	ldr	r0, [pc, #48]	@ (80016b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001686:	490d      	ldr	r1, [pc, #52]	@ (80016bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001688:	4a0d      	ldr	r2, [pc, #52]	@ (80016c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800168c:	e002      	b.n	8001694 <LoopCopyDataInit>

0800168e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800168e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001690:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001692:	3304      	adds	r3, #4

08001694 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001694:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001696:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001698:	d3f9      	bcc.n	800168e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800169a:	4a0a      	ldr	r2, [pc, #40]	@ (80016c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800169c:	4c0a      	ldr	r4, [pc, #40]	@ (80016c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800169e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a0:	e001      	b.n	80016a6 <LoopFillZerobss>

080016a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a4:	3204      	adds	r2, #4

080016a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016a8:	d3fb      	bcc.n	80016a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016aa:	f004 fa4d 	bl	8005b48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ae:	f7ff f831 	bl	8000714 <main>
  bx  lr    
 80016b2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016b4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80016b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016bc:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 80016c0:	08006514 	.word	0x08006514
  ldr r2, =_sbss
 80016c4:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 80016c8:	20011424 	.word	0x20011424

080016cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016cc:	e7fe      	b.n	80016cc <ADC_IRQHandler>
	...

080016d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <HAL_Init+0x40>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <HAL_Init+0x40>)
 80016da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_Init+0x40>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <HAL_Init+0x40>)
 80016e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016ec:	4b08      	ldr	r3, [pc, #32]	@ (8001710 <HAL_Init+0x40>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a07      	ldr	r2, [pc, #28]	@ (8001710 <HAL_Init+0x40>)
 80016f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f8:	2003      	movs	r0, #3
 80016fa:	f000 f94f 	bl	800199c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016fe:	2000      	movs	r0, #0
 8001700:	f000 f808 	bl	8001714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001704:	f7ff fcd0 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40023c00 	.word	0x40023c00

08001714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800171c:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_InitTick+0x54>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b12      	ldr	r3, [pc, #72]	@ (800176c <HAL_InitTick+0x58>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172a:	fbb3 f3f1 	udiv	r3, r3, r1
 800172e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001732:	4618      	mov	r0, r3
 8001734:	f000 f967 	bl	8001a06 <HAL_SYSTICK_Config>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e00e      	b.n	8001760 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b0f      	cmp	r3, #15
 8001746:	d80a      	bhi.n	800175e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001748:	2200      	movs	r2, #0
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	f04f 30ff 	mov.w	r0, #4294967295
 8001750:	f000 f92f 	bl	80019b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001754:	4a06      	ldr	r2, [pc, #24]	@ (8001770 <HAL_InitTick+0x5c>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	e000      	b.n	8001760 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000058 	.word	0x20000058
 800176c:	20000060 	.word	0x20000060
 8001770:	2000005c 	.word	0x2000005c

08001774 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <HAL_IncTick+0x20>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	461a      	mov	r2, r3
 800177e:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <HAL_IncTick+0x24>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4413      	add	r3, r2
 8001784:	4a04      	ldr	r2, [pc, #16]	@ (8001798 <HAL_IncTick+0x24>)
 8001786:	6013      	str	r3, [r2, #0]
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	20000060 	.word	0x20000060
 8001798:	200112d8 	.word	0x200112d8

0800179c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return uwTick;
 80017a0:	4b03      	ldr	r3, [pc, #12]	@ (80017b0 <HAL_GetTick+0x14>)
 80017a2:	681b      	ldr	r3, [r3, #0]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	200112d8 	.word	0x200112d8

080017b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017bc:	f7ff ffee 	bl	800179c <HAL_GetTick>
 80017c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017cc:	d005      	beq.n	80017da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <HAL_Delay+0x44>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017da:	bf00      	nop
 80017dc:	f7ff ffde 	bl	800179c <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d8f7      	bhi.n	80017dc <HAL_Delay+0x28>
  {
  }
}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000060 	.word	0x20000060

080017fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f003 0307 	and.w	r3, r3, #7
 800180a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800180c:	4b0c      	ldr	r3, [pc, #48]	@ (8001840 <__NVIC_SetPriorityGrouping+0x44>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001818:	4013      	ands	r3, r2
 800181a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001824:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800182c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800182e:	4a04      	ldr	r2, [pc, #16]	@ (8001840 <__NVIC_SetPriorityGrouping+0x44>)
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	60d3      	str	r3, [r2, #12]
}
 8001834:	bf00      	nop
 8001836:	3714      	adds	r7, #20
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr
 8001840:	e000ed00 	.word	0xe000ed00

08001844 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001848:	4b04      	ldr	r3, [pc, #16]	@ (800185c <__NVIC_GetPriorityGrouping+0x18>)
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	0a1b      	lsrs	r3, r3, #8
 800184e:	f003 0307 	and.w	r3, r3, #7
}
 8001852:	4618      	mov	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800186a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186e:	2b00      	cmp	r3, #0
 8001870:	db0b      	blt.n	800188a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	f003 021f 	and.w	r2, r3, #31
 8001878:	4907      	ldr	r1, [pc, #28]	@ (8001898 <__NVIC_EnableIRQ+0x38>)
 800187a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800187e:	095b      	lsrs	r3, r3, #5
 8001880:	2001      	movs	r0, #1
 8001882:	fa00 f202 	lsl.w	r2, r0, r2
 8001886:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800188a:	bf00      	nop
 800188c:	370c      	adds	r7, #12
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000e100 	.word	0xe000e100

0800189c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	6039      	str	r1, [r7, #0]
 80018a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	db0a      	blt.n	80018c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	490c      	ldr	r1, [pc, #48]	@ (80018e8 <__NVIC_SetPriority+0x4c>)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	0112      	lsls	r2, r2, #4
 80018bc:	b2d2      	uxtb	r2, r2
 80018be:	440b      	add	r3, r1
 80018c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018c4:	e00a      	b.n	80018dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4908      	ldr	r1, [pc, #32]	@ (80018ec <__NVIC_SetPriority+0x50>)
 80018cc:	79fb      	ldrb	r3, [r7, #7]
 80018ce:	f003 030f 	and.w	r3, r3, #15
 80018d2:	3b04      	subs	r3, #4
 80018d4:	0112      	lsls	r2, r2, #4
 80018d6:	b2d2      	uxtb	r2, r2
 80018d8:	440b      	add	r3, r1
 80018da:	761a      	strb	r2, [r3, #24]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	e000e100 	.word	0xe000e100
 80018ec:	e000ed00 	.word	0xe000ed00

080018f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b089      	sub	sp, #36	@ 0x24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001904:	69fb      	ldr	r3, [r7, #28]
 8001906:	f1c3 0307 	rsb	r3, r3, #7
 800190a:	2b04      	cmp	r3, #4
 800190c:	bf28      	it	cs
 800190e:	2304      	movcs	r3, #4
 8001910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3304      	adds	r3, #4
 8001916:	2b06      	cmp	r3, #6
 8001918:	d902      	bls.n	8001920 <NVIC_EncodePriority+0x30>
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	3b03      	subs	r3, #3
 800191e:	e000      	b.n	8001922 <NVIC_EncodePriority+0x32>
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001924:	f04f 32ff 	mov.w	r2, #4294967295
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43da      	mvns	r2, r3
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	401a      	ands	r2, r3
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001938:	f04f 31ff 	mov.w	r1, #4294967295
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	fa01 f303 	lsl.w	r3, r1, r3
 8001942:	43d9      	mvns	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001948:	4313      	orrs	r3, r2
         );
}
 800194a:	4618      	mov	r0, r3
 800194c:	3724      	adds	r7, #36	@ 0x24
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
	...

08001958 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3b01      	subs	r3, #1
 8001964:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001968:	d301      	bcc.n	800196e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800196a:	2301      	movs	r3, #1
 800196c:	e00f      	b.n	800198e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800196e:	4a0a      	ldr	r2, [pc, #40]	@ (8001998 <SysTick_Config+0x40>)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3b01      	subs	r3, #1
 8001974:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001976:	210f      	movs	r1, #15
 8001978:	f04f 30ff 	mov.w	r0, #4294967295
 800197c:	f7ff ff8e 	bl	800189c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <SysTick_Config+0x40>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001986:	4b04      	ldr	r3, [pc, #16]	@ (8001998 <SysTick_Config+0x40>)
 8001988:	2207      	movs	r2, #7
 800198a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	e000e010 	.word	0xe000e010

0800199c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ff29 	bl	80017fc <__NVIC_SetPriorityGrouping>
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b086      	sub	sp, #24
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	4603      	mov	r3, r0
 80019ba:	60b9      	str	r1, [r7, #8]
 80019bc:	607a      	str	r2, [r7, #4]
 80019be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019c4:	f7ff ff3e 	bl	8001844 <__NVIC_GetPriorityGrouping>
 80019c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	6978      	ldr	r0, [r7, #20]
 80019d0:	f7ff ff8e 	bl	80018f0 <NVIC_EncodePriority>
 80019d4:	4602      	mov	r2, r0
 80019d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019da:	4611      	mov	r1, r2
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff5d 	bl	800189c <__NVIC_SetPriority>
}
 80019e2:	bf00      	nop
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	4603      	mov	r3, r0
 80019f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff31 	bl	8001860 <__NVIC_EnableIRQ>
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ffa2 	bl	8001958 <SysTick_Config>
 8001a14:	4603      	mov	r3, r0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a2c:	f7ff feb6 	bl	800179c <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e099      	b.n	8001b70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2202      	movs	r2, #2
 8001a40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f022 0201 	bic.w	r2, r2, #1
 8001a5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a5c:	e00f      	b.n	8001a7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a5e:	f7ff fe9d 	bl	800179c <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	d908      	bls.n	8001a7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2220      	movs	r2, #32
 8001a70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2203      	movs	r2, #3
 8001a76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e078      	b.n	8001b70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0301 	and.w	r3, r3, #1
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1e8      	bne.n	8001a5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a94:	697a      	ldr	r2, [r7, #20]
 8001a96:	4b38      	ldr	r3, [pc, #224]	@ (8001b78 <HAL_DMA_Init+0x158>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a1b      	ldr	r3, [r3, #32]
 8001ac8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d107      	bne.n	8001ae8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	f023 0307 	bic.w	r3, r3, #7
 8001afe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	4313      	orrs	r3, r2
 8001b08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d117      	bne.n	8001b42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00e      	beq.n	8001b42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 fa6f 	bl	8002008 <DMA_CheckFifoParam>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d008      	beq.n	8001b42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2240      	movs	r2, #64	@ 0x40
 8001b34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e016      	b.n	8001b70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f000 fa26 	bl	8001f9c <DMA_CalcBaseAndBitshift>
 8001b50:	4603      	mov	r3, r0
 8001b52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b58:	223f      	movs	r2, #63	@ 0x3f
 8001b5a:	409a      	lsls	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3718      	adds	r7, #24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	f010803f 	.word	0xf010803f

08001b7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d101      	bne.n	8001ba2 <HAL_DMA_Start_IT+0x26>
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	e040      	b.n	8001c24 <HAL_DMA_Start_IT+0xa8>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d12f      	bne.n	8001c16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2202      	movs	r2, #2
 8001bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	68b9      	ldr	r1, [r7, #8]
 8001bca:	68f8      	ldr	r0, [r7, #12]
 8001bcc:	f000 f9b8 	bl	8001f40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd4:	223f      	movs	r2, #63	@ 0x3f
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0216 	orr.w	r2, r2, #22
 8001bea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d007      	beq.n	8001c04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0208 	orr.w	r2, r2, #8
 8001c02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	e005      	b.n	8001c22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c38:	4b8e      	ldr	r3, [pc, #568]	@ (8001e74 <HAL_DMA_IRQHandler+0x248>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a8e      	ldr	r2, [pc, #568]	@ (8001e78 <HAL_DMA_IRQHandler+0x24c>)
 8001c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c42:	0a9b      	lsrs	r3, r3, #10
 8001c44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c56:	2208      	movs	r2, #8
 8001c58:	409a      	lsls	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d01a      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d013      	beq.n	8001c98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0204 	bic.w	r2, r2, #4
 8001c7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	2208      	movs	r2, #8
 8001c86:	409a      	lsls	r2, r3
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c90:	f043 0201 	orr.w	r2, r3, #1
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	409a      	lsls	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d012      	beq.n	8001cce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d00b      	beq.n	8001cce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cba:	2201      	movs	r2, #1
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc6:	f043 0202 	orr.w	r2, r3, #2
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd2:	2204      	movs	r2, #4
 8001cd4:	409a      	lsls	r2, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d012      	beq.n	8001d04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f003 0302 	and.w	r3, r3, #2
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d00b      	beq.n	8001d04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf0:	2204      	movs	r2, #4
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cfc:	f043 0204 	orr.w	r2, r3, #4
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d08:	2210      	movs	r2, #16
 8001d0a:	409a      	lsls	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d043      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d03c      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d26:	2210      	movs	r2, #16
 8001d28:	409a      	lsls	r2, r3
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d018      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d108      	bne.n	8001d5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d024      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	6878      	ldr	r0, [r7, #4]
 8001d58:	4798      	blx	r3
 8001d5a:	e01f      	b.n	8001d9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d01b      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	4798      	blx	r3
 8001d6c:	e016      	b.n	8001d9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d107      	bne.n	8001d8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0208 	bic.w	r2, r2, #8
 8001d8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da0:	2220      	movs	r2, #32
 8001da2:	409a      	lsls	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	4013      	ands	r3, r2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 808f 	beq.w	8001ecc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0310 	and.w	r3, r3, #16
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	f000 8087 	beq.w	8001ecc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b05      	cmp	r3, #5
 8001dd4:	d136      	bne.n	8001e44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0216 	bic.w	r2, r2, #22
 8001de4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	695a      	ldr	r2, [r3, #20]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001df4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d103      	bne.n	8001e06 <HAL_DMA_IRQHandler+0x1da>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d007      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f022 0208 	bic.w	r2, r2, #8
 8001e14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e1a:	223f      	movs	r2, #63	@ 0x3f
 8001e1c:	409a      	lsls	r2, r3
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d07e      	beq.n	8001f38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	4798      	blx	r3
        }
        return;
 8001e42:	e079      	b.n	8001f38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d01d      	beq.n	8001e8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d10d      	bne.n	8001e7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d031      	beq.n	8001ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
 8001e70:	e02c      	b.n	8001ecc <HAL_DMA_IRQHandler+0x2a0>
 8001e72:	bf00      	nop
 8001e74:	20000058 	.word	0x20000058
 8001e78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d023      	beq.n	8001ecc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	4798      	blx	r3
 8001e8c:	e01e      	b.n	8001ecc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d10f      	bne.n	8001ebc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f022 0210 	bic.w	r2, r2, #16
 8001eaa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d003      	beq.n	8001ecc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d032      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d022      	beq.n	8001f26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2205      	movs	r2, #5
 8001ee4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0201 	bic.w	r2, r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	3301      	adds	r3, #1
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	697a      	ldr	r2, [r7, #20]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d307      	bcc.n	8001f14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f2      	bne.n	8001ef8 <HAL_DMA_IRQHandler+0x2cc>
 8001f12:	e000      	b.n	8001f16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d005      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	4798      	blx	r3
 8001f36:	e000      	b.n	8001f3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f38:	bf00      	nop
    }
  }
}
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
 8001f4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	2b40      	cmp	r3, #64	@ 0x40
 8001f6c:	d108      	bne.n	8001f80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f7e:	e007      	b.n	8001f90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	60da      	str	r2, [r3, #12]
}
 8001f90:	bf00      	nop
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	3b10      	subs	r3, #16
 8001fac:	4a14      	ldr	r2, [pc, #80]	@ (8002000 <DMA_CalcBaseAndBitshift+0x64>)
 8001fae:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb2:	091b      	lsrs	r3, r3, #4
 8001fb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fb6:	4a13      	ldr	r2, [pc, #76]	@ (8002004 <DMA_CalcBaseAndBitshift+0x68>)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d909      	bls.n	8001fde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fd2:	f023 0303 	bic.w	r3, r3, #3
 8001fd6:	1d1a      	adds	r2, r3, #4
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fdc:	e007      	b.n	8001fee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fe6:	f023 0303 	bic.w	r3, r3, #3
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	aaaaaaab 	.word	0xaaaaaaab
 8002004:	080064c8 	.word	0x080064c8

08002008 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002018:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d11f      	bne.n	8002062 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	2b03      	cmp	r3, #3
 8002026:	d856      	bhi.n	80020d6 <DMA_CheckFifoParam+0xce>
 8002028:	a201      	add	r2, pc, #4	@ (adr r2, 8002030 <DMA_CheckFifoParam+0x28>)
 800202a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800202e:	bf00      	nop
 8002030:	08002041 	.word	0x08002041
 8002034:	08002053 	.word	0x08002053
 8002038:	08002041 	.word	0x08002041
 800203c:	080020d7 	.word	0x080020d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002044:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002048:	2b00      	cmp	r3, #0
 800204a:	d046      	beq.n	80020da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002050:	e043      	b.n	80020da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002056:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800205a:	d140      	bne.n	80020de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002060:	e03d      	b.n	80020de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800206a:	d121      	bne.n	80020b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	2b03      	cmp	r3, #3
 8002070:	d837      	bhi.n	80020e2 <DMA_CheckFifoParam+0xda>
 8002072:	a201      	add	r2, pc, #4	@ (adr r2, 8002078 <DMA_CheckFifoParam+0x70>)
 8002074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002078:	08002089 	.word	0x08002089
 800207c:	0800208f 	.word	0x0800208f
 8002080:	08002089 	.word	0x08002089
 8002084:	080020a1 	.word	0x080020a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	73fb      	strb	r3, [r7, #15]
      break;
 800208c:	e030      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002092:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d025      	beq.n	80020e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800209e:	e022      	b.n	80020e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020a8:	d11f      	bne.n	80020ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020ae:	e01c      	b.n	80020ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d903      	bls.n	80020be <DMA_CheckFifoParam+0xb6>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d003      	beq.n	80020c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020bc:	e018      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	73fb      	strb	r3, [r7, #15]
      break;
 80020c2:	e015      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00e      	beq.n	80020ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	73fb      	strb	r3, [r7, #15]
      break;
 80020d4:	e00b      	b.n	80020ee <DMA_CheckFifoParam+0xe6>
      break;
 80020d6:	bf00      	nop
 80020d8:	e00a      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;
 80020da:	bf00      	nop
 80020dc:	e008      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;
 80020de:	bf00      	nop
 80020e0:	e006      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;
 80020e2:	bf00      	nop
 80020e4:	e004      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;
 80020e6:	bf00      	nop
 80020e8:	e002      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80020ea:	bf00      	nop
 80020ec:	e000      	b.n	80020f0 <DMA_CheckFifoParam+0xe8>
      break;
 80020ee:	bf00      	nop
    }
  } 
  
  return status; 
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop

08002100 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e08a      	b.n	8002228 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002118:	2b00      	cmp	r3, #0
 800211a:	d106      	bne.n	800212a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2220      	movs	r2, #32
 8002120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7fe ffe7 	bl	80010f8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	4b40      	ldr	r3, [pc, #256]	@ (8002230 <HAL_ETH_Init+0x130>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002132:	4a3f      	ldr	r2, [pc, #252]	@ (8002230 <HAL_ETH_Init+0x130>)
 8002134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002138:	6453      	str	r3, [r2, #68]	@ 0x44
 800213a:	4b3d      	ldr	r3, [pc, #244]	@ (8002230 <HAL_ETH_Init+0x130>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002146:	4b3b      	ldr	r3, [pc, #236]	@ (8002234 <HAL_ETH_Init+0x134>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	4a3a      	ldr	r2, [pc, #232]	@ (8002234 <HAL_ETH_Init+0x134>)
 800214c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002150:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002152:	4b38      	ldr	r3, [pc, #224]	@ (8002234 <HAL_ETH_Init+0x134>)
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	4936      	ldr	r1, [pc, #216]	@ (8002234 <HAL_ETH_Init+0x134>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002160:	4b34      	ldr	r3, [pc, #208]	@ (8002234 <HAL_ETH_Init+0x134>)
 8002162:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6812      	ldr	r2, [r2, #0]
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800217a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800217c:	f7ff fb0e 	bl	800179c <HAL_GetTick>
 8002180:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002182:	e011      	b.n	80021a8 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002184:	f7ff fb0a 	bl	800179c <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002192:	d909      	bls.n	80021a8 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2204      	movs	r2, #4
 8002198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	22e0      	movs	r2, #224	@ 0xe0
 80021a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e03f      	b.n	8002228 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1e4      	bne.n	8002184 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f97a 	bl	80024b4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 fa25 	bl	8002610 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 fa7b 	bl	80026c2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	461a      	mov	r2, r3
 80021d2:	2100      	movs	r1, #0
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 f9e3 	bl	80025a0 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80021e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6812      	ldr	r2, [r2, #0]
 80021f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021fa:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021fe:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002212:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2210      	movs	r2, #16
 8002222:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002226:	2300      	movs	r3, #0
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40023800 	.word	0x40023800
 8002234:	40013800 	.word	0x40013800

08002238 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	4b53      	ldr	r3, [pc, #332]	@ (800239c <ETH_SetMACConfig+0x164>)
 800224e:	4013      	ands	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	7b9b      	ldrb	r3, [r3, #14]
 8002256:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	7c12      	ldrb	r2, [r2, #16]
 800225c:	2a00      	cmp	r2, #0
 800225e:	d102      	bne.n	8002266 <ETH_SetMACConfig+0x2e>
 8002260:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002264:	e000      	b.n	8002268 <ETH_SetMACConfig+0x30>
 8002266:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002268:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	7c52      	ldrb	r2, [r2, #17]
 800226e:	2a00      	cmp	r2, #0
 8002270:	d102      	bne.n	8002278 <ETH_SetMACConfig+0x40>
 8002272:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002276:	e000      	b.n	800227a <ETH_SetMACConfig+0x42>
 8002278:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800227a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002280:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	7fdb      	ldrb	r3, [r3, #31]
 8002286:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002288:	431a      	orrs	r2, r3
                        macconf->Speed |
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800228e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	7f92      	ldrb	r2, [r2, #30]
 8002294:	2a00      	cmp	r2, #0
 8002296:	d102      	bne.n	800229e <ETH_SetMACConfig+0x66>
 8002298:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800229c:	e000      	b.n	80022a0 <ETH_SetMACConfig+0x68>
 800229e:	2200      	movs	r2, #0
                        macconf->Speed |
 80022a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	7f1b      	ldrb	r3, [r3, #28]
 80022a6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80022a8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80022ae:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	791b      	ldrb	r3, [r3, #4]
 80022b4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80022b6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	f892 2020 	ldrb.w	r2, [r2, #32]
 80022be:	2a00      	cmp	r2, #0
 80022c0:	d102      	bne.n	80022c8 <ETH_SetMACConfig+0x90>
 80022c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022c6:	e000      	b.n	80022ca <ETH_SetMACConfig+0x92>
 80022c8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80022ca:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	7bdb      	ldrb	r3, [r3, #15]
 80022d0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022d2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80022d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80022e0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80022e2:	4313      	orrs	r3, r2
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	68fa      	ldr	r2, [r7, #12]
 80022f0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022fa:	2001      	movs	r0, #1
 80022fc:	f7ff fa5a 	bl	80017b4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002316:	4013      	ands	r3, r2
 8002318:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800231e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002326:	2a00      	cmp	r2, #0
 8002328:	d101      	bne.n	800232e <ETH_SetMACConfig+0xf6>
 800232a:	2280      	movs	r2, #128	@ 0x80
 800232c:	e000      	b.n	8002330 <ETH_SetMACConfig+0xf8>
 800232e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002330:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002336:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800233e:	2a01      	cmp	r2, #1
 8002340:	d101      	bne.n	8002346 <ETH_SetMACConfig+0x10e>
 8002342:	2208      	movs	r2, #8
 8002344:	e000      	b.n	8002348 <ETH_SetMACConfig+0x110>
 8002346:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002348:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002350:	2a01      	cmp	r2, #1
 8002352:	d101      	bne.n	8002358 <ETH_SetMACConfig+0x120>
 8002354:	2204      	movs	r2, #4
 8002356:	e000      	b.n	800235a <ETH_SetMACConfig+0x122>
 8002358:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800235a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002362:	2a01      	cmp	r2, #1
 8002364:	d101      	bne.n	800236a <ETH_SetMACConfig+0x132>
 8002366:	2202      	movs	r2, #2
 8002368:	e000      	b.n	800236c <ETH_SetMACConfig+0x134>
 800236a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800236c:	4313      	orrs	r3, r2
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	4313      	orrs	r3, r2
 8002372:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002384:	2001      	movs	r0, #1
 8002386:	f7ff fa15 	bl	80017b4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	619a      	str	r2, [r3, #24]
}
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	fd20810f 	.word	0xfd20810f

080023a0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	4b3d      	ldr	r3, [pc, #244]	@ (80024b0 <ETH_SetDMAConfig+0x110>)
 80023ba:	4013      	ands	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	7b1b      	ldrb	r3, [r3, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d102      	bne.n	80023cc <ETH_SetDMAConfig+0x2c>
 80023c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80023ca:	e000      	b.n	80023ce <ETH_SetDMAConfig+0x2e>
 80023cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	7b5b      	ldrb	r3, [r3, #13]
 80023d2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023d4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	7f52      	ldrb	r2, [r2, #29]
 80023da:	2a00      	cmp	r2, #0
 80023dc:	d102      	bne.n	80023e4 <ETH_SetDMAConfig+0x44>
 80023de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80023e2:	e000      	b.n	80023e6 <ETH_SetDMAConfig+0x46>
 80023e4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80023e6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	7b9b      	ldrb	r3, [r3, #14]
 80023ec:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80023ee:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	7f1b      	ldrb	r3, [r3, #28]
 80023fa:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80023fc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	7f9b      	ldrb	r3, [r3, #30]
 8002402:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002404:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800240a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002412:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002414:	4313      	orrs	r3, r2
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	4313      	orrs	r3, r2
 800241a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002424:	461a      	mov	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002436:	2001      	movs	r0, #1
 8002438:	f7ff f9bc 	bl	80017b4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002444:	461a      	mov	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	791b      	ldrb	r3, [r3, #4]
 800244e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002454:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800245a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002460:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002468:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800246a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002472:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002478:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6812      	ldr	r2, [r2, #0]
 800247e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002482:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002486:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002494:	2001      	movs	r0, #1
 8002496:	f7ff f98d 	bl	80017b4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024a2:	461a      	mov	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6013      	str	r3, [r2, #0]
}
 80024a8:	bf00      	nop
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	f8de3f23 	.word	0xf8de3f23

080024b4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b0a6      	sub	sp, #152	@ 0x98
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80024bc:	2301      	movs	r3, #1
 80024be:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80024c2:	2301      	movs	r3, #1
 80024c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80024c8:	2300      	movs	r3, #0
 80024ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80024d2:	2301      	movs	r3, #1
 80024d4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80024d8:	2300      	movs	r3, #0
 80024da:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80024de:	2301      	movs	r3, #1
 80024e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80024e4:	2301      	movs	r3, #1
 80024e6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80024ea:	2300      	movs	r3, #0
 80024ec:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80024f6:	2300      	movs	r3, #0
 80024f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002500:	2300      	movs	r3, #0
 8002502:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002504:	2300      	movs	r3, #0
 8002506:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800250a:	2300      	movs	r3, #0
 800250c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800251c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002520:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002522:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002526:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002528:	2300      	movs	r3, #0
 800252a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800252e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002532:	4619      	mov	r1, r3
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff fe7f 	bl	8002238 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800253a:	2301      	movs	r3, #1
 800253c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800253e:	2301      	movs	r3, #1
 8002540:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002542:	2301      	movs	r3, #1
 8002544:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002548:	2301      	movs	r3, #1
 800254a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800254c:	2300      	movs	r3, #0
 800254e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002550:	2300      	movs	r3, #0
 8002552:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002556:	2300      	movs	r3, #0
 8002558:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800255c:	2300      	movs	r3, #0
 800255e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002560:	2301      	movs	r3, #1
 8002562:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002566:	2301      	movs	r3, #1
 8002568:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800256a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800256e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002570:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002574:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002576:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800257a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800257c:	2301      	movs	r3, #1
 800257e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002582:	2300      	movs	r3, #0
 8002584:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002586:	2300      	movs	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800258a:	f107 0308 	add.w	r3, r7, #8
 800258e:	4619      	mov	r1, r3
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff ff05 	bl	80023a0 <ETH_SetDMAConfig>
}
 8002596:	bf00      	nop
 8002598:	3798      	adds	r7, #152	@ 0x98
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b087      	sub	sp, #28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3305      	adds	r3, #5
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	021b      	lsls	r3, r3, #8
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	3204      	adds	r2, #4
 80025b8:	7812      	ldrb	r2, [r2, #0]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80025be:	68ba      	ldr	r2, [r7, #8]
 80025c0:	4b11      	ldr	r3, [pc, #68]	@ (8002608 <ETH_MACAddressConfig+0x68>)
 80025c2:	4413      	add	r3, r2
 80025c4:	461a      	mov	r2, r3
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3303      	adds	r3, #3
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	061a      	lsls	r2, r3, #24
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3302      	adds	r3, #2
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	041b      	lsls	r3, r3, #16
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3301      	adds	r3, #1
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	021b      	lsls	r3, r3, #8
 80025e4:	4313      	orrs	r3, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	7812      	ldrb	r2, [r2, #0]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	4b06      	ldr	r3, [pc, #24]	@ (800260c <ETH_MACAddressConfig+0x6c>)
 80025f2:	4413      	add	r3, r2
 80025f4:	461a      	mov	r2, r3
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	6013      	str	r3, [r2, #0]
}
 80025fa:	bf00      	nop
 80025fc:	371c      	adds	r7, #28
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	40028040 	.word	0x40028040
 800260c:	40028044 	.word	0x40028044

08002610 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002618:	2300      	movs	r3, #0
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	e03e      	b.n	800269c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68d9      	ldr	r1, [r3, #12]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	440b      	add	r3, r1
 800262e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	2200      	movs	r2, #0
 800263a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2200      	movs	r2, #0
 8002646:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002648:	68b9      	ldr	r1, [r7, #8]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	3206      	adds	r2, #6
 8002650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d80c      	bhi.n	8002680 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68d9      	ldr	r1, [r3, #12]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	1c5a      	adds	r2, r3, #1
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	440b      	add	r3, r1
 8002678:	461a      	mov	r2, r3
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	e004      	b.n	800268a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	461a      	mov	r2, r3
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3301      	adds	r3, #1
 800269a:	60fb      	str	r3, [r7, #12]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	d9bd      	bls.n	800261e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68da      	ldr	r2, [r3, #12]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026b4:	611a      	str	r2, [r3, #16]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	e048      	b.n	8002762 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6919      	ldr	r1, [r3, #16]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	4613      	mov	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	440b      	add	r3, r1
 80026e0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2200      	movs	r2, #0
 80026ec:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2200      	movs	r2, #0
 80026f8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2200      	movs	r2, #0
 80026fe:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2200      	movs	r2, #0
 8002704:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800270c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002726:	68b9      	ldr	r1, [r7, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	3212      	adds	r2, #18
 800272e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2b02      	cmp	r3, #2
 8002736:	d80c      	bhi.n	8002752 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6919      	ldr	r1, [r3, #16]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	1c5a      	adds	r2, r3, #1
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	440b      	add	r3, r1
 800274a:	461a      	mov	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60da      	str	r2, [r3, #12]
 8002750:	e004      	b.n	800275c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	461a      	mov	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	3301      	adds	r3, #1
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2b03      	cmp	r3, #3
 8002766:	d9b3      	bls.n	80026d0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2200      	movs	r2, #0
 8002778:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	691a      	ldr	r2, [r3, #16]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002792:	60da      	str	r2, [r3, #12]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b089      	sub	sp, #36	@ 0x24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027b6:	2300      	movs	r3, #0
 80027b8:	61fb      	str	r3, [r7, #28]
 80027ba:	e177      	b.n	8002aac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027bc:	2201      	movs	r2, #1
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	4013      	ands	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	f040 8166 	bne.w	8002aa6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d005      	beq.n	80027f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d130      	bne.n	8002854 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	2203      	movs	r2, #3
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	4013      	ands	r3, r2
 8002808:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002828:	2201      	movs	r2, #1
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	091b      	lsrs	r3, r3, #4
 800283e:	f003 0201 	and.w	r2, r3, #1
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f003 0303 	and.w	r3, r3, #3
 800285c:	2b03      	cmp	r3, #3
 800285e:	d017      	beq.n	8002890 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	2203      	movs	r2, #3
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	69ba      	ldr	r2, [r7, #24]
 8002874:	4013      	ands	r3, r2
 8002876:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f003 0303 	and.w	r3, r3, #3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d123      	bne.n	80028e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	08da      	lsrs	r2, r3, #3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	3208      	adds	r2, #8
 80028a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	220f      	movs	r2, #15
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	691a      	ldr	r2, [r3, #16]
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4313      	orrs	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	08da      	lsrs	r2, r3, #3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3208      	adds	r2, #8
 80028de:	69b9      	ldr	r1, [r7, #24]
 80028e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	4013      	ands	r3, r2
 80028fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0203 	and.w	r2, r3, #3
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002920:	2b00      	cmp	r3, #0
 8002922:	f000 80c0 	beq.w	8002aa6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	4b66      	ldr	r3, [pc, #408]	@ (8002ac4 <HAL_GPIO_Init+0x324>)
 800292c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292e:	4a65      	ldr	r2, [pc, #404]	@ (8002ac4 <HAL_GPIO_Init+0x324>)
 8002930:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002934:	6453      	str	r3, [r2, #68]	@ 0x44
 8002936:	4b63      	ldr	r3, [pc, #396]	@ (8002ac4 <HAL_GPIO_Init+0x324>)
 8002938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002942:	4a61      	ldr	r2, [pc, #388]	@ (8002ac8 <HAL_GPIO_Init+0x328>)
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	089b      	lsrs	r3, r3, #2
 8002948:	3302      	adds	r3, #2
 800294a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	220f      	movs	r2, #15
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	43db      	mvns	r3, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4013      	ands	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a58      	ldr	r2, [pc, #352]	@ (8002acc <HAL_GPIO_Init+0x32c>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d037      	beq.n	80029de <HAL_GPIO_Init+0x23e>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a57      	ldr	r2, [pc, #348]	@ (8002ad0 <HAL_GPIO_Init+0x330>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d031      	beq.n	80029da <HAL_GPIO_Init+0x23a>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a56      	ldr	r2, [pc, #344]	@ (8002ad4 <HAL_GPIO_Init+0x334>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d02b      	beq.n	80029d6 <HAL_GPIO_Init+0x236>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a55      	ldr	r2, [pc, #340]	@ (8002ad8 <HAL_GPIO_Init+0x338>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d025      	beq.n	80029d2 <HAL_GPIO_Init+0x232>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a54      	ldr	r2, [pc, #336]	@ (8002adc <HAL_GPIO_Init+0x33c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d01f      	beq.n	80029ce <HAL_GPIO_Init+0x22e>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a53      	ldr	r2, [pc, #332]	@ (8002ae0 <HAL_GPIO_Init+0x340>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d019      	beq.n	80029ca <HAL_GPIO_Init+0x22a>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a52      	ldr	r2, [pc, #328]	@ (8002ae4 <HAL_GPIO_Init+0x344>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d013      	beq.n	80029c6 <HAL_GPIO_Init+0x226>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a51      	ldr	r2, [pc, #324]	@ (8002ae8 <HAL_GPIO_Init+0x348>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d00d      	beq.n	80029c2 <HAL_GPIO_Init+0x222>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a50      	ldr	r2, [pc, #320]	@ (8002aec <HAL_GPIO_Init+0x34c>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d007      	beq.n	80029be <HAL_GPIO_Init+0x21e>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a4f      	ldr	r2, [pc, #316]	@ (8002af0 <HAL_GPIO_Init+0x350>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d101      	bne.n	80029ba <HAL_GPIO_Init+0x21a>
 80029b6:	2309      	movs	r3, #9
 80029b8:	e012      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029ba:	230a      	movs	r3, #10
 80029bc:	e010      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029be:	2308      	movs	r3, #8
 80029c0:	e00e      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029c2:	2307      	movs	r3, #7
 80029c4:	e00c      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029c6:	2306      	movs	r3, #6
 80029c8:	e00a      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029ca:	2305      	movs	r3, #5
 80029cc:	e008      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029ce:	2304      	movs	r3, #4
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029d2:	2303      	movs	r3, #3
 80029d4:	e004      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_GPIO_Init+0x240>
 80029de:	2300      	movs	r3, #0
 80029e0:	69fa      	ldr	r2, [r7, #28]
 80029e2:	f002 0203 	and.w	r2, r2, #3
 80029e6:	0092      	lsls	r2, r2, #2
 80029e8:	4093      	lsls	r3, r2
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f0:	4935      	ldr	r1, [pc, #212]	@ (8002ac8 <HAL_GPIO_Init+0x328>)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	3302      	adds	r3, #2
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029fe:	4b3d      	ldr	r3, [pc, #244]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a22:	4a34      	ldr	r2, [pc, #208]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a28:	4b32      	ldr	r3, [pc, #200]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a4c:	4a29      	ldr	r2, [pc, #164]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a52:	4b28      	ldr	r3, [pc, #160]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a76:	4a1f      	ldr	r2, [pc, #124]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aa0:	4a14      	ldr	r2, [pc, #80]	@ (8002af4 <HAL_GPIO_Init+0x354>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b0f      	cmp	r3, #15
 8002ab0:	f67f ae84 	bls.w	80027bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	3724      	adds	r7, #36	@ 0x24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40013800 	.word	0x40013800
 8002acc:	40020000 	.word	0x40020000
 8002ad0:	40020400 	.word	0x40020400
 8002ad4:	40020800 	.word	0x40020800
 8002ad8:	40020c00 	.word	0x40020c00
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40021400 	.word	0x40021400
 8002ae4:	40021800 	.word	0x40021800
 8002ae8:	40021c00 	.word	0x40021c00
 8002aec:	40022000 	.word	0x40022000
 8002af0:	40022400 	.word	0x40022400
 8002af4:	40013c00 	.word	0x40013c00

08002af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	807b      	strh	r3, [r7, #2]
 8002b04:	4613      	mov	r3, r2
 8002b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b08:	787b      	ldrb	r3, [r7, #1]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b0e:	887a      	ldrh	r2, [r7, #2]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b14:	e003      	b.n	8002b1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b16:	887b      	ldrh	r3, [r7, #2]
 8002b18:	041a      	lsls	r2, r3, #16
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	619a      	str	r2, [r3, #24]
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b088      	sub	sp, #32
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e128      	b.n	8002d90 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d109      	bne.n	8002b5e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a90      	ldr	r2, [pc, #576]	@ (8002d98 <HAL_I2S_Init+0x26c>)
 8002b56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7fe fb93 	bl	8001284 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2202      	movs	r2, #2
 8002b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6812      	ldr	r2, [r2, #0]
 8002b70:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b74:	f023 030f 	bic.w	r3, r3, #15
 8002b78:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2202      	movs	r2, #2
 8002b80:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d060      	beq.n	8002c4c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d102      	bne.n	8002b98 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b92:	2310      	movs	r3, #16
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e001      	b.n	8002b9c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b98:	2320      	movs	r3, #32
 8002b9a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b20      	cmp	r3, #32
 8002ba2:	d802      	bhi.n	8002baa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002baa:	2001      	movs	r0, #1
 8002bac:	f001 fcc8 	bl	8004540 <HAL_RCCEx_GetPeriphCLKFreq>
 8002bb0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bba:	d125      	bne.n	8002c08 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d010      	beq.n	8002be6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bce:	4613      	mov	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	3305      	adds	r3, #5
 8002be2:	613b      	str	r3, [r7, #16]
 8002be4:	e01f      	b.n	8002c26 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	4413      	add	r3, r2
 8002bf6:	005b      	lsls	r3, r3, #1
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c02:	3305      	adds	r3, #5
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	e00e      	b.n	8002c26 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c10:	4613      	mov	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4413      	add	r3, r2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	461a      	mov	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c22:	3305      	adds	r3, #5
 8002c24:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4a5c      	ldr	r2, [pc, #368]	@ (8002d9c <HAL_I2S_Init+0x270>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	08db      	lsrs	r3, r3, #3
 8002c30:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002c3a:	693a      	ldr	r2, [r7, #16]
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	085b      	lsrs	r3, r3, #1
 8002c42:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	021b      	lsls	r3, r3, #8
 8002c48:	61bb      	str	r3, [r7, #24]
 8002c4a:	e003      	b.n	8002c54 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d902      	bls.n	8002c60 <HAL_I2S_Init+0x134>
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	2bff      	cmp	r3, #255	@ 0xff
 8002c5e:	d907      	bls.n	8002c70 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c64:	f043 0210 	orr.w	r2, r3, #16
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e08f      	b.n	8002d90 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691a      	ldr	r2, [r3, #16]
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	ea42 0103 	orr.w	r1, r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	69fa      	ldr	r2, [r7, #28]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c8e:	f023 030f 	bic.w	r3, r3, #15
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6851      	ldr	r1, [r2, #4]
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6892      	ldr	r2, [r2, #8]
 8002c9a:	4311      	orrs	r1, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	68d2      	ldr	r2, [r2, #12]
 8002ca0:	4311      	orrs	r1, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6992      	ldr	r2, [r2, #24]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cb2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d161      	bne.n	8002d80 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a38      	ldr	r2, [pc, #224]	@ (8002da0 <HAL_I2S_Init+0x274>)
 8002cc0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a37      	ldr	r2, [pc, #220]	@ (8002da4 <HAL_I2S_Init+0x278>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d101      	bne.n	8002cd0 <HAL_I2S_Init+0x1a4>
 8002ccc:	4b36      	ldr	r3, [pc, #216]	@ (8002da8 <HAL_I2S_Init+0x27c>)
 8002cce:	e001      	b.n	8002cd4 <HAL_I2S_Init+0x1a8>
 8002cd0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	6812      	ldr	r2, [r2, #0]
 8002cda:	4932      	ldr	r1, [pc, #200]	@ (8002da4 <HAL_I2S_Init+0x278>)
 8002cdc:	428a      	cmp	r2, r1
 8002cde:	d101      	bne.n	8002ce4 <HAL_I2S_Init+0x1b8>
 8002ce0:	4a31      	ldr	r2, [pc, #196]	@ (8002da8 <HAL_I2S_Init+0x27c>)
 8002ce2:	e001      	b.n	8002ce8 <HAL_I2S_Init+0x1bc>
 8002ce4:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002ce8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002cec:	f023 030f 	bic.w	r3, r3, #15
 8002cf0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a2b      	ldr	r2, [pc, #172]	@ (8002da4 <HAL_I2S_Init+0x278>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d101      	bne.n	8002d00 <HAL_I2S_Init+0x1d4>
 8002cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8002da8 <HAL_I2S_Init+0x27c>)
 8002cfe:	e001      	b.n	8002d04 <HAL_I2S_Init+0x1d8>
 8002d00:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d04:	2202      	movs	r2, #2
 8002d06:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a25      	ldr	r2, [pc, #148]	@ (8002da4 <HAL_I2S_Init+0x278>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_I2S_Init+0x1ea>
 8002d12:	4b25      	ldr	r3, [pc, #148]	@ (8002da8 <HAL_I2S_Init+0x27c>)
 8002d14:	e001      	b.n	8002d1a <HAL_I2S_Init+0x1ee>
 8002d16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d1a:	69db      	ldr	r3, [r3, #28]
 8002d1c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d26:	d003      	beq.n	8002d30 <HAL_I2S_Init+0x204>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002d30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d34:	613b      	str	r3, [r7, #16]
 8002d36:	e001      	b.n	8002d3c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d46:	4313      	orrs	r3, r2
 8002d48:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d50:	4313      	orrs	r3, r2
 8002d52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	897b      	ldrh	r3, [r7, #10]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d68:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a0d      	ldr	r2, [pc, #52]	@ (8002da4 <HAL_I2S_Init+0x278>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_I2S_Init+0x24c>
 8002d74:	4b0c      	ldr	r3, [pc, #48]	@ (8002da8 <HAL_I2S_Init+0x27c>)
 8002d76:	e001      	b.n	8002d7c <HAL_I2S_Init+0x250>
 8002d78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d7c:	897a      	ldrh	r2, [r7, #10]
 8002d7e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	080030a9 	.word	0x080030a9
 8002d9c:	cccccccd 	.word	0xcccccccd
 8002da0:	080031bd 	.word	0x080031bd
 8002da4:	40003800 	.word	0x40003800
 8002da8:	40003400 	.word	0x40003400

08002dac <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	60f8      	str	r0, [r7, #12]
 8002db4:	60b9      	str	r1, [r7, #8]
 8002db6:	4613      	mov	r3, r2
 8002db8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d002      	beq.n	8002dc6 <HAL_I2S_Receive_DMA+0x1a>
 8002dc0:	88fb      	ldrh	r3, [r7, #6]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e09d      	b.n	8002f06 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d001      	beq.n	8002dda <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e095      	b.n	8002f06 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d101      	bne.n	8002dea <HAL_I2S_Receive_DMA+0x3e>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e08d      	b.n	8002f06 <HAL_I2S_Receive_DMA+0x15a>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2204      	movs	r2, #4
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	68ba      	ldr	r2, [r7, #8]
 8002e04:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d002      	beq.n	8002e1e <HAL_I2S_Receive_DMA+0x72>
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b05      	cmp	r3, #5
 8002e1c:	d10a      	bne.n	8002e34 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002e1e:	88fb      	ldrh	r3, [r7, #6]
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002e32:	e005      	b.n	8002e40 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	88fa      	ldrh	r2, [r7, #6]
 8002e38:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	88fa      	ldrh	r2, [r7, #6]
 8002e3e:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e44:	4a32      	ldr	r2, [pc, #200]	@ (8002f10 <HAL_I2S_Receive_DMA+0x164>)
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e4c:	4a31      	ldr	r2, [pc, #196]	@ (8002f14 <HAL_I2S_Receive_DMA+0x168>)
 8002e4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e54:	4a30      	ldr	r2, [pc, #192]	@ (8002f18 <HAL_I2S_Receive_DMA+0x16c>)
 8002e56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e66:	d10a      	bne.n	8002e7e <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e68:	2300      	movs	r3, #0
 8002e6a:	613b      	str	r3, [r7, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	613b      	str	r3, [r7, #16]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	330c      	adds	r3, #12
 8002e88:	4619      	mov	r1, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002e94:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e96:	f7fe fe71 	bl	8001b7c <HAL_DMA_Start_IT>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00f      	beq.n	8002ec0 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea4:	f043 0208 	orr.w	r2, r3, #8
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e022      	b.n	8002f06 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d107      	bne.n	8002ee6 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f042 0201 	orr.w	r2, r2, #1
 8002ee4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d107      	bne.n	8002f04 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	69da      	ldr	r2, [r3, #28]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f02:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	08002f87 	.word	0x08002f87
 8002f14:	08002f45 	.word	0x08002f45
 8002f18:	08002fa3 	.word	0x08002fa3

08002f1c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f50:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d10e      	bne.n	8002f78 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f022 0201 	bic.w	r2, r2, #1
 8002f68:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f7fd ff49 	bl	8000e10 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b084      	sub	sp, #16
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f92:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f7fd ff2f 	bl	8000df8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002f9a:	bf00      	nop
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b084      	sub	sp, #16
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fae:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0203 	bic.w	r2, r2, #3
 8002fbe:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd8:	f043 0208 	orr.w	r2, r3, #8
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f7ff ffa5 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b082      	sub	sp, #8
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffa:	881a      	ldrh	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	1c9a      	adds	r2, r3, #2
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10e      	bne.n	8003042 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003032:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7ff ff6d 	bl	8002f1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003042:	bf00      	nop
 8003044:	3708      	adds	r7, #8
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800305c:	b292      	uxth	r2, r2
 800305e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003064:	1c9a      	adds	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800306e:	b29b      	uxth	r3, r3
 8003070:	3b01      	subs	r3, #1
 8003072:	b29a      	uxth	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10e      	bne.n	80030a0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003090:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7fd feb8 	bl	8000e10 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80030a0:	bf00      	nop
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b04      	cmp	r3, #4
 80030c2:	d13a      	bne.n	800313a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d109      	bne.n	80030e2 <I2S_IRQHandler+0x3a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d8:	2b40      	cmp	r3, #64	@ 0x40
 80030da:	d102      	bne.n	80030e2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ffb4 	bl	800304a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e8:	2b40      	cmp	r3, #64	@ 0x40
 80030ea:	d126      	bne.n	800313a <I2S_IRQHandler+0x92>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 0320 	and.w	r3, r3, #32
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	d11f      	bne.n	800313a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685a      	ldr	r2, [r3, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003108:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	613b      	str	r3, [r7, #16]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312c:	f043 0202 	orr.w	r2, r3, #2
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7ff fefb 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b03      	cmp	r3, #3
 8003144:	d136      	bne.n	80031b4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b02      	cmp	r3, #2
 800314e:	d109      	bne.n	8003164 <I2S_IRQHandler+0xbc>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800315a:	2b80      	cmp	r3, #128	@ 0x80
 800315c:	d102      	bne.n	8003164 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff ff45 	bl	8002fee <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b08      	cmp	r3, #8
 800316c:	d122      	bne.n	80031b4 <I2S_IRQHandler+0x10c>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f003 0320 	and.w	r3, r3, #32
 8003178:	2b20      	cmp	r3, #32
 800317a:	d11b      	bne.n	80031b4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685a      	ldr	r2, [r3, #4]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800318a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f043 0204 	orr.w	r2, r3, #4
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7ff febe 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031b4:	bf00      	nop
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a92      	ldr	r2, [pc, #584]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d101      	bne.n	80031da <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80031d6:	4b92      	ldr	r3, [pc, #584]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031d8:	e001      	b.n	80031de <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80031da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a8b      	ldr	r2, [pc, #556]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d101      	bne.n	80031f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80031f4:	4b8a      	ldr	r3, [pc, #552]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031f6:	e001      	b.n	80031fc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80031f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003208:	d004      	beq.n	8003214 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	f040 8099 	bne.w	8003346 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b02      	cmp	r3, #2
 800321c:	d107      	bne.n	800322e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003224:	2b00      	cmp	r3, #0
 8003226:	d002      	beq.n	800322e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 f925 	bl	8003478 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b01      	cmp	r3, #1
 8003236:	d107      	bne.n	8003248 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f000 f9c8 	bl	80035d8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800324e:	2b40      	cmp	r3, #64	@ 0x40
 8003250:	d13a      	bne.n	80032c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d035      	beq.n	80032c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a6e      	ldr	r2, [pc, #440]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d101      	bne.n	800326a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003266:	4b6e      	ldr	r3, [pc, #440]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003268:	e001      	b.n	800326e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800326a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4969      	ldr	r1, [pc, #420]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003276:	428b      	cmp	r3, r1
 8003278:	d101      	bne.n	800327e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800327a:	4b69      	ldr	r3, [pc, #420]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800327c:	e001      	b.n	8003282 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800327e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003282:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003286:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003296:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ba:	f043 0202 	orr.w	r2, r3, #2
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff fe34 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b08      	cmp	r3, #8
 80032d0:	f040 80c3 	bne.w	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f003 0320 	and.w	r3, r3, #32
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 80bd 	beq.w	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032ee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a49      	ldr	r2, [pc, #292]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d101      	bne.n	80032fe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80032fa:	4b49      	ldr	r3, [pc, #292]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032fc:	e001      	b.n	8003302 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80032fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4944      	ldr	r1, [pc, #272]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800330a:	428b      	cmp	r3, r1
 800330c:	d101      	bne.n	8003312 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800330e:	4b44      	ldr	r3, [pc, #272]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003310:	e001      	b.n	8003316 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003312:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003316:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800331a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800331c:	2300      	movs	r3, #0
 800331e:	60bb      	str	r3, [r7, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003336:	f043 0204 	orr.w	r2, r3, #4
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7ff fdf6 	bl	8002f30 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003344:	e089      	b.n	800345a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b02      	cmp	r3, #2
 800334e:	d107      	bne.n	8003360 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f8be 	bl	80034dc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	2b01      	cmp	r3, #1
 8003368:	d107      	bne.n	800337a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003370:	2b00      	cmp	r3, #0
 8003372:	d002      	beq.n	800337a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 f8fd 	bl	8003574 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003380:	2b40      	cmp	r3, #64	@ 0x40
 8003382:	d12f      	bne.n	80033e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f003 0320 	and.w	r3, r3, #32
 800338a:	2b00      	cmp	r3, #0
 800338c:	d02a      	beq.n	80033e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800339c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a1e      	ldr	r2, [pc, #120]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d101      	bne.n	80033ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80033a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033aa:	e001      	b.n	80033b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80033ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033b0:	685a      	ldr	r2, [r3, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4919      	ldr	r1, [pc, #100]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033b8:	428b      	cmp	r3, r1
 80033ba:	d101      	bne.n	80033c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80033bc:	4b18      	ldr	r3, [pc, #96]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033be:	e001      	b.n	80033c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80033c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033c8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d6:	f043 0202 	orr.w	r2, r3, #2
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f7ff fda6 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	f003 0308 	and.w	r3, r3, #8
 80033ea:	2b08      	cmp	r3, #8
 80033ec:	d136      	bne.n	800345c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	f003 0320 	and.w	r3, r3, #32
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d031      	beq.n	800345c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a07      	ldr	r2, [pc, #28]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003402:	4b07      	ldr	r3, [pc, #28]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003404:	e001      	b.n	800340a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003406:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4902      	ldr	r1, [pc, #8]	@ (800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003412:	428b      	cmp	r3, r1
 8003414:	d106      	bne.n	8003424 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003416:	4b02      	ldr	r3, [pc, #8]	@ (8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003418:	e006      	b.n	8003428 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800341a:	bf00      	nop
 800341c:	40003800 	.word	0x40003800
 8003420:	40003400 	.word	0x40003400
 8003424:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003428:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800342c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800343c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2201      	movs	r2, #1
 8003442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344a:	f043 0204 	orr.w	r2, r3, #4
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f7ff fd6c 	bl	8002f30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003458:	e000      	b.n	800345c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800345a:	bf00      	nop
}
 800345c:	bf00      	nop
 800345e:	3720      	adds	r7, #32
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	1c99      	adds	r1, r3, #2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6251      	str	r1, [r2, #36]	@ 0x24
 800348a:	881a      	ldrh	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d113      	bne.n	80034d2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80034b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d106      	bne.n	80034d2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	f7ff ffc9 	bl	8003464 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034d2:	bf00      	nop
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e8:	1c99      	adds	r1, r3, #2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6251      	str	r1, [r2, #36]	@ 0x24
 80034ee:	8819      	ldrh	r1, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a1d      	ldr	r2, [pc, #116]	@ (800356c <I2SEx_TxISR_I2SExt+0x90>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d101      	bne.n	80034fe <I2SEx_TxISR_I2SExt+0x22>
 80034fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003570 <I2SEx_TxISR_I2SExt+0x94>)
 80034fc:	e001      	b.n	8003502 <I2SEx_TxISR_I2SExt+0x26>
 80034fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003502:	460a      	mov	r2, r1
 8003504:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d121      	bne.n	8003562 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a12      	ldr	r2, [pc, #72]	@ (800356c <I2SEx_TxISR_I2SExt+0x90>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d101      	bne.n	800352c <I2SEx_TxISR_I2SExt+0x50>
 8003528:	4b11      	ldr	r3, [pc, #68]	@ (8003570 <I2SEx_TxISR_I2SExt+0x94>)
 800352a:	e001      	b.n	8003530 <I2SEx_TxISR_I2SExt+0x54>
 800352c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	490d      	ldr	r1, [pc, #52]	@ (800356c <I2SEx_TxISR_I2SExt+0x90>)
 8003538:	428b      	cmp	r3, r1
 800353a:	d101      	bne.n	8003540 <I2SEx_TxISR_I2SExt+0x64>
 800353c:	4b0c      	ldr	r3, [pc, #48]	@ (8003570 <I2SEx_TxISR_I2SExt+0x94>)
 800353e:	e001      	b.n	8003544 <I2SEx_TxISR_I2SExt+0x68>
 8003540:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003544:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003548:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800354e:	b29b      	uxth	r3, r3
 8003550:	2b00      	cmp	r3, #0
 8003552:	d106      	bne.n	8003562 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7ff ff81 	bl	8003464 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40003800 	.word	0x40003800
 8003570:	40003400 	.word	0x40003400

08003574 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b082      	sub	sp, #8
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68d8      	ldr	r0, [r3, #12]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003586:	1c99      	adds	r1, r3, #2
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800358c:	b282      	uxth	r2, r0
 800358e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003594:	b29b      	uxth	r3, r3
 8003596:	3b01      	subs	r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d113      	bne.n	80035d0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80035b6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff ff4a 	bl	8003464 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035d0:	bf00      	nop
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a20      	ldr	r2, [pc, #128]	@ (8003668 <I2SEx_RxISR_I2SExt+0x90>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d101      	bne.n	80035ee <I2SEx_RxISR_I2SExt+0x16>
 80035ea:	4b20      	ldr	r3, [pc, #128]	@ (800366c <I2SEx_RxISR_I2SExt+0x94>)
 80035ec:	e001      	b.n	80035f2 <I2SEx_RxISR_I2SExt+0x1a>
 80035ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035f2:	68d8      	ldr	r0, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f8:	1c99      	adds	r1, r3, #2
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80035fe:	b282      	uxth	r2, r0
 8003600:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003614:	b29b      	uxth	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d121      	bne.n	800365e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a12      	ldr	r2, [pc, #72]	@ (8003668 <I2SEx_RxISR_I2SExt+0x90>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d101      	bne.n	8003628 <I2SEx_RxISR_I2SExt+0x50>
 8003624:	4b11      	ldr	r3, [pc, #68]	@ (800366c <I2SEx_RxISR_I2SExt+0x94>)
 8003626:	e001      	b.n	800362c <I2SEx_RxISR_I2SExt+0x54>
 8003628:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	490d      	ldr	r1, [pc, #52]	@ (8003668 <I2SEx_RxISR_I2SExt+0x90>)
 8003634:	428b      	cmp	r3, r1
 8003636:	d101      	bne.n	800363c <I2SEx_RxISR_I2SExt+0x64>
 8003638:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <I2SEx_RxISR_I2SExt+0x94>)
 800363a:	e001      	b.n	8003640 <I2SEx_RxISR_I2SExt+0x68>
 800363c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003640:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003644:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364a:	b29b      	uxth	r3, r3
 800364c:	2b00      	cmp	r3, #0
 800364e:	d106      	bne.n	800365e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff ff03 	bl	8003464 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40003800 	.word	0x40003800
 800366c:	40003400 	.word	0x40003400

08003670 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af02      	add	r7, sp, #8
 8003676:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e101      	b.n	8003886 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800368e:	b2db      	uxtb	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	d106      	bne.n	80036a2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f7fd ff11 	bl	80014c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2203      	movs	r2, #3
 80036a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036b0:	d102      	bne.n	80036b8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f001 ff71 	bl	80055a4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	7c1a      	ldrb	r2, [r3, #16]
 80036ca:	f88d 2000 	strb.w	r2, [sp]
 80036ce:	3304      	adds	r3, #4
 80036d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036d2:	f001 ff03 	bl	80054dc <USB_CoreInit>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d005      	beq.n	80036e8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2202      	movs	r2, #2
 80036e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0ce      	b.n	8003886 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2100      	movs	r1, #0
 80036ee:	4618      	mov	r0, r3
 80036f0:	f001 ff69 	bl	80055c6 <USB_SetCurrentMode>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d005      	beq.n	8003706 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2202      	movs	r2, #2
 80036fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e0bf      	b.n	8003886 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003706:	2300      	movs	r3, #0
 8003708:	73fb      	strb	r3, [r7, #15]
 800370a:	e04a      	b.n	80037a2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800370c:	7bfa      	ldrb	r2, [r7, #15]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	3315      	adds	r3, #21
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003720:	7bfa      	ldrb	r2, [r7, #15]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	3314      	adds	r3, #20
 8003730:	7bfa      	ldrb	r2, [r7, #15]
 8003732:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	b298      	uxth	r0, r3
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	332e      	adds	r3, #46	@ 0x2e
 8003748:	4602      	mov	r2, r0
 800374a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800374c:	7bfa      	ldrb	r2, [r7, #15]
 800374e:	6879      	ldr	r1, [r7, #4]
 8003750:	4613      	mov	r3, r2
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	4413      	add	r3, r2
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	3318      	adds	r3, #24
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003760:	7bfa      	ldrb	r2, [r7, #15]
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	4613      	mov	r3, r2
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4413      	add	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	331c      	adds	r3, #28
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003774:	7bfa      	ldrb	r2, [r7, #15]
 8003776:	6879      	ldr	r1, [r7, #4]
 8003778:	4613      	mov	r3, r2
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	4413      	add	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	3320      	adds	r3, #32
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003788:	7bfa      	ldrb	r2, [r7, #15]
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	00db      	lsls	r3, r3, #3
 8003790:	4413      	add	r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	3324      	adds	r3, #36	@ 0x24
 8003798:	2200      	movs	r2, #0
 800379a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800379c:	7bfb      	ldrb	r3, [r7, #15]
 800379e:	3301      	adds	r3, #1
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	791b      	ldrb	r3, [r3, #4]
 80037a6:	7bfa      	ldrb	r2, [r7, #15]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d3af      	bcc.n	800370c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037ac:	2300      	movs	r3, #0
 80037ae:	73fb      	strb	r3, [r7, #15]
 80037b0:	e044      	b.n	800383c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80037b2:	7bfa      	ldrb	r2, [r7, #15]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	4413      	add	r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80037c4:	2200      	movs	r2, #0
 80037c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037c8:	7bfa      	ldrb	r2, [r7, #15]
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	4613      	mov	r3, r2
 80037ce:	00db      	lsls	r3, r3, #3
 80037d0:	4413      	add	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80037da:	7bfa      	ldrb	r2, [r7, #15]
 80037dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037de:	7bfa      	ldrb	r2, [r7, #15]
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	4613      	mov	r3, r2
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	4413      	add	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	440b      	add	r3, r1
 80037ec:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037f4:	7bfa      	ldrb	r2, [r7, #15]
 80037f6:	6879      	ldr	r1, [r7, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	00db      	lsls	r3, r3, #3
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003806:	2200      	movs	r2, #0
 8003808:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800380a:	7bfa      	ldrb	r2, [r7, #15]
 800380c:	6879      	ldr	r1, [r7, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4413      	add	r3, r2
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003820:	7bfa      	ldrb	r2, [r7, #15]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003832:	2200      	movs	r2, #0
 8003834:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	3301      	adds	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	791b      	ldrb	r3, [r3, #4]
 8003840:	7bfa      	ldrb	r2, [r7, #15]
 8003842:	429a      	cmp	r2, r3
 8003844:	d3b5      	bcc.n	80037b2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	7c1a      	ldrb	r2, [r3, #16]
 800384e:	f88d 2000 	strb.w	r2, [sp]
 8003852:	3304      	adds	r3, #4
 8003854:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003856:	f001 ff03 	bl	8005660 <USB_DevInit>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d005      	beq.n	800386c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e00c      	b.n	8003886 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2201      	movs	r2, #1
 8003876:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f002 f8cb 	bl	8005a1a <USB_DevDisconnect>

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e267      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d075      	beq.n	800399a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ae:	4b88      	ldr	r3, [pc, #544]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b04      	cmp	r3, #4
 80038b8:	d00c      	beq.n	80038d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ba:	4b85      	ldr	r3, [pc, #532]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d112      	bne.n	80038ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038c6:	4b82      	ldr	r3, [pc, #520]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038d2:	d10b      	bne.n	80038ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d4:	4b7e      	ldr	r3, [pc, #504]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d05b      	beq.n	8003998 <HAL_RCC_OscConfig+0x108>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d157      	bne.n	8003998 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e242      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038f4:	d106      	bne.n	8003904 <HAL_RCC_OscConfig+0x74>
 80038f6:	4b76      	ldr	r3, [pc, #472]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a75      	ldr	r2, [pc, #468]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80038fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	e01d      	b.n	8003940 <HAL_RCC_OscConfig+0xb0>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800390c:	d10c      	bne.n	8003928 <HAL_RCC_OscConfig+0x98>
 800390e:	4b70      	ldr	r3, [pc, #448]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a6f      	ldr	r2, [pc, #444]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003914:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003918:	6013      	str	r3, [r2, #0]
 800391a:	4b6d      	ldr	r3, [pc, #436]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a6c      	ldr	r2, [pc, #432]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	e00b      	b.n	8003940 <HAL_RCC_OscConfig+0xb0>
 8003928:	4b69      	ldr	r3, [pc, #420]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a68      	ldr	r2, [pc, #416]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 800392e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	4b66      	ldr	r3, [pc, #408]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a65      	ldr	r2, [pc, #404]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 800393a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800393e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d013      	beq.n	8003970 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003948:	f7fd ff28 	bl	800179c <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003950:	f7fd ff24 	bl	800179c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b64      	cmp	r3, #100	@ 0x64
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e207      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003962:	4b5b      	ldr	r3, [pc, #364]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d0f0      	beq.n	8003950 <HAL_RCC_OscConfig+0xc0>
 800396e:	e014      	b.n	800399a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003970:	f7fd ff14 	bl	800179c <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003976:	e008      	b.n	800398a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003978:	f7fd ff10 	bl	800179c <HAL_GetTick>
 800397c:	4602      	mov	r2, r0
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	2b64      	cmp	r3, #100	@ 0x64
 8003984:	d901      	bls.n	800398a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e1f3      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800398a:	4b51      	ldr	r3, [pc, #324]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d1f0      	bne.n	8003978 <HAL_RCC_OscConfig+0xe8>
 8003996:	e000      	b.n	800399a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d063      	beq.n	8003a6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039a6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 030c 	and.w	r3, r3, #12
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00b      	beq.n	80039ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039b2:	4b47      	ldr	r3, [pc, #284]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039ba:	2b08      	cmp	r3, #8
 80039bc:	d11c      	bne.n	80039f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039be:	4b44      	ldr	r3, [pc, #272]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d116      	bne.n	80039f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ca:	4b41      	ldr	r3, [pc, #260]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_RCC_OscConfig+0x152>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d001      	beq.n	80039e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e1c7      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	00db      	lsls	r3, r3, #3
 80039f0:	4937      	ldr	r1, [pc, #220]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 80039f2:	4313      	orrs	r3, r2
 80039f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039f6:	e03a      	b.n	8003a6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d020      	beq.n	8003a42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a00:	4b34      	ldr	r3, [pc, #208]	@ (8003ad4 <HAL_RCC_OscConfig+0x244>)
 8003a02:	2201      	movs	r2, #1
 8003a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a06:	f7fd fec9 	bl	800179c <HAL_GetTick>
 8003a0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a0c:	e008      	b.n	8003a20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0e:	f7fd fec5 	bl	800179c <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e1a8      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a20:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0302 	and.w	r3, r3, #2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a2c:	4b28      	ldr	r3, [pc, #160]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	4925      	ldr	r1, [pc, #148]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	600b      	str	r3, [r1, #0]
 8003a40:	e015      	b.n	8003a6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a42:	4b24      	ldr	r3, [pc, #144]	@ (8003ad4 <HAL_RCC_OscConfig+0x244>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fd fea8 	bl	800179c <HAL_GetTick>
 8003a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a50:	f7fd fea4 	bl	800179c <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e187      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a62:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1f0      	bne.n	8003a50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d036      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d016      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a82:	4b15      	ldr	r3, [pc, #84]	@ (8003ad8 <HAL_RCC_OscConfig+0x248>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a88:	f7fd fe88 	bl	800179c <HAL_GetTick>
 8003a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a8e:	e008      	b.n	8003aa2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a90:	f7fd fe84 	bl	800179c <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d901      	bls.n	8003aa2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	e167      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d0f0      	beq.n	8003a90 <HAL_RCC_OscConfig+0x200>
 8003aae:	e01b      	b.n	8003ae8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ab0:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <HAL_RCC_OscConfig+0x248>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab6:	f7fd fe71 	bl	800179c <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003abc:	e00e      	b.n	8003adc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003abe:	f7fd fe6d 	bl	800179c <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d907      	bls.n	8003adc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e150      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	42470000 	.word	0x42470000
 8003ad8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003adc:	4b88      	ldr	r3, [pc, #544]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003ade:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1ea      	bne.n	8003abe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 8097 	beq.w	8003c24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003af6:	2300      	movs	r3, #0
 8003af8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003afa:	4b81      	ldr	r3, [pc, #516]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10f      	bne.n	8003b26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b14:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b16:	4b7a      	ldr	r3, [pc, #488]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	60bb      	str	r3, [r7, #8]
 8003b20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b22:	2301      	movs	r3, #1
 8003b24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b26:	4b77      	ldr	r3, [pc, #476]	@ (8003d04 <HAL_RCC_OscConfig+0x474>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d118      	bne.n	8003b64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b32:	4b74      	ldr	r3, [pc, #464]	@ (8003d04 <HAL_RCC_OscConfig+0x474>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4a73      	ldr	r2, [pc, #460]	@ (8003d04 <HAL_RCC_OscConfig+0x474>)
 8003b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b3e:	f7fd fe2d 	bl	800179c <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b46:	f7fd fe29 	bl	800179c <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e10c      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b58:	4b6a      	ldr	r3, [pc, #424]	@ (8003d04 <HAL_RCC_OscConfig+0x474>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d106      	bne.n	8003b7a <HAL_RCC_OscConfig+0x2ea>
 8003b6c:	4b64      	ldr	r3, [pc, #400]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b70:	4a63      	ldr	r2, [pc, #396]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b72:	f043 0301 	orr.w	r3, r3, #1
 8003b76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b78:	e01c      	b.n	8003bb4 <HAL_RCC_OscConfig+0x324>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	d10c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x30c>
 8003b82:	4b5f      	ldr	r3, [pc, #380]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b86:	4a5e      	ldr	r2, [pc, #376]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b88:	f043 0304 	orr.w	r3, r3, #4
 8003b8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b8e:	4b5c      	ldr	r3, [pc, #368]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b92:	4a5b      	ldr	r2, [pc, #364]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b9a:	e00b      	b.n	8003bb4 <HAL_RCC_OscConfig+0x324>
 8003b9c:	4b58      	ldr	r3, [pc, #352]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba0:	4a57      	ldr	r2, [pc, #348]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003ba2:	f023 0301 	bic.w	r3, r3, #1
 8003ba6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba8:	4b55      	ldr	r3, [pc, #340]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bac:	4a54      	ldr	r2, [pc, #336]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003bae:	f023 0304 	bic.w	r3, r3, #4
 8003bb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d015      	beq.n	8003be8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bbc:	f7fd fdee 	bl	800179c <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc2:	e00a      	b.n	8003bda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc4:	f7fd fdea 	bl	800179c <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e0cb      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bda:	4b49      	ldr	r3, [pc, #292]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0ee      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x334>
 8003be6:	e014      	b.n	8003c12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003be8:	f7fd fdd8 	bl	800179c <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf0:	f7fd fdd4 	bl	800179c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e0b5      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c06:	4b3e      	ldr	r3, [pc, #248]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1ee      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c12:	7dfb      	ldrb	r3, [r7, #23]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d105      	bne.n	8003c24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c18:	4b39      	ldr	r3, [pc, #228]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1c:	4a38      	ldr	r2, [pc, #224]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	f000 80a1 	beq.w	8003d70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c2e:	4b34      	ldr	r3, [pc, #208]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 030c 	and.w	r3, r3, #12
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d05c      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d141      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c42:	4b31      	ldr	r3, [pc, #196]	@ (8003d08 <HAL_RCC_OscConfig+0x478>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fd fda8 	bl	800179c <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c50:	f7fd fda4 	bl	800179c <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e087      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c62:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69da      	ldr	r2, [r3, #28]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	019b      	lsls	r3, r3, #6
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c84:	085b      	lsrs	r3, r3, #1
 8003c86:	3b01      	subs	r3, #1
 8003c88:	041b      	lsls	r3, r3, #16
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	061b      	lsls	r3, r3, #24
 8003c92:	491b      	ldr	r1, [pc, #108]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003c94:	4313      	orrs	r3, r2
 8003c96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c98:	4b1b      	ldr	r3, [pc, #108]	@ (8003d08 <HAL_RCC_OscConfig+0x478>)
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9e:	f7fd fd7d 	bl	800179c <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca6:	f7fd fd79 	bl	800179c <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e05c      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0f0      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x416>
 8003cc4:	e054      	b.n	8003d70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cc6:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <HAL_RCC_OscConfig+0x478>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ccc:	f7fd fd66 	bl	800179c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cd4:	f7fd fd62 	bl	800179c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e045      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ce6:	4b06      	ldr	r3, [pc, #24]	@ (8003d00 <HAL_RCC_OscConfig+0x470>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x444>
 8003cf2:	e03d      	b.n	8003d70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d107      	bne.n	8003d0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e038      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
 8003d00:	40023800 	.word	0x40023800
 8003d04:	40007000 	.word	0x40007000
 8003d08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003d7c <HAL_RCC_OscConfig+0x4ec>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d028      	beq.n	8003d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d121      	bne.n	8003d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d11a      	bne.n	8003d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d111      	bne.n	8003d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d52:	085b      	lsrs	r3, r3, #1
 8003d54:	3b01      	subs	r3, #1
 8003d56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d107      	bne.n	8003d6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d001      	beq.n	8003d70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e000      	b.n	8003d72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3718      	adds	r7, #24
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	40023800 	.word	0x40023800

08003d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d101      	bne.n	8003d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0cc      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d94:	4b68      	ldr	r3, [pc, #416]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d90c      	bls.n	8003dbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003da2:	4b65      	ldr	r3, [pc, #404]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003daa:	4b63      	ldr	r3, [pc, #396]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0b8      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d020      	beq.n	8003e0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dd4:	4b59      	ldr	r3, [pc, #356]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4a58      	ldr	r2, [pc, #352]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dec:	4b53      	ldr	r3, [pc, #332]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	4a52      	ldr	r2, [pc, #328]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003df2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003df6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df8:	4b50      	ldr	r3, [pc, #320]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	494d      	ldr	r1, [pc, #308]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d044      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d107      	bne.n	8003e2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e1e:	4b47      	ldr	r3, [pc, #284]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d119      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e07f      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d003      	beq.n	8003e3e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e3a:	2b03      	cmp	r3, #3
 8003e3c:	d107      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d109      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e06f      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e067      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e5e:	4b37      	ldr	r3, [pc, #220]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f023 0203 	bic.w	r2, r3, #3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	4934      	ldr	r1, [pc, #208]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e70:	f7fd fc94 	bl	800179c <HAL_GetTick>
 8003e74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e76:	e00a      	b.n	8003e8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e78:	f7fd fc90 	bl	800179c <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e04f      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 020c 	and.w	r2, r3, #12
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d1eb      	bne.n	8003e78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea0:	4b25      	ldr	r3, [pc, #148]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 030f 	and.w	r3, r3, #15
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d20c      	bcs.n	8003ec8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eae:	4b22      	ldr	r3, [pc, #136]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb6:	4b20      	ldr	r3, [pc, #128]	@ (8003f38 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e032      	b.n	8003f2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d008      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ed4:	4b19      	ldr	r3, [pc, #100]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	4916      	ldr	r1, [pc, #88]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d009      	beq.n	8003f06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ef2:	4b12      	ldr	r3, [pc, #72]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	00db      	lsls	r3, r3, #3
 8003f00:	490e      	ldr	r1, [pc, #56]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f06:	f000 f821 	bl	8003f4c <HAL_RCC_GetSysClockFreq>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	091b      	lsrs	r3, r3, #4
 8003f12:	f003 030f 	and.w	r3, r3, #15
 8003f16:	490a      	ldr	r1, [pc, #40]	@ (8003f40 <HAL_RCC_ClockConfig+0x1c0>)
 8003f18:	5ccb      	ldrb	r3, [r1, r3]
 8003f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003f1e:	4a09      	ldr	r2, [pc, #36]	@ (8003f44 <HAL_RCC_ClockConfig+0x1c4>)
 8003f20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f22:	4b09      	ldr	r3, [pc, #36]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7fd fbf4 	bl	8001714 <HAL_InitTick>

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	40023c00 	.word	0x40023c00
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	080064b0 	.word	0x080064b0
 8003f44:	20000058 	.word	0x20000058
 8003f48:	2000005c 	.word	0x2000005c

08003f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f50:	b094      	sub	sp, #80	@ 0x50
 8003f52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f64:	4b79      	ldr	r3, [pc, #484]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 030c 	and.w	r3, r3, #12
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d00d      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x40>
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	f200 80e1 	bhi.w	8004138 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d002      	beq.n	8003f80 <HAL_RCC_GetSysClockFreq+0x34>
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d003      	beq.n	8003f86 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f7e:	e0db      	b.n	8004138 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f80:	4b73      	ldr	r3, [pc, #460]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f82:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f84:	e0db      	b.n	800413e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f86:	4b73      	ldr	r3, [pc, #460]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f8a:	e0d8      	b.n	800413e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f8c:	4b6f      	ldr	r3, [pc, #444]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f94:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f96:	4b6d      	ldr	r3, [pc, #436]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d063      	beq.n	800406a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fa2:	4b6a      	ldr	r3, [pc, #424]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	099b      	lsrs	r3, r3, #6
 8003fa8:	2200      	movs	r2, #0
 8003faa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fac:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb4:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fbe:	4622      	mov	r2, r4
 8003fc0:	462b      	mov	r3, r5
 8003fc2:	f04f 0000 	mov.w	r0, #0
 8003fc6:	f04f 0100 	mov.w	r1, #0
 8003fca:	0159      	lsls	r1, r3, #5
 8003fcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fd0:	0150      	lsls	r0, r2, #5
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4621      	mov	r1, r4
 8003fd8:	1a51      	subs	r1, r2, r1
 8003fda:	6139      	str	r1, [r7, #16]
 8003fdc:	4629      	mov	r1, r5
 8003fde:	eb63 0301 	sbc.w	r3, r3, r1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	f04f 0300 	mov.w	r3, #0
 8003fec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ff0:	4659      	mov	r1, fp
 8003ff2:	018b      	lsls	r3, r1, #6
 8003ff4:	4651      	mov	r1, sl
 8003ff6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ffa:	4651      	mov	r1, sl
 8003ffc:	018a      	lsls	r2, r1, #6
 8003ffe:	4651      	mov	r1, sl
 8004000:	ebb2 0801 	subs.w	r8, r2, r1
 8004004:	4659      	mov	r1, fp
 8004006:	eb63 0901 	sbc.w	r9, r3, r1
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	f04f 0300 	mov.w	r3, #0
 8004012:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004016:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800401a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800401e:	4690      	mov	r8, r2
 8004020:	4699      	mov	r9, r3
 8004022:	4623      	mov	r3, r4
 8004024:	eb18 0303 	adds.w	r3, r8, r3
 8004028:	60bb      	str	r3, [r7, #8]
 800402a:	462b      	mov	r3, r5
 800402c:	eb49 0303 	adc.w	r3, r9, r3
 8004030:	60fb      	str	r3, [r7, #12]
 8004032:	f04f 0200 	mov.w	r2, #0
 8004036:	f04f 0300 	mov.w	r3, #0
 800403a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800403e:	4629      	mov	r1, r5
 8004040:	024b      	lsls	r3, r1, #9
 8004042:	4621      	mov	r1, r4
 8004044:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004048:	4621      	mov	r1, r4
 800404a:	024a      	lsls	r2, r1, #9
 800404c:	4610      	mov	r0, r2
 800404e:	4619      	mov	r1, r3
 8004050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004052:	2200      	movs	r2, #0
 8004054:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004056:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004058:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800405c:	f7fc f920 	bl	80002a0 <__aeabi_uldivmod>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4613      	mov	r3, r2
 8004066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004068:	e058      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406a:	4b38      	ldr	r3, [pc, #224]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	099b      	lsrs	r3, r3, #6
 8004070:	2200      	movs	r2, #0
 8004072:	4618      	mov	r0, r3
 8004074:	4611      	mov	r1, r2
 8004076:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800407a:	623b      	str	r3, [r7, #32]
 800407c:	2300      	movs	r3, #0
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004080:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004084:	4642      	mov	r2, r8
 8004086:	464b      	mov	r3, r9
 8004088:	f04f 0000 	mov.w	r0, #0
 800408c:	f04f 0100 	mov.w	r1, #0
 8004090:	0159      	lsls	r1, r3, #5
 8004092:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004096:	0150      	lsls	r0, r2, #5
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4641      	mov	r1, r8
 800409e:	ebb2 0a01 	subs.w	sl, r2, r1
 80040a2:	4649      	mov	r1, r9
 80040a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80040a8:	f04f 0200 	mov.w	r2, #0
 80040ac:	f04f 0300 	mov.w	r3, #0
 80040b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040bc:	ebb2 040a 	subs.w	r4, r2, sl
 80040c0:	eb63 050b 	sbc.w	r5, r3, fp
 80040c4:	f04f 0200 	mov.w	r2, #0
 80040c8:	f04f 0300 	mov.w	r3, #0
 80040cc:	00eb      	lsls	r3, r5, #3
 80040ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040d2:	00e2      	lsls	r2, r4, #3
 80040d4:	4614      	mov	r4, r2
 80040d6:	461d      	mov	r5, r3
 80040d8:	4643      	mov	r3, r8
 80040da:	18e3      	adds	r3, r4, r3
 80040dc:	603b      	str	r3, [r7, #0]
 80040de:	464b      	mov	r3, r9
 80040e0:	eb45 0303 	adc.w	r3, r5, r3
 80040e4:	607b      	str	r3, [r7, #4]
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	f04f 0300 	mov.w	r3, #0
 80040ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040f2:	4629      	mov	r1, r5
 80040f4:	028b      	lsls	r3, r1, #10
 80040f6:	4621      	mov	r1, r4
 80040f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040fc:	4621      	mov	r1, r4
 80040fe:	028a      	lsls	r2, r1, #10
 8004100:	4610      	mov	r0, r2
 8004102:	4619      	mov	r1, r3
 8004104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004106:	2200      	movs	r2, #0
 8004108:	61bb      	str	r3, [r7, #24]
 800410a:	61fa      	str	r2, [r7, #28]
 800410c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004110:	f7fc f8c6 	bl	80002a0 <__aeabi_uldivmod>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4613      	mov	r3, r2
 800411a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800411c:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_RCC_GetSysClockFreq+0x200>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	0c1b      	lsrs	r3, r3, #16
 8004122:	f003 0303 	and.w	r3, r3, #3
 8004126:	3301      	adds	r3, #1
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800412c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800412e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004130:	fbb2 f3f3 	udiv	r3, r2, r3
 8004134:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004136:	e002      	b.n	800413e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004138:	4b05      	ldr	r3, [pc, #20]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x204>)
 800413a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800413c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800413e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004140:	4618      	mov	r0, r3
 8004142:	3750      	adds	r7, #80	@ 0x50
 8004144:	46bd      	mov	sp, r7
 8004146:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800414a:	bf00      	nop
 800414c:	40023800 	.word	0x40023800
 8004150:	00f42400 	.word	0x00f42400
 8004154:	007a1200 	.word	0x007a1200

08004158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800415c:	4b03      	ldr	r3, [pc, #12]	@ (800416c <HAL_RCC_GetHCLKFreq+0x14>)
 800415e:	681b      	ldr	r3, [r3, #0]
}
 8004160:	4618      	mov	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	20000058 	.word	0x20000058

08004170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004174:	f7ff fff0 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 8004178:	4602      	mov	r2, r0
 800417a:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <HAL_RCC_GetPCLK1Freq+0x20>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	0a9b      	lsrs	r3, r3, #10
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	4903      	ldr	r1, [pc, #12]	@ (8004194 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004186:	5ccb      	ldrb	r3, [r1, r3]
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40023800 	.word	0x40023800
 8004194:	080064c0 	.word	0x080064c0

08004198 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800419c:	f7ff ffdc 	bl	8004158 <HAL_RCC_GetHCLKFreq>
 80041a0:	4602      	mov	r2, r0
 80041a2:	4b05      	ldr	r3, [pc, #20]	@ (80041b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	0b5b      	lsrs	r3, r3, #13
 80041a8:	f003 0307 	and.w	r3, r3, #7
 80041ac:	4903      	ldr	r1, [pc, #12]	@ (80041bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ae:	5ccb      	ldrb	r3, [r1, r3]
 80041b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40023800 	.word	0x40023800
 80041bc:	080064c0 	.word	0x080064c0

080041c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10b      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d105      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d075      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80041f4:	4b91      	ldr	r3, [pc, #580]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041fa:	f7fd facf 	bl	800179c <HAL_GetTick>
 80041fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004202:	f7fd facb 	bl	800179c <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e189      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004214:	4b8a      	ldr	r3, [pc, #552]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d1f0      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	d009      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	019a      	lsls	r2, r3, #6
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	071b      	lsls	r3, r3, #28
 8004238:	4981      	ldr	r1, [pc, #516]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800423a:	4313      	orrs	r3, r2
 800423c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	2b00      	cmp	r3, #0
 800424a:	d01f      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800424c:	4b7c      	ldr	r3, [pc, #496]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800424e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004252:	0f1b      	lsrs	r3, r3, #28
 8004254:	f003 0307 	and.w	r3, r3, #7
 8004258:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	019a      	lsls	r2, r3, #6
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	061b      	lsls	r3, r3, #24
 8004266:	431a      	orrs	r2, r3
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	071b      	lsls	r3, r3, #28
 800426c:	4974      	ldr	r1, [pc, #464]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800426e:	4313      	orrs	r3, r2
 8004270:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004274:	4b72      	ldr	r3, [pc, #456]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004276:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800427a:	f023 021f 	bic.w	r2, r3, #31
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	3b01      	subs	r3, #1
 8004284:	496e      	ldr	r1, [pc, #440]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00d      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	019a      	lsls	r2, r3, #6
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	061b      	lsls	r3, r3, #24
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	071b      	lsls	r3, r3, #28
 80042ac:	4964      	ldr	r1, [pc, #400]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042b4:	4b61      	ldr	r3, [pc, #388]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80042b6:	2201      	movs	r2, #1
 80042b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042ba:	f7fd fa6f 	bl	800179c <HAL_GetTick>
 80042be:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042c0:	e008      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80042c2:	f7fd fa6b 	bl	800179c <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e129      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042d4:	4b5a      	ldr	r3, [pc, #360]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d0f0      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d105      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d079      	beq.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80042f8:	4b52      	ldr	r3, [pc, #328]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042fe:	f7fd fa4d 	bl	800179c <HAL_GetTick>
 8004302:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004304:	e008      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004306:	f7fd fa49 	bl	800179c <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d901      	bls.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e107      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004318:	4b49      	ldr	r3, [pc, #292]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004320:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004324:	d0ef      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0304 	and.w	r3, r3, #4
 800432e:	2b00      	cmp	r3, #0
 8004330:	d020      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004332:	4b43      	ldr	r3, [pc, #268]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004338:	0f1b      	lsrs	r3, r3, #28
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	019a      	lsls	r2, r3, #6
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	061b      	lsls	r3, r3, #24
 800434c:	431a      	orrs	r2, r3
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	071b      	lsls	r3, r3, #28
 8004352:	493b      	ldr	r1, [pc, #236]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004354:	4313      	orrs	r3, r2
 8004356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800435a:	4b39      	ldr	r3, [pc, #228]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800435c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004360:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	3b01      	subs	r3, #1
 800436a:	021b      	lsls	r3, r3, #8
 800436c:	4934      	ldr	r1, [pc, #208]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800436e:	4313      	orrs	r3, r2
 8004370:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0308 	and.w	r3, r3, #8
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01e      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004380:	4b2f      	ldr	r3, [pc, #188]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004386:	0e1b      	lsrs	r3, r3, #24
 8004388:	f003 030f 	and.w	r3, r3, #15
 800438c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	019a      	lsls	r2, r3, #6
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	061b      	lsls	r3, r3, #24
 8004398:	431a      	orrs	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	071b      	lsls	r3, r3, #28
 80043a0:	4927      	ldr	r1, [pc, #156]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80043a8:	4b25      	ldr	r3, [pc, #148]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043ae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b6:	4922      	ldr	r1, [pc, #136]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80043be:	4b21      	ldr	r3, [pc, #132]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043c4:	f7fd f9ea 	bl	800179c <HAL_GetTick>
 80043c8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043ca:	e008      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80043cc:	f7fd f9e6 	bl	800179c <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d901      	bls.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e0a4      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043de:	4b18      	ldr	r3, [pc, #96]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043ea:	d1ef      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0320 	and.w	r3, r3, #32
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 808b 	beq.w	8004510 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043fa:	2300      	movs	r3, #0
 80043fc:	60fb      	str	r3, [r7, #12]
 80043fe:	4b10      	ldr	r3, [pc, #64]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	4a0f      	ldr	r2, [pc, #60]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004408:	6413      	str	r3, [r2, #64]	@ 0x40
 800440a:	4b0d      	ldr	r3, [pc, #52]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004412:	60fb      	str	r3, [r7, #12]
 8004414:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004416:	4b0c      	ldr	r3, [pc, #48]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a0b      	ldr	r2, [pc, #44]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800441c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004420:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004422:	f7fd f9bb 	bl	800179c <HAL_GetTick>
 8004426:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004428:	e010      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800442a:	f7fd f9b7 	bl	800179c <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d909      	bls.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e075      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800443c:	42470068 	.word	0x42470068
 8004440:	40023800 	.word	0x40023800
 8004444:	42470070 	.word	0x42470070
 8004448:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800444c:	4b38      	ldr	r3, [pc, #224]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d0e8      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004458:	4b36      	ldr	r3, [pc, #216]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800445a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004460:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d02f      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	429a      	cmp	r2, r3
 8004474:	d028      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004476:	4b2f      	ldr	r3, [pc, #188]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800447e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004480:	4b2d      	ldr	r3, [pc, #180]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004486:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800448c:	4a29      	ldr	r2, [pc, #164]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004492:	4b28      	ldr	r3, [pc, #160]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b01      	cmp	r3, #1
 800449c:	d114      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800449e:	f7fd f97d 	bl	800179c <HAL_GetTick>
 80044a2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a4:	e00a      	b.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a6:	f7fd f979 	bl	800179c <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d901      	bls.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e035      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c0:	f003 0302 	and.w	r3, r3, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d0ee      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044d4:	d10d      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80044d6:	4b17      	ldr	r3, [pc, #92]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80044e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ea:	4912      	ldr	r1, [pc, #72]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	608b      	str	r3, [r1, #8]
 80044f0:	e005      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044f2:	4b10      	ldr	r3, [pc, #64]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	4a0f      	ldr	r2, [pc, #60]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044f8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80044fc:	6093      	str	r3, [r2, #8]
 80044fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004500:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800450a:	490a      	ldr	r1, [pc, #40]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800450c:	4313      	orrs	r3, r2
 800450e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d004      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004522:	4b06      	ldr	r3, [pc, #24]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004524:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3718      	adds	r7, #24
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40007000 	.word	0x40007000
 8004534:	40023800 	.word	0x40023800
 8004538:	42470e40 	.word	0x42470e40
 800453c:	424711e0 	.word	0x424711e0

08004540 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004540:	b480      	push	{r7}
 8004542:	b087      	sub	sp, #28
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d13f      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800455e:	4b24      	ldr	r3, [pc, #144]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004566:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d006      	beq.n	800457c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004574:	d12f      	bne.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004576:	4b1f      	ldr	r3, [pc, #124]	@ (80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004578:	617b      	str	r3, [r7, #20]
          break;
 800457a:	e02f      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800457c:	4b1c      	ldr	r3, [pc, #112]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004584:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004588:	d108      	bne.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800458a:	4b19      	ldr	r3, [pc, #100]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004592:	4a19      	ldr	r2, [pc, #100]	@ (80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004594:	fbb2 f3f3 	udiv	r3, r2, r3
 8004598:	613b      	str	r3, [r7, #16]
 800459a:	e007      	b.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800459c:	4b14      	ldr	r3, [pc, #80]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045a4:	4a15      	ldr	r2, [pc, #84]	@ (80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80045a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045aa:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80045ac:	4b10      	ldr	r3, [pc, #64]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045b2:	099b      	lsrs	r3, r3, #6
 80045b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	fb02 f303 	mul.w	r3, r2, r3
 80045be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80045c0:	4b0b      	ldr	r3, [pc, #44]	@ (80045f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c6:	0f1b      	lsrs	r3, r3, #28
 80045c8:	f003 0307 	and.w	r3, r3, #7
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d2:	617b      	str	r3, [r7, #20]
          break;
 80045d4:	e002      	b.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80045d6:	2300      	movs	r3, #0
 80045d8:	617b      	str	r3, [r7, #20]
          break;
 80045da:	bf00      	nop
        }
      }
      break;
 80045dc:	e000      	b.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80045de:	bf00      	nop
    }
  }
  return frequency;
 80045e0:	697b      	ldr	r3, [r7, #20]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	371c      	adds	r7, #28
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	40023800 	.word	0x40023800
 80045f4:	00bb8000 	.word	0x00bb8000
 80045f8:	007a1200 	.word	0x007a1200
 80045fc:	00f42400 	.word	0x00f42400

08004600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e041      	b.n	8004696 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004618:	b2db      	uxtb	r3, r3
 800461a:	2b00      	cmp	r3, #0
 800461c:	d106      	bne.n	800462c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7fc fee2 	bl	80013f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3304      	adds	r3, #4
 800463c:	4619      	mov	r1, r3
 800463e:	4610      	mov	r0, r2
 8004640:	f000 f984 	bl	800494c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d001      	beq.n	80046b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e046      	b.n	8004746 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2202      	movs	r2, #2
 80046bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a23      	ldr	r2, [pc, #140]	@ (8004754 <HAL_TIM_Base_Start+0xb4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d022      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046d2:	d01d      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004758 <HAL_TIM_Base_Start+0xb8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d018      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a1e      	ldr	r2, [pc, #120]	@ (800475c <HAL_TIM_Base_Start+0xbc>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d013      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004760 <HAL_TIM_Base_Start+0xc0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d00e      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004764 <HAL_TIM_Base_Start+0xc4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d009      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a19      	ldr	r2, [pc, #100]	@ (8004768 <HAL_TIM_Base_Start+0xc8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d004      	beq.n	8004710 <HAL_TIM_Base_Start+0x70>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a18      	ldr	r2, [pc, #96]	@ (800476c <HAL_TIM_Base_Start+0xcc>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d111      	bne.n	8004734 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2b06      	cmp	r3, #6
 8004720:	d010      	beq.n	8004744 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0201 	orr.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004732:	e007      	b.n	8004744 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	40010000 	.word	0x40010000
 8004758:	40000400 	.word	0x40000400
 800475c:	40000800 	.word	0x40000800
 8004760:	40000c00 	.word	0x40000c00
 8004764:	40010400 	.word	0x40010400
 8004768:	40014000 	.word	0x40014000
 800476c:	40001800 	.word	0x40001800

08004770 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6a1a      	ldr	r2, [r3, #32]
 800477e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004782:	4013      	ands	r3, r2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d10f      	bne.n	80047a8 <HAL_TIM_Base_Stop+0x38>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6a1a      	ldr	r2, [r3, #32]
 800478e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004792:	4013      	ands	r3, r2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d107      	bne.n	80047a8 <HAL_TIM_Base_Stop+0x38>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0201 	bic.w	r2, r2, #1
 80047a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	370c      	adds	r7, #12
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b084      	sub	sp, #16
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d101      	bne.n	80047da <HAL_TIM_ConfigClockSource+0x1c>
 80047d6:	2302      	movs	r3, #2
 80047d8:	e0b4      	b.n	8004944 <HAL_TIM_ConfigClockSource+0x186>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047f8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004800:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004812:	d03e      	beq.n	8004892 <HAL_TIM_ConfigClockSource+0xd4>
 8004814:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004818:	f200 8087 	bhi.w	800492a <HAL_TIM_ConfigClockSource+0x16c>
 800481c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004820:	f000 8086 	beq.w	8004930 <HAL_TIM_ConfigClockSource+0x172>
 8004824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004828:	d87f      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 800482a:	2b70      	cmp	r3, #112	@ 0x70
 800482c:	d01a      	beq.n	8004864 <HAL_TIM_ConfigClockSource+0xa6>
 800482e:	2b70      	cmp	r3, #112	@ 0x70
 8004830:	d87b      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 8004832:	2b60      	cmp	r3, #96	@ 0x60
 8004834:	d050      	beq.n	80048d8 <HAL_TIM_ConfigClockSource+0x11a>
 8004836:	2b60      	cmp	r3, #96	@ 0x60
 8004838:	d877      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 800483a:	2b50      	cmp	r3, #80	@ 0x50
 800483c:	d03c      	beq.n	80048b8 <HAL_TIM_ConfigClockSource+0xfa>
 800483e:	2b50      	cmp	r3, #80	@ 0x50
 8004840:	d873      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 8004842:	2b40      	cmp	r3, #64	@ 0x40
 8004844:	d058      	beq.n	80048f8 <HAL_TIM_ConfigClockSource+0x13a>
 8004846:	2b40      	cmp	r3, #64	@ 0x40
 8004848:	d86f      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 800484a:	2b30      	cmp	r3, #48	@ 0x30
 800484c:	d064      	beq.n	8004918 <HAL_TIM_ConfigClockSource+0x15a>
 800484e:	2b30      	cmp	r3, #48	@ 0x30
 8004850:	d86b      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 8004852:	2b20      	cmp	r3, #32
 8004854:	d060      	beq.n	8004918 <HAL_TIM_ConfigClockSource+0x15a>
 8004856:	2b20      	cmp	r3, #32
 8004858:	d867      	bhi.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d05c      	beq.n	8004918 <HAL_TIM_ConfigClockSource+0x15a>
 800485e:	2b10      	cmp	r3, #16
 8004860:	d05a      	beq.n	8004918 <HAL_TIM_ConfigClockSource+0x15a>
 8004862:	e062      	b.n	800492a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004874:	f000 f98a 	bl	8004b8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004886:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	609a      	str	r2, [r3, #8]
      break;
 8004890:	e04f      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048a2:	f000 f973 	bl	8004b8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689a      	ldr	r2, [r3, #8]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048b4:	609a      	str	r2, [r3, #8]
      break;
 80048b6:	e03c      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c4:	461a      	mov	r2, r3
 80048c6:	f000 f8e7 	bl	8004a98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2150      	movs	r1, #80	@ 0x50
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 f940 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 80048d6:	e02c      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048e4:	461a      	mov	r2, r3
 80048e6:	f000 f906 	bl	8004af6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2160      	movs	r1, #96	@ 0x60
 80048f0:	4618      	mov	r0, r3
 80048f2:	f000 f930 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 80048f6:	e01c      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004904:	461a      	mov	r2, r3
 8004906:	f000 f8c7 	bl	8004a98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2140      	movs	r1, #64	@ 0x40
 8004910:	4618      	mov	r0, r3
 8004912:	f000 f920 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 8004916:	e00c      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4619      	mov	r1, r3
 8004922:	4610      	mov	r0, r2
 8004924:	f000 f917 	bl	8004b56 <TIM_ITRx_SetConfig>
      break;
 8004928:	e003      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	73fb      	strb	r3, [r7, #15]
      break;
 800492e:	e000      	b.n	8004932 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004930:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004942:	7bfb      	ldrb	r3, [r7, #15]
}
 8004944:	4618      	mov	r0, r3
 8004946:	3710      	adds	r7, #16
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800494c:	b480      	push	{r7}
 800494e:	b085      	sub	sp, #20
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a43      	ldr	r2, [pc, #268]	@ (8004a6c <TIM_Base_SetConfig+0x120>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d013      	beq.n	800498c <TIM_Base_SetConfig+0x40>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496a:	d00f      	beq.n	800498c <TIM_Base_SetConfig+0x40>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a40      	ldr	r2, [pc, #256]	@ (8004a70 <TIM_Base_SetConfig+0x124>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d00b      	beq.n	800498c <TIM_Base_SetConfig+0x40>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a3f      	ldr	r2, [pc, #252]	@ (8004a74 <TIM_Base_SetConfig+0x128>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d007      	beq.n	800498c <TIM_Base_SetConfig+0x40>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a78 <TIM_Base_SetConfig+0x12c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d003      	beq.n	800498c <TIM_Base_SetConfig+0x40>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a3d      	ldr	r2, [pc, #244]	@ (8004a7c <TIM_Base_SetConfig+0x130>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d108      	bne.n	800499e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a32      	ldr	r2, [pc, #200]	@ (8004a6c <TIM_Base_SetConfig+0x120>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d02b      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ac:	d027      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004a70 <TIM_Base_SetConfig+0x124>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d023      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a2e      	ldr	r2, [pc, #184]	@ (8004a74 <TIM_Base_SetConfig+0x128>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d01f      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a78 <TIM_Base_SetConfig+0x12c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d01b      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a2c      	ldr	r2, [pc, #176]	@ (8004a7c <TIM_Base_SetConfig+0x130>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d017      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a2b      	ldr	r2, [pc, #172]	@ (8004a80 <TIM_Base_SetConfig+0x134>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d013      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a2a      	ldr	r2, [pc, #168]	@ (8004a84 <TIM_Base_SetConfig+0x138>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d00f      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a29      	ldr	r2, [pc, #164]	@ (8004a88 <TIM_Base_SetConfig+0x13c>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00b      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a28      	ldr	r2, [pc, #160]	@ (8004a8c <TIM_Base_SetConfig+0x140>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d007      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a27      	ldr	r2, [pc, #156]	@ (8004a90 <TIM_Base_SetConfig+0x144>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a26      	ldr	r2, [pc, #152]	@ (8004a94 <TIM_Base_SetConfig+0x148>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d108      	bne.n	8004a10 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a0e      	ldr	r2, [pc, #56]	@ (8004a6c <TIM_Base_SetConfig+0x120>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d003      	beq.n	8004a3e <TIM_Base_SetConfig+0xf2>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a10      	ldr	r2, [pc, #64]	@ (8004a7c <TIM_Base_SetConfig+0x130>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d103      	bne.n	8004a46 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	691a      	ldr	r2, [r3, #16]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f043 0204 	orr.w	r2, r3, #4
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	601a      	str	r2, [r3, #0]
}
 8004a5e:	bf00      	nop
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	40010000 	.word	0x40010000
 8004a70:	40000400 	.word	0x40000400
 8004a74:	40000800 	.word	0x40000800
 8004a78:	40000c00 	.word	0x40000c00
 8004a7c:	40010400 	.word	0x40010400
 8004a80:	40014000 	.word	0x40014000
 8004a84:	40014400 	.word	0x40014400
 8004a88:	40014800 	.word	0x40014800
 8004a8c:	40001800 	.word	0x40001800
 8004a90:	40001c00 	.word	0x40001c00
 8004a94:	40002000 	.word	0x40002000

08004a98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	f023 0201 	bic.w	r2, r3, #1
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ac2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 030a 	bic.w	r3, r3, #10
 8004ad4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	693a      	ldr	r2, [r7, #16]
 8004ae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	621a      	str	r2, [r3, #32]
}
 8004aea:	bf00      	nop
 8004aec:	371c      	adds	r7, #28
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b087      	sub	sp, #28
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	60f8      	str	r0, [r7, #12]
 8004afe:	60b9      	str	r1, [r7, #8]
 8004b00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6a1b      	ldr	r3, [r3, #32]
 8004b06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	f023 0210 	bic.w	r2, r3, #16
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	031b      	lsls	r3, r3, #12
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	621a      	str	r2, [r3, #32]
}
 8004b4a:	bf00      	nop
 8004b4c:	371c      	adds	r7, #28
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b085      	sub	sp, #20
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f043 0307 	orr.w	r3, r3, #7
 8004b78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	609a      	str	r2, [r3, #8]
}
 8004b80:	bf00      	nop
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ba6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	021a      	lsls	r2, r3, #8
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	697a      	ldr	r2, [r7, #20]
 8004bbe:	609a      	str	r2, [r3, #8]
}
 8004bc0:	bf00      	nop
 8004bc2:	371c      	adds	r7, #28
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d101      	bne.n	8004be4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004be0:	2302      	movs	r3, #2
 8004be2:	e05a      	b.n	8004c9a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a21      	ldr	r2, [pc, #132]	@ (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d022      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c30:	d01d      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a1d      	ldr	r2, [pc, #116]	@ (8004cac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d018      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a1b      	ldr	r2, [pc, #108]	@ (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d013      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d00e      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a18      	ldr	r2, [pc, #96]	@ (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d009      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a17      	ldr	r2, [pc, #92]	@ (8004cbc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d004      	beq.n	8004c6e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a15      	ldr	r2, [pc, #84]	@ (8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d10c      	bne.n	8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	40010000 	.word	0x40010000
 8004cac:	40000400 	.word	0x40000400
 8004cb0:	40000800 	.word	0x40000800
 8004cb4:	40000c00 	.word	0x40000c00
 8004cb8:	40010400 	.word	0x40010400
 8004cbc:	40014000 	.word	0x40014000
 8004cc0:	40001800 	.word	0x40001800

08004cc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e042      	b.n	8004d5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d106      	bne.n	8004cf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fc fba2 	bl	8001434 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2224      	movs	r2, #36	@ 0x24
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 f973 	bl	8004ff4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	695a      	ldr	r2, [r3, #20]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2220      	movs	r2, #32
 8004d50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d5a:	2300      	movs	r3, #0
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08a      	sub	sp, #40	@ 0x28
 8004d68:	af02      	add	r7, sp, #8
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	603b      	str	r3, [r7, #0]
 8004d70:	4613      	mov	r3, r2
 8004d72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d7e:	b2db      	uxtb	r3, r3
 8004d80:	2b20      	cmp	r3, #32
 8004d82:	d175      	bne.n	8004e70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <HAL_UART_Transmit+0x2c>
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d101      	bne.n	8004d94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e06e      	b.n	8004e72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2221      	movs	r2, #33	@ 0x21
 8004d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004da2:	f7fc fcfb 	bl	800179c <HAL_GetTick>
 8004da6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	88fa      	ldrh	r2, [r7, #6]
 8004dac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	88fa      	ldrh	r2, [r7, #6]
 8004db2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dbc:	d108      	bne.n	8004dd0 <HAL_UART_Transmit+0x6c>
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d104      	bne.n	8004dd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	61bb      	str	r3, [r7, #24]
 8004dce:	e003      	b.n	8004dd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dd8:	e02e      	b.n	8004e38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	2200      	movs	r2, #0
 8004de2:	2180      	movs	r1, #128	@ 0x80
 8004de4:	68f8      	ldr	r0, [r7, #12]
 8004de6:	f000 f848 	bl	8004e7a <UART_WaitOnFlagUntilTimeout>
 8004dea:	4603      	mov	r3, r0
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e03a      	b.n	8004e72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d10b      	bne.n	8004e1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	461a      	mov	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	3302      	adds	r3, #2
 8004e16:	61bb      	str	r3, [r7, #24]
 8004e18:	e007      	b.n	8004e2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	781a      	ldrb	r2, [r3, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	3301      	adds	r3, #1
 8004e28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1cb      	bne.n	8004dda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	2140      	movs	r1, #64	@ 0x40
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 f814 	bl	8004e7a <UART_WaitOnFlagUntilTimeout>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d005      	beq.n	8004e64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e006      	b.n	8004e72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2220      	movs	r2, #32
 8004e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e000      	b.n	8004e72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e70:	2302      	movs	r3, #2
  }
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3720      	adds	r7, #32
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b086      	sub	sp, #24
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	60f8      	str	r0, [r7, #12]
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	603b      	str	r3, [r7, #0]
 8004e86:	4613      	mov	r3, r2
 8004e88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e8a:	e03b      	b.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e92:	d037      	beq.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e94:	f7fc fc82 	bl	800179c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	6a3a      	ldr	r2, [r7, #32]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d302      	bcc.n	8004eaa <UART_WaitOnFlagUntilTimeout+0x30>
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e03a      	b.n	8004f24 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d023      	beq.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2b80      	cmp	r3, #128	@ 0x80
 8004ec0:	d020      	beq.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b40      	cmp	r3, #64	@ 0x40
 8004ec6:	d01d      	beq.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d116      	bne.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	617b      	str	r3, [r7, #20]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	617b      	str	r3, [r7, #20]
 8004eea:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f81d 	bl	8004f2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2208      	movs	r2, #8
 8004ef6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e00f      	b.n	8004f24 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	bf0c      	ite	eq
 8004f14:	2301      	moveq	r3, #1
 8004f16:	2300      	movne	r3, #0
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	79fb      	ldrb	r3, [r7, #7]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d0b4      	beq.n	8004e8c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b095      	sub	sp, #84	@ 0x54
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	330c      	adds	r3, #12
 8004f3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	330c      	adds	r3, #12
 8004f52:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f54:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e5      	bne.n	8004f34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3314      	adds	r3, #20
 8004f6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f70:	6a3b      	ldr	r3, [r7, #32]
 8004f72:	e853 3f00 	ldrex	r3, [r3]
 8004f76:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f023 0301 	bic.w	r3, r3, #1
 8004f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3314      	adds	r3, #20
 8004f86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1e5      	bne.n	8004f68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d119      	bne.n	8004fd8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	e853 3f00 	ldrex	r3, [r3]
 8004fb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f023 0310 	bic.w	r3, r3, #16
 8004fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	330c      	adds	r3, #12
 8004fc2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fc4:	61ba      	str	r2, [r7, #24]
 8004fc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc8:	6979      	ldr	r1, [r7, #20]
 8004fca:	69ba      	ldr	r2, [r7, #24]
 8004fcc:	e841 2300 	strex	r3, r2, [r1]
 8004fd0:	613b      	str	r3, [r7, #16]
   return(result);
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1e5      	bne.n	8004fa4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fe6:	bf00      	nop
 8004fe8:	3754      	adds	r7, #84	@ 0x54
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
	...

08004ff4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ff8:	b0c0      	sub	sp, #256	@ 0x100
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800500c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005010:	68d9      	ldr	r1, [r3, #12]
 8005012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	ea40 0301 	orr.w	r3, r0, r1
 800501c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800501e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	431a      	orrs	r2, r3
 800502c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	431a      	orrs	r2, r3
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	4313      	orrs	r3, r2
 800503c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800504c:	f021 010c 	bic.w	r1, r1, #12
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800505a:	430b      	orrs	r3, r1
 800505c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800505e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800506a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800506e:	6999      	ldr	r1, [r3, #24]
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	ea40 0301 	orr.w	r3, r0, r1
 800507a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800507c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	4b8f      	ldr	r3, [pc, #572]	@ (80052c0 <UART_SetConfig+0x2cc>)
 8005084:	429a      	cmp	r2, r3
 8005086:	d005      	beq.n	8005094 <UART_SetConfig+0xa0>
 8005088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b8d      	ldr	r3, [pc, #564]	@ (80052c4 <UART_SetConfig+0x2d0>)
 8005090:	429a      	cmp	r2, r3
 8005092:	d104      	bne.n	800509e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005094:	f7ff f880 	bl	8004198 <HAL_RCC_GetPCLK2Freq>
 8005098:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800509c:	e003      	b.n	80050a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800509e:	f7ff f867 	bl	8004170 <HAL_RCC_GetPCLK1Freq>
 80050a2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050b0:	f040 810c 	bne.w	80052cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050b8:	2200      	movs	r2, #0
 80050ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050be:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050c6:	4622      	mov	r2, r4
 80050c8:	462b      	mov	r3, r5
 80050ca:	1891      	adds	r1, r2, r2
 80050cc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050ce:	415b      	adcs	r3, r3
 80050d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050d6:	4621      	mov	r1, r4
 80050d8:	eb12 0801 	adds.w	r8, r2, r1
 80050dc:	4629      	mov	r1, r5
 80050de:	eb43 0901 	adc.w	r9, r3, r1
 80050e2:	f04f 0200 	mov.w	r2, #0
 80050e6:	f04f 0300 	mov.w	r3, #0
 80050ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050f6:	4690      	mov	r8, r2
 80050f8:	4699      	mov	r9, r3
 80050fa:	4623      	mov	r3, r4
 80050fc:	eb18 0303 	adds.w	r3, r8, r3
 8005100:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005104:	462b      	mov	r3, r5
 8005106:	eb49 0303 	adc.w	r3, r9, r3
 800510a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800510e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800511a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800511e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005122:	460b      	mov	r3, r1
 8005124:	18db      	adds	r3, r3, r3
 8005126:	653b      	str	r3, [r7, #80]	@ 0x50
 8005128:	4613      	mov	r3, r2
 800512a:	eb42 0303 	adc.w	r3, r2, r3
 800512e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005130:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005134:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005138:	f7fb f8b2 	bl	80002a0 <__aeabi_uldivmod>
 800513c:	4602      	mov	r2, r0
 800513e:	460b      	mov	r3, r1
 8005140:	4b61      	ldr	r3, [pc, #388]	@ (80052c8 <UART_SetConfig+0x2d4>)
 8005142:	fba3 2302 	umull	r2, r3, r3, r2
 8005146:	095b      	lsrs	r3, r3, #5
 8005148:	011c      	lsls	r4, r3, #4
 800514a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800514e:	2200      	movs	r2, #0
 8005150:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005154:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005158:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800515c:	4642      	mov	r2, r8
 800515e:	464b      	mov	r3, r9
 8005160:	1891      	adds	r1, r2, r2
 8005162:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005164:	415b      	adcs	r3, r3
 8005166:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005168:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800516c:	4641      	mov	r1, r8
 800516e:	eb12 0a01 	adds.w	sl, r2, r1
 8005172:	4649      	mov	r1, r9
 8005174:	eb43 0b01 	adc.w	fp, r3, r1
 8005178:	f04f 0200 	mov.w	r2, #0
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005184:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005188:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800518c:	4692      	mov	sl, r2
 800518e:	469b      	mov	fp, r3
 8005190:	4643      	mov	r3, r8
 8005192:	eb1a 0303 	adds.w	r3, sl, r3
 8005196:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800519a:	464b      	mov	r3, r9
 800519c:	eb4b 0303 	adc.w	r3, fp, r3
 80051a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80051b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80051b8:	460b      	mov	r3, r1
 80051ba:	18db      	adds	r3, r3, r3
 80051bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80051be:	4613      	mov	r3, r2
 80051c0:	eb42 0303 	adc.w	r3, r2, r3
 80051c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051ce:	f7fb f867 	bl	80002a0 <__aeabi_uldivmod>
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	4611      	mov	r1, r2
 80051d8:	4b3b      	ldr	r3, [pc, #236]	@ (80052c8 <UART_SetConfig+0x2d4>)
 80051da:	fba3 2301 	umull	r2, r3, r3, r1
 80051de:	095b      	lsrs	r3, r3, #5
 80051e0:	2264      	movs	r2, #100	@ 0x64
 80051e2:	fb02 f303 	mul.w	r3, r2, r3
 80051e6:	1acb      	subs	r3, r1, r3
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051ee:	4b36      	ldr	r3, [pc, #216]	@ (80052c8 <UART_SetConfig+0x2d4>)
 80051f0:	fba3 2302 	umull	r2, r3, r3, r2
 80051f4:	095b      	lsrs	r3, r3, #5
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80051fc:	441c      	add	r4, r3
 80051fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005202:	2200      	movs	r2, #0
 8005204:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005208:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800520c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005210:	4642      	mov	r2, r8
 8005212:	464b      	mov	r3, r9
 8005214:	1891      	adds	r1, r2, r2
 8005216:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005218:	415b      	adcs	r3, r3
 800521a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800521c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005220:	4641      	mov	r1, r8
 8005222:	1851      	adds	r1, r2, r1
 8005224:	6339      	str	r1, [r7, #48]	@ 0x30
 8005226:	4649      	mov	r1, r9
 8005228:	414b      	adcs	r3, r1
 800522a:	637b      	str	r3, [r7, #52]	@ 0x34
 800522c:	f04f 0200 	mov.w	r2, #0
 8005230:	f04f 0300 	mov.w	r3, #0
 8005234:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005238:	4659      	mov	r1, fp
 800523a:	00cb      	lsls	r3, r1, #3
 800523c:	4651      	mov	r1, sl
 800523e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005242:	4651      	mov	r1, sl
 8005244:	00ca      	lsls	r2, r1, #3
 8005246:	4610      	mov	r0, r2
 8005248:	4619      	mov	r1, r3
 800524a:	4603      	mov	r3, r0
 800524c:	4642      	mov	r2, r8
 800524e:	189b      	adds	r3, r3, r2
 8005250:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005254:	464b      	mov	r3, r9
 8005256:	460a      	mov	r2, r1
 8005258:	eb42 0303 	adc.w	r3, r2, r3
 800525c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800526c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005270:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005274:	460b      	mov	r3, r1
 8005276:	18db      	adds	r3, r3, r3
 8005278:	62bb      	str	r3, [r7, #40]	@ 0x28
 800527a:	4613      	mov	r3, r2
 800527c:	eb42 0303 	adc.w	r3, r2, r3
 8005280:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005282:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005286:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800528a:	f7fb f809 	bl	80002a0 <__aeabi_uldivmod>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <UART_SetConfig+0x2d4>)
 8005294:	fba3 1302 	umull	r1, r3, r3, r2
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	2164      	movs	r1, #100	@ 0x64
 800529c:	fb01 f303 	mul.w	r3, r1, r3
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	3332      	adds	r3, #50	@ 0x32
 80052a6:	4a08      	ldr	r2, [pc, #32]	@ (80052c8 <UART_SetConfig+0x2d4>)
 80052a8:	fba2 2303 	umull	r2, r3, r2, r3
 80052ac:	095b      	lsrs	r3, r3, #5
 80052ae:	f003 0207 	and.w	r2, r3, #7
 80052b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4422      	add	r2, r4
 80052ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052bc:	e106      	b.n	80054cc <UART_SetConfig+0x4d8>
 80052be:	bf00      	nop
 80052c0:	40011000 	.word	0x40011000
 80052c4:	40011400 	.word	0x40011400
 80052c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052d0:	2200      	movs	r2, #0
 80052d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052de:	4642      	mov	r2, r8
 80052e0:	464b      	mov	r3, r9
 80052e2:	1891      	adds	r1, r2, r2
 80052e4:	6239      	str	r1, [r7, #32]
 80052e6:	415b      	adcs	r3, r3
 80052e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052ee:	4641      	mov	r1, r8
 80052f0:	1854      	adds	r4, r2, r1
 80052f2:	4649      	mov	r1, r9
 80052f4:	eb43 0501 	adc.w	r5, r3, r1
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	00eb      	lsls	r3, r5, #3
 8005302:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005306:	00e2      	lsls	r2, r4, #3
 8005308:	4614      	mov	r4, r2
 800530a:	461d      	mov	r5, r3
 800530c:	4643      	mov	r3, r8
 800530e:	18e3      	adds	r3, r4, r3
 8005310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005314:	464b      	mov	r3, r9
 8005316:	eb45 0303 	adc.w	r3, r5, r3
 800531a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800531e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800532a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800532e:	f04f 0200 	mov.w	r2, #0
 8005332:	f04f 0300 	mov.w	r3, #0
 8005336:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800533a:	4629      	mov	r1, r5
 800533c:	008b      	lsls	r3, r1, #2
 800533e:	4621      	mov	r1, r4
 8005340:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005344:	4621      	mov	r1, r4
 8005346:	008a      	lsls	r2, r1, #2
 8005348:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800534c:	f7fa ffa8 	bl	80002a0 <__aeabi_uldivmod>
 8005350:	4602      	mov	r2, r0
 8005352:	460b      	mov	r3, r1
 8005354:	4b60      	ldr	r3, [pc, #384]	@ (80054d8 <UART_SetConfig+0x4e4>)
 8005356:	fba3 2302 	umull	r2, r3, r3, r2
 800535a:	095b      	lsrs	r3, r3, #5
 800535c:	011c      	lsls	r4, r3, #4
 800535e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005362:	2200      	movs	r2, #0
 8005364:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005368:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800536c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005370:	4642      	mov	r2, r8
 8005372:	464b      	mov	r3, r9
 8005374:	1891      	adds	r1, r2, r2
 8005376:	61b9      	str	r1, [r7, #24]
 8005378:	415b      	adcs	r3, r3
 800537a:	61fb      	str	r3, [r7, #28]
 800537c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005380:	4641      	mov	r1, r8
 8005382:	1851      	adds	r1, r2, r1
 8005384:	6139      	str	r1, [r7, #16]
 8005386:	4649      	mov	r1, r9
 8005388:	414b      	adcs	r3, r1
 800538a:	617b      	str	r3, [r7, #20]
 800538c:	f04f 0200 	mov.w	r2, #0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005398:	4659      	mov	r1, fp
 800539a:	00cb      	lsls	r3, r1, #3
 800539c:	4651      	mov	r1, sl
 800539e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053a2:	4651      	mov	r1, sl
 80053a4:	00ca      	lsls	r2, r1, #3
 80053a6:	4610      	mov	r0, r2
 80053a8:	4619      	mov	r1, r3
 80053aa:	4603      	mov	r3, r0
 80053ac:	4642      	mov	r2, r8
 80053ae:	189b      	adds	r3, r3, r2
 80053b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053b4:	464b      	mov	r3, r9
 80053b6:	460a      	mov	r2, r1
 80053b8:	eb42 0303 	adc.w	r3, r2, r3
 80053bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053cc:	f04f 0200 	mov.w	r2, #0
 80053d0:	f04f 0300 	mov.w	r3, #0
 80053d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053d8:	4649      	mov	r1, r9
 80053da:	008b      	lsls	r3, r1, #2
 80053dc:	4641      	mov	r1, r8
 80053de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053e2:	4641      	mov	r1, r8
 80053e4:	008a      	lsls	r2, r1, #2
 80053e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053ea:	f7fa ff59 	bl	80002a0 <__aeabi_uldivmod>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4611      	mov	r1, r2
 80053f4:	4b38      	ldr	r3, [pc, #224]	@ (80054d8 <UART_SetConfig+0x4e4>)
 80053f6:	fba3 2301 	umull	r2, r3, r3, r1
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	2264      	movs	r2, #100	@ 0x64
 80053fe:	fb02 f303 	mul.w	r3, r2, r3
 8005402:	1acb      	subs	r3, r1, r3
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	3332      	adds	r3, #50	@ 0x32
 8005408:	4a33      	ldr	r2, [pc, #204]	@ (80054d8 <UART_SetConfig+0x4e4>)
 800540a:	fba2 2303 	umull	r2, r3, r2, r3
 800540e:	095b      	lsrs	r3, r3, #5
 8005410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005414:	441c      	add	r4, r3
 8005416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800541a:	2200      	movs	r2, #0
 800541c:	673b      	str	r3, [r7, #112]	@ 0x70
 800541e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005420:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005424:	4642      	mov	r2, r8
 8005426:	464b      	mov	r3, r9
 8005428:	1891      	adds	r1, r2, r2
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	415b      	adcs	r3, r3
 800542e:	60fb      	str	r3, [r7, #12]
 8005430:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005434:	4641      	mov	r1, r8
 8005436:	1851      	adds	r1, r2, r1
 8005438:	6039      	str	r1, [r7, #0]
 800543a:	4649      	mov	r1, r9
 800543c:	414b      	adcs	r3, r1
 800543e:	607b      	str	r3, [r7, #4]
 8005440:	f04f 0200 	mov.w	r2, #0
 8005444:	f04f 0300 	mov.w	r3, #0
 8005448:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800544c:	4659      	mov	r1, fp
 800544e:	00cb      	lsls	r3, r1, #3
 8005450:	4651      	mov	r1, sl
 8005452:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005456:	4651      	mov	r1, sl
 8005458:	00ca      	lsls	r2, r1, #3
 800545a:	4610      	mov	r0, r2
 800545c:	4619      	mov	r1, r3
 800545e:	4603      	mov	r3, r0
 8005460:	4642      	mov	r2, r8
 8005462:	189b      	adds	r3, r3, r2
 8005464:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005466:	464b      	mov	r3, r9
 8005468:	460a      	mov	r2, r1
 800546a:	eb42 0303 	adc.w	r3, r2, r3
 800546e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	663b      	str	r3, [r7, #96]	@ 0x60
 800547a:	667a      	str	r2, [r7, #100]	@ 0x64
 800547c:	f04f 0200 	mov.w	r2, #0
 8005480:	f04f 0300 	mov.w	r3, #0
 8005484:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005488:	4649      	mov	r1, r9
 800548a:	008b      	lsls	r3, r1, #2
 800548c:	4641      	mov	r1, r8
 800548e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005492:	4641      	mov	r1, r8
 8005494:	008a      	lsls	r2, r1, #2
 8005496:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800549a:	f7fa ff01 	bl	80002a0 <__aeabi_uldivmod>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4b0d      	ldr	r3, [pc, #52]	@ (80054d8 <UART_SetConfig+0x4e4>)
 80054a4:	fba3 1302 	umull	r1, r3, r3, r2
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	2164      	movs	r1, #100	@ 0x64
 80054ac:	fb01 f303 	mul.w	r3, r1, r3
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	011b      	lsls	r3, r3, #4
 80054b4:	3332      	adds	r3, #50	@ 0x32
 80054b6:	4a08      	ldr	r2, [pc, #32]	@ (80054d8 <UART_SetConfig+0x4e4>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	f003 020f 	and.w	r2, r3, #15
 80054c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4422      	add	r2, r4
 80054ca:	609a      	str	r2, [r3, #8]
}
 80054cc:	bf00      	nop
 80054ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054d2:	46bd      	mov	sp, r7
 80054d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054d8:	51eb851f 	.word	0x51eb851f

080054dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054dc:	b084      	sub	sp, #16
 80054de:	b580      	push	{r7, lr}
 80054e0:	b084      	sub	sp, #16
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	f107 001c 	add.w	r0, r7, #28
 80054ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d123      	bne.n	800553e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800550a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800551e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005522:	2b01      	cmp	r3, #1
 8005524:	d105      	bne.n	8005532 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 faa0 	bl	8005a78 <USB_CoreReset>
 8005538:	4603      	mov	r3, r0
 800553a:	73fb      	strb	r3, [r7, #15]
 800553c:	e01b      	b.n	8005576 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 fa94 	bl	8005a78 <USB_CoreReset>
 8005550:	4603      	mov	r3, r0
 8005552:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005554:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005558:	2b00      	cmp	r3, #0
 800555a:	d106      	bne.n	800556a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005560:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	639a      	str	r2, [r3, #56]	@ 0x38
 8005568:	e005      	b.n	8005576 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005576:	7fbb      	ldrb	r3, [r7, #30]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d10b      	bne.n	8005594 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f043 0206 	orr.w	r2, r3, #6
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f043 0220 	orr.w	r2, r3, #32
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055a0:	b004      	add	sp, #16
 80055a2:	4770      	bx	lr

080055a4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055a4:	b480      	push	{r7}
 80055a6:	b083      	sub	sp, #12
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f023 0201 	bic.w	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055b8:	2300      	movs	r3, #0
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b084      	sub	sp, #16
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	460b      	mov	r3, r1
 80055d0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055e2:	78fb      	ldrb	r3, [r7, #3]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d115      	bne.n	8005614 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055f4:	200a      	movs	r0, #10
 80055f6:	f7fc f8dd 	bl	80017b4 <HAL_Delay>
      ms += 10U;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	330a      	adds	r3, #10
 80055fe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 fa2b 	bl	8005a5c <USB_GetMode>
 8005606:	4603      	mov	r3, r0
 8005608:	2b01      	cmp	r3, #1
 800560a:	d01e      	beq.n	800564a <USB_SetCurrentMode+0x84>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005610:	d9f0      	bls.n	80055f4 <USB_SetCurrentMode+0x2e>
 8005612:	e01a      	b.n	800564a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d115      	bne.n	8005646 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005626:	200a      	movs	r0, #10
 8005628:	f7fc f8c4 	bl	80017b4 <HAL_Delay>
      ms += 10U;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	330a      	adds	r3, #10
 8005630:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fa12 	bl	8005a5c <USB_GetMode>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <USB_SetCurrentMode+0x84>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2bc7      	cmp	r3, #199	@ 0xc7
 8005642:	d9f0      	bls.n	8005626 <USB_SetCurrentMode+0x60>
 8005644:	e001      	b.n	800564a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e005      	b.n	8005656 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2bc8      	cmp	r3, #200	@ 0xc8
 800564e:	d101      	bne.n	8005654 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005660:	b084      	sub	sp, #16
 8005662:	b580      	push	{r7, lr}
 8005664:	b086      	sub	sp, #24
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
 800566a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800566e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800567a:	2300      	movs	r3, #0
 800567c:	613b      	str	r3, [r7, #16]
 800567e:	e009      	b.n	8005694 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	3340      	adds	r3, #64	@ 0x40
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4413      	add	r3, r2
 800568a:	2200      	movs	r2, #0
 800568c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	3301      	adds	r3, #1
 8005692:	613b      	str	r3, [r7, #16]
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	2b0e      	cmp	r3, #14
 8005698:	d9f2      	bls.n	8005680 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800569a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d11c      	bne.n	80056dc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056b0:	f043 0302 	orr.w	r3, r3, #2
 80056b4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80056da:	e00b      	b.n	80056f4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056fa:	461a      	mov	r2, r3
 80056fc:	2300      	movs	r3, #0
 80056fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005700:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005704:	2b01      	cmp	r3, #1
 8005706:	d10d      	bne.n	8005724 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800570c:	2b00      	cmp	r3, #0
 800570e:	d104      	bne.n	800571a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005710:	2100      	movs	r1, #0
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f968 	bl	80059e8 <USB_SetDevSpeed>
 8005718:	e008      	b.n	800572c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800571a:	2101      	movs	r1, #1
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f963 	bl	80059e8 <USB_SetDevSpeed>
 8005722:	e003      	b.n	800572c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005724:	2103      	movs	r1, #3
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f95e 	bl	80059e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800572c:	2110      	movs	r1, #16
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f8fa 	bl	8005928 <USB_FlushTxFifo>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f924 	bl	800598c <USB_FlushRxFifo>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005754:	461a      	mov	r2, r3
 8005756:	2300      	movs	r3, #0
 8005758:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005760:	461a      	mov	r2, r3
 8005762:	2300      	movs	r3, #0
 8005764:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800576c:	461a      	mov	r2, r3
 800576e:	2300      	movs	r3, #0
 8005770:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005772:	2300      	movs	r3, #0
 8005774:	613b      	str	r3, [r7, #16]
 8005776:	e043      	b.n	8005800 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	015a      	lsls	r2, r3, #5
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4413      	add	r3, r2
 8005780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800578a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800578e:	d118      	bne.n	80057c2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10a      	bne.n	80057ac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	015a      	lsls	r2, r3, #5
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4413      	add	r3, r2
 800579e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a2:	461a      	mov	r2, r3
 80057a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80057a8:	6013      	str	r3, [r2, #0]
 80057aa:	e013      	b.n	80057d4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b8:	461a      	mov	r2, r3
 80057ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057be:	6013      	str	r3, [r2, #0]
 80057c0:	e008      	b.n	80057d4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057ce:	461a      	mov	r2, r3
 80057d0:	2300      	movs	r3, #0
 80057d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057e0:	461a      	mov	r2, r3
 80057e2:	2300      	movs	r3, #0
 80057e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	015a      	lsls	r2, r3, #5
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	4413      	add	r3, r2
 80057ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f2:	461a      	mov	r2, r3
 80057f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80057f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	3301      	adds	r3, #1
 80057fe:	613b      	str	r3, [r7, #16]
 8005800:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005804:	461a      	mov	r2, r3
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	4293      	cmp	r3, r2
 800580a:	d3b5      	bcc.n	8005778 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800580c:	2300      	movs	r3, #0
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	e043      	b.n	800589a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	4413      	add	r3, r2
 800581a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005824:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005828:	d118      	bne.n	800585c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10a      	bne.n	8005846 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4413      	add	r3, r2
 8005838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800583c:	461a      	mov	r2, r3
 800583e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005842:	6013      	str	r3, [r2, #0]
 8005844:	e013      	b.n	800586e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4413      	add	r3, r2
 800584e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005852:	461a      	mov	r2, r3
 8005854:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	e008      	b.n	800586e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4413      	add	r3, r2
 8005864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005868:	461a      	mov	r2, r3
 800586a:	2300      	movs	r3, #0
 800586c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800587a:	461a      	mov	r2, r3
 800587c:	2300      	movs	r3, #0
 800587e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	4413      	add	r3, r2
 8005888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800588c:	461a      	mov	r2, r3
 800588e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005892:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	3301      	adds	r3, #1
 8005898:	613b      	str	r3, [r7, #16]
 800589a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800589e:	461a      	mov	r2, r3
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d3b5      	bcc.n	8005812 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80058c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d105      	bne.n	80058dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	f043 0210 	orr.w	r2, r3, #16
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	699a      	ldr	r2, [r3, #24]
 80058e0:	4b10      	ldr	r3, [pc, #64]	@ (8005924 <USB_DevInit+0x2c4>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80058e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d005      	beq.n	80058fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	f043 0208 	orr.w	r2, r3, #8
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80058fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005900:	2b01      	cmp	r3, #1
 8005902:	d107      	bne.n	8005914 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800590c:	f043 0304 	orr.w	r3, r3, #4
 8005910:	687a      	ldr	r2, [r7, #4]
 8005912:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005914:	7dfb      	ldrb	r3, [r7, #23]
}
 8005916:	4618      	mov	r0, r3
 8005918:	3718      	adds	r7, #24
 800591a:	46bd      	mov	sp, r7
 800591c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005920:	b004      	add	sp, #16
 8005922:	4770      	bx	lr
 8005924:	803c3800 	.word	0x803c3800

08005928 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3301      	adds	r3, #1
 800593a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005942:	d901      	bls.n	8005948 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005944:	2303      	movs	r3, #3
 8005946:	e01b      	b.n	8005980 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	daf2      	bge.n	8005936 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	019b      	lsls	r3, r3, #6
 8005958:	f043 0220 	orr.w	r2, r3, #32
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	3301      	adds	r3, #1
 8005964:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800596c:	d901      	bls.n	8005972 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e006      	b.n	8005980 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	f003 0320 	and.w	r3, r3, #32
 800597a:	2b20      	cmp	r3, #32
 800597c:	d0f0      	beq.n	8005960 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005994:	2300      	movs	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	3301      	adds	r3, #1
 800599c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059a4:	d901      	bls.n	80059aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e018      	b.n	80059dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	daf2      	bge.n	8005998 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80059b2:	2300      	movs	r3, #0
 80059b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2210      	movs	r2, #16
 80059ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	3301      	adds	r3, #1
 80059c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059c8:	d901      	bls.n	80059ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e006      	b.n	80059dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0310 	and.w	r3, r3, #16
 80059d6:	2b10      	cmp	r3, #16
 80059d8:	d0f0      	beq.n	80059bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3714      	adds	r7, #20
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	78fb      	ldrb	r3, [r7, #3]
 8005a02:	68f9      	ldr	r1, [r7, #12]
 8005a04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3714      	adds	r7, #20
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b085      	sub	sp, #20
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005a34:	f023 0303 	bic.w	r3, r3, #3
 8005a38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a48:	f043 0302 	orr.w	r3, r3, #2
 8005a4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3714      	adds	r7, #20
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	695b      	ldr	r3, [r3, #20]
 8005a68:	f003 0301 	and.w	r3, r3, #1
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	370c      	adds	r7, #12
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	3301      	adds	r3, #1
 8005a88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a90:	d901      	bls.n	8005a96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e022      	b.n	8005adc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	daf2      	bge.n	8005a84 <USB_CoreReset+0xc>

  count = 10U;
 8005a9e:	230a      	movs	r3, #10
 8005aa0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005aa2:	e002      	b.n	8005aaa <USB_CoreReset+0x32>
  {
    count--;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1f9      	bne.n	8005aa4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f043 0201 	orr.w	r2, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ac8:	d901      	bls.n	8005ace <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e006      	b.n	8005adc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d0f0      	beq.n	8005abc <USB_CoreReset+0x44>

  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <siprintf>:
 8005ae8:	b40e      	push	{r1, r2, r3}
 8005aea:	b510      	push	{r4, lr}
 8005aec:	b09d      	sub	sp, #116	@ 0x74
 8005aee:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005af0:	9002      	str	r0, [sp, #8]
 8005af2:	9006      	str	r0, [sp, #24]
 8005af4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005af8:	480a      	ldr	r0, [pc, #40]	@ (8005b24 <siprintf+0x3c>)
 8005afa:	9107      	str	r1, [sp, #28]
 8005afc:	9104      	str	r1, [sp, #16]
 8005afe:	490a      	ldr	r1, [pc, #40]	@ (8005b28 <siprintf+0x40>)
 8005b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b04:	9105      	str	r1, [sp, #20]
 8005b06:	2400      	movs	r4, #0
 8005b08:	a902      	add	r1, sp, #8
 8005b0a:	6800      	ldr	r0, [r0, #0]
 8005b0c:	9301      	str	r3, [sp, #4]
 8005b0e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b10:	f000 f994 	bl	8005e3c <_svfiprintf_r>
 8005b14:	9b02      	ldr	r3, [sp, #8]
 8005b16:	701c      	strb	r4, [r3, #0]
 8005b18:	b01d      	add	sp, #116	@ 0x74
 8005b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b1e:	b003      	add	sp, #12
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	20000064 	.word	0x20000064
 8005b28:	ffff0208 	.word	0xffff0208

08005b2c <memset>:
 8005b2c:	4402      	add	r2, r0
 8005b2e:	4603      	mov	r3, r0
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d100      	bne.n	8005b36 <memset+0xa>
 8005b34:	4770      	bx	lr
 8005b36:	f803 1b01 	strb.w	r1, [r3], #1
 8005b3a:	e7f9      	b.n	8005b30 <memset+0x4>

08005b3c <__errno>:
 8005b3c:	4b01      	ldr	r3, [pc, #4]	@ (8005b44 <__errno+0x8>)
 8005b3e:	6818      	ldr	r0, [r3, #0]
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	20000064 	.word	0x20000064

08005b48 <__libc_init_array>:
 8005b48:	b570      	push	{r4, r5, r6, lr}
 8005b4a:	4d0d      	ldr	r5, [pc, #52]	@ (8005b80 <__libc_init_array+0x38>)
 8005b4c:	4c0d      	ldr	r4, [pc, #52]	@ (8005b84 <__libc_init_array+0x3c>)
 8005b4e:	1b64      	subs	r4, r4, r5
 8005b50:	10a4      	asrs	r4, r4, #2
 8005b52:	2600      	movs	r6, #0
 8005b54:	42a6      	cmp	r6, r4
 8005b56:	d109      	bne.n	8005b6c <__libc_init_array+0x24>
 8005b58:	4d0b      	ldr	r5, [pc, #44]	@ (8005b88 <__libc_init_array+0x40>)
 8005b5a:	4c0c      	ldr	r4, [pc, #48]	@ (8005b8c <__libc_init_array+0x44>)
 8005b5c:	f000 fc64 	bl	8006428 <_init>
 8005b60:	1b64      	subs	r4, r4, r5
 8005b62:	10a4      	asrs	r4, r4, #2
 8005b64:	2600      	movs	r6, #0
 8005b66:	42a6      	cmp	r6, r4
 8005b68:	d105      	bne.n	8005b76 <__libc_init_array+0x2e>
 8005b6a:	bd70      	pop	{r4, r5, r6, pc}
 8005b6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b70:	4798      	blx	r3
 8005b72:	3601      	adds	r6, #1
 8005b74:	e7ee      	b.n	8005b54 <__libc_init_array+0xc>
 8005b76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b7a:	4798      	blx	r3
 8005b7c:	3601      	adds	r6, #1
 8005b7e:	e7f2      	b.n	8005b66 <__libc_init_array+0x1e>
 8005b80:	0800650c 	.word	0x0800650c
 8005b84:	0800650c 	.word	0x0800650c
 8005b88:	0800650c 	.word	0x0800650c
 8005b8c:	08006510 	.word	0x08006510

08005b90 <__retarget_lock_acquire_recursive>:
 8005b90:	4770      	bx	lr

08005b92 <__retarget_lock_release_recursive>:
 8005b92:	4770      	bx	lr

08005b94 <_free_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4605      	mov	r5, r0
 8005b98:	2900      	cmp	r1, #0
 8005b9a:	d041      	beq.n	8005c20 <_free_r+0x8c>
 8005b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ba0:	1f0c      	subs	r4, r1, #4
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	bfb8      	it	lt
 8005ba6:	18e4      	addlt	r4, r4, r3
 8005ba8:	f000 f8e0 	bl	8005d6c <__malloc_lock>
 8005bac:	4a1d      	ldr	r2, [pc, #116]	@ (8005c24 <_free_r+0x90>)
 8005bae:	6813      	ldr	r3, [r2, #0]
 8005bb0:	b933      	cbnz	r3, 8005bc0 <_free_r+0x2c>
 8005bb2:	6063      	str	r3, [r4, #4]
 8005bb4:	6014      	str	r4, [r2, #0]
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bbc:	f000 b8dc 	b.w	8005d78 <__malloc_unlock>
 8005bc0:	42a3      	cmp	r3, r4
 8005bc2:	d908      	bls.n	8005bd6 <_free_r+0x42>
 8005bc4:	6820      	ldr	r0, [r4, #0]
 8005bc6:	1821      	adds	r1, r4, r0
 8005bc8:	428b      	cmp	r3, r1
 8005bca:	bf01      	itttt	eq
 8005bcc:	6819      	ldreq	r1, [r3, #0]
 8005bce:	685b      	ldreq	r3, [r3, #4]
 8005bd0:	1809      	addeq	r1, r1, r0
 8005bd2:	6021      	streq	r1, [r4, #0]
 8005bd4:	e7ed      	b.n	8005bb2 <_free_r+0x1e>
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	b10b      	cbz	r3, 8005be0 <_free_r+0x4c>
 8005bdc:	42a3      	cmp	r3, r4
 8005bde:	d9fa      	bls.n	8005bd6 <_free_r+0x42>
 8005be0:	6811      	ldr	r1, [r2, #0]
 8005be2:	1850      	adds	r0, r2, r1
 8005be4:	42a0      	cmp	r0, r4
 8005be6:	d10b      	bne.n	8005c00 <_free_r+0x6c>
 8005be8:	6820      	ldr	r0, [r4, #0]
 8005bea:	4401      	add	r1, r0
 8005bec:	1850      	adds	r0, r2, r1
 8005bee:	4283      	cmp	r3, r0
 8005bf0:	6011      	str	r1, [r2, #0]
 8005bf2:	d1e0      	bne.n	8005bb6 <_free_r+0x22>
 8005bf4:	6818      	ldr	r0, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	6053      	str	r3, [r2, #4]
 8005bfa:	4408      	add	r0, r1
 8005bfc:	6010      	str	r0, [r2, #0]
 8005bfe:	e7da      	b.n	8005bb6 <_free_r+0x22>
 8005c00:	d902      	bls.n	8005c08 <_free_r+0x74>
 8005c02:	230c      	movs	r3, #12
 8005c04:	602b      	str	r3, [r5, #0]
 8005c06:	e7d6      	b.n	8005bb6 <_free_r+0x22>
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	1821      	adds	r1, r4, r0
 8005c0c:	428b      	cmp	r3, r1
 8005c0e:	bf04      	itt	eq
 8005c10:	6819      	ldreq	r1, [r3, #0]
 8005c12:	685b      	ldreq	r3, [r3, #4]
 8005c14:	6063      	str	r3, [r4, #4]
 8005c16:	bf04      	itt	eq
 8005c18:	1809      	addeq	r1, r1, r0
 8005c1a:	6021      	streq	r1, [r4, #0]
 8005c1c:	6054      	str	r4, [r2, #4]
 8005c1e:	e7ca      	b.n	8005bb6 <_free_r+0x22>
 8005c20:	bd38      	pop	{r3, r4, r5, pc}
 8005c22:	bf00      	nop
 8005c24:	20011420 	.word	0x20011420

08005c28 <sbrk_aligned>:
 8005c28:	b570      	push	{r4, r5, r6, lr}
 8005c2a:	4e0f      	ldr	r6, [pc, #60]	@ (8005c68 <sbrk_aligned+0x40>)
 8005c2c:	460c      	mov	r4, r1
 8005c2e:	6831      	ldr	r1, [r6, #0]
 8005c30:	4605      	mov	r5, r0
 8005c32:	b911      	cbnz	r1, 8005c3a <sbrk_aligned+0x12>
 8005c34:	f000 fba4 	bl	8006380 <_sbrk_r>
 8005c38:	6030      	str	r0, [r6, #0]
 8005c3a:	4621      	mov	r1, r4
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	f000 fb9f 	bl	8006380 <_sbrk_r>
 8005c42:	1c43      	adds	r3, r0, #1
 8005c44:	d103      	bne.n	8005c4e <sbrk_aligned+0x26>
 8005c46:	f04f 34ff 	mov.w	r4, #4294967295
 8005c4a:	4620      	mov	r0, r4
 8005c4c:	bd70      	pop	{r4, r5, r6, pc}
 8005c4e:	1cc4      	adds	r4, r0, #3
 8005c50:	f024 0403 	bic.w	r4, r4, #3
 8005c54:	42a0      	cmp	r0, r4
 8005c56:	d0f8      	beq.n	8005c4a <sbrk_aligned+0x22>
 8005c58:	1a21      	subs	r1, r4, r0
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	f000 fb90 	bl	8006380 <_sbrk_r>
 8005c60:	3001      	adds	r0, #1
 8005c62:	d1f2      	bne.n	8005c4a <sbrk_aligned+0x22>
 8005c64:	e7ef      	b.n	8005c46 <sbrk_aligned+0x1e>
 8005c66:	bf00      	nop
 8005c68:	2001141c 	.word	0x2001141c

08005c6c <_malloc_r>:
 8005c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c70:	1ccd      	adds	r5, r1, #3
 8005c72:	f025 0503 	bic.w	r5, r5, #3
 8005c76:	3508      	adds	r5, #8
 8005c78:	2d0c      	cmp	r5, #12
 8005c7a:	bf38      	it	cc
 8005c7c:	250c      	movcc	r5, #12
 8005c7e:	2d00      	cmp	r5, #0
 8005c80:	4606      	mov	r6, r0
 8005c82:	db01      	blt.n	8005c88 <_malloc_r+0x1c>
 8005c84:	42a9      	cmp	r1, r5
 8005c86:	d904      	bls.n	8005c92 <_malloc_r+0x26>
 8005c88:	230c      	movs	r3, #12
 8005c8a:	6033      	str	r3, [r6, #0]
 8005c8c:	2000      	movs	r0, #0
 8005c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d68 <_malloc_r+0xfc>
 8005c96:	f000 f869 	bl	8005d6c <__malloc_lock>
 8005c9a:	f8d8 3000 	ldr.w	r3, [r8]
 8005c9e:	461c      	mov	r4, r3
 8005ca0:	bb44      	cbnz	r4, 8005cf4 <_malloc_r+0x88>
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	4630      	mov	r0, r6
 8005ca6:	f7ff ffbf 	bl	8005c28 <sbrk_aligned>
 8005caa:	1c43      	adds	r3, r0, #1
 8005cac:	4604      	mov	r4, r0
 8005cae:	d158      	bne.n	8005d62 <_malloc_r+0xf6>
 8005cb0:	f8d8 4000 	ldr.w	r4, [r8]
 8005cb4:	4627      	mov	r7, r4
 8005cb6:	2f00      	cmp	r7, #0
 8005cb8:	d143      	bne.n	8005d42 <_malloc_r+0xd6>
 8005cba:	2c00      	cmp	r4, #0
 8005cbc:	d04b      	beq.n	8005d56 <_malloc_r+0xea>
 8005cbe:	6823      	ldr	r3, [r4, #0]
 8005cc0:	4639      	mov	r1, r7
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	eb04 0903 	add.w	r9, r4, r3
 8005cc8:	f000 fb5a 	bl	8006380 <_sbrk_r>
 8005ccc:	4581      	cmp	r9, r0
 8005cce:	d142      	bne.n	8005d56 <_malloc_r+0xea>
 8005cd0:	6821      	ldr	r1, [r4, #0]
 8005cd2:	1a6d      	subs	r5, r5, r1
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	f7ff ffa6 	bl	8005c28 <sbrk_aligned>
 8005cdc:	3001      	adds	r0, #1
 8005cde:	d03a      	beq.n	8005d56 <_malloc_r+0xea>
 8005ce0:	6823      	ldr	r3, [r4, #0]
 8005ce2:	442b      	add	r3, r5
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cea:	685a      	ldr	r2, [r3, #4]
 8005cec:	bb62      	cbnz	r2, 8005d48 <_malloc_r+0xdc>
 8005cee:	f8c8 7000 	str.w	r7, [r8]
 8005cf2:	e00f      	b.n	8005d14 <_malloc_r+0xa8>
 8005cf4:	6822      	ldr	r2, [r4, #0]
 8005cf6:	1b52      	subs	r2, r2, r5
 8005cf8:	d420      	bmi.n	8005d3c <_malloc_r+0xd0>
 8005cfa:	2a0b      	cmp	r2, #11
 8005cfc:	d917      	bls.n	8005d2e <_malloc_r+0xc2>
 8005cfe:	1961      	adds	r1, r4, r5
 8005d00:	42a3      	cmp	r3, r4
 8005d02:	6025      	str	r5, [r4, #0]
 8005d04:	bf18      	it	ne
 8005d06:	6059      	strne	r1, [r3, #4]
 8005d08:	6863      	ldr	r3, [r4, #4]
 8005d0a:	bf08      	it	eq
 8005d0c:	f8c8 1000 	streq.w	r1, [r8]
 8005d10:	5162      	str	r2, [r4, r5]
 8005d12:	604b      	str	r3, [r1, #4]
 8005d14:	4630      	mov	r0, r6
 8005d16:	f000 f82f 	bl	8005d78 <__malloc_unlock>
 8005d1a:	f104 000b 	add.w	r0, r4, #11
 8005d1e:	1d23      	adds	r3, r4, #4
 8005d20:	f020 0007 	bic.w	r0, r0, #7
 8005d24:	1ac2      	subs	r2, r0, r3
 8005d26:	bf1c      	itt	ne
 8005d28:	1a1b      	subne	r3, r3, r0
 8005d2a:	50a3      	strne	r3, [r4, r2]
 8005d2c:	e7af      	b.n	8005c8e <_malloc_r+0x22>
 8005d2e:	6862      	ldr	r2, [r4, #4]
 8005d30:	42a3      	cmp	r3, r4
 8005d32:	bf0c      	ite	eq
 8005d34:	f8c8 2000 	streq.w	r2, [r8]
 8005d38:	605a      	strne	r2, [r3, #4]
 8005d3a:	e7eb      	b.n	8005d14 <_malloc_r+0xa8>
 8005d3c:	4623      	mov	r3, r4
 8005d3e:	6864      	ldr	r4, [r4, #4]
 8005d40:	e7ae      	b.n	8005ca0 <_malloc_r+0x34>
 8005d42:	463c      	mov	r4, r7
 8005d44:	687f      	ldr	r7, [r7, #4]
 8005d46:	e7b6      	b.n	8005cb6 <_malloc_r+0x4a>
 8005d48:	461a      	mov	r2, r3
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	42a3      	cmp	r3, r4
 8005d4e:	d1fb      	bne.n	8005d48 <_malloc_r+0xdc>
 8005d50:	2300      	movs	r3, #0
 8005d52:	6053      	str	r3, [r2, #4]
 8005d54:	e7de      	b.n	8005d14 <_malloc_r+0xa8>
 8005d56:	230c      	movs	r3, #12
 8005d58:	6033      	str	r3, [r6, #0]
 8005d5a:	4630      	mov	r0, r6
 8005d5c:	f000 f80c 	bl	8005d78 <__malloc_unlock>
 8005d60:	e794      	b.n	8005c8c <_malloc_r+0x20>
 8005d62:	6005      	str	r5, [r0, #0]
 8005d64:	e7d6      	b.n	8005d14 <_malloc_r+0xa8>
 8005d66:	bf00      	nop
 8005d68:	20011420 	.word	0x20011420

08005d6c <__malloc_lock>:
 8005d6c:	4801      	ldr	r0, [pc, #4]	@ (8005d74 <__malloc_lock+0x8>)
 8005d6e:	f7ff bf0f 	b.w	8005b90 <__retarget_lock_acquire_recursive>
 8005d72:	bf00      	nop
 8005d74:	20011418 	.word	0x20011418

08005d78 <__malloc_unlock>:
 8005d78:	4801      	ldr	r0, [pc, #4]	@ (8005d80 <__malloc_unlock+0x8>)
 8005d7a:	f7ff bf0a 	b.w	8005b92 <__retarget_lock_release_recursive>
 8005d7e:	bf00      	nop
 8005d80:	20011418 	.word	0x20011418

08005d84 <__ssputs_r>:
 8005d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d88:	688e      	ldr	r6, [r1, #8]
 8005d8a:	461f      	mov	r7, r3
 8005d8c:	42be      	cmp	r6, r7
 8005d8e:	680b      	ldr	r3, [r1, #0]
 8005d90:	4682      	mov	sl, r0
 8005d92:	460c      	mov	r4, r1
 8005d94:	4690      	mov	r8, r2
 8005d96:	d82d      	bhi.n	8005df4 <__ssputs_r+0x70>
 8005d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005da0:	d026      	beq.n	8005df0 <__ssputs_r+0x6c>
 8005da2:	6965      	ldr	r5, [r4, #20]
 8005da4:	6909      	ldr	r1, [r1, #16]
 8005da6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005daa:	eba3 0901 	sub.w	r9, r3, r1
 8005dae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005db2:	1c7b      	adds	r3, r7, #1
 8005db4:	444b      	add	r3, r9
 8005db6:	106d      	asrs	r5, r5, #1
 8005db8:	429d      	cmp	r5, r3
 8005dba:	bf38      	it	cc
 8005dbc:	461d      	movcc	r5, r3
 8005dbe:	0553      	lsls	r3, r2, #21
 8005dc0:	d527      	bpl.n	8005e12 <__ssputs_r+0x8e>
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	f7ff ff52 	bl	8005c6c <_malloc_r>
 8005dc8:	4606      	mov	r6, r0
 8005dca:	b360      	cbz	r0, 8005e26 <__ssputs_r+0xa2>
 8005dcc:	6921      	ldr	r1, [r4, #16]
 8005dce:	464a      	mov	r2, r9
 8005dd0:	f000 fae6 	bl	80063a0 <memcpy>
 8005dd4:	89a3      	ldrh	r3, [r4, #12]
 8005dd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dde:	81a3      	strh	r3, [r4, #12]
 8005de0:	6126      	str	r6, [r4, #16]
 8005de2:	6165      	str	r5, [r4, #20]
 8005de4:	444e      	add	r6, r9
 8005de6:	eba5 0509 	sub.w	r5, r5, r9
 8005dea:	6026      	str	r6, [r4, #0]
 8005dec:	60a5      	str	r5, [r4, #8]
 8005dee:	463e      	mov	r6, r7
 8005df0:	42be      	cmp	r6, r7
 8005df2:	d900      	bls.n	8005df6 <__ssputs_r+0x72>
 8005df4:	463e      	mov	r6, r7
 8005df6:	6820      	ldr	r0, [r4, #0]
 8005df8:	4632      	mov	r2, r6
 8005dfa:	4641      	mov	r1, r8
 8005dfc:	f000 faa6 	bl	800634c <memmove>
 8005e00:	68a3      	ldr	r3, [r4, #8]
 8005e02:	1b9b      	subs	r3, r3, r6
 8005e04:	60a3      	str	r3, [r4, #8]
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	4433      	add	r3, r6
 8005e0a:	6023      	str	r3, [r4, #0]
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e12:	462a      	mov	r2, r5
 8005e14:	f000 fad2 	bl	80063bc <_realloc_r>
 8005e18:	4606      	mov	r6, r0
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	d1e0      	bne.n	8005de0 <__ssputs_r+0x5c>
 8005e1e:	6921      	ldr	r1, [r4, #16]
 8005e20:	4650      	mov	r0, sl
 8005e22:	f7ff feb7 	bl	8005b94 <_free_r>
 8005e26:	230c      	movs	r3, #12
 8005e28:	f8ca 3000 	str.w	r3, [sl]
 8005e2c:	89a3      	ldrh	r3, [r4, #12]
 8005e2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e32:	81a3      	strh	r3, [r4, #12]
 8005e34:	f04f 30ff 	mov.w	r0, #4294967295
 8005e38:	e7e9      	b.n	8005e0e <__ssputs_r+0x8a>
	...

08005e3c <_svfiprintf_r>:
 8005e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e40:	4698      	mov	r8, r3
 8005e42:	898b      	ldrh	r3, [r1, #12]
 8005e44:	061b      	lsls	r3, r3, #24
 8005e46:	b09d      	sub	sp, #116	@ 0x74
 8005e48:	4607      	mov	r7, r0
 8005e4a:	460d      	mov	r5, r1
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	d510      	bpl.n	8005e72 <_svfiprintf_r+0x36>
 8005e50:	690b      	ldr	r3, [r1, #16]
 8005e52:	b973      	cbnz	r3, 8005e72 <_svfiprintf_r+0x36>
 8005e54:	2140      	movs	r1, #64	@ 0x40
 8005e56:	f7ff ff09 	bl	8005c6c <_malloc_r>
 8005e5a:	6028      	str	r0, [r5, #0]
 8005e5c:	6128      	str	r0, [r5, #16]
 8005e5e:	b930      	cbnz	r0, 8005e6e <_svfiprintf_r+0x32>
 8005e60:	230c      	movs	r3, #12
 8005e62:	603b      	str	r3, [r7, #0]
 8005e64:	f04f 30ff 	mov.w	r0, #4294967295
 8005e68:	b01d      	add	sp, #116	@ 0x74
 8005e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6e:	2340      	movs	r3, #64	@ 0x40
 8005e70:	616b      	str	r3, [r5, #20]
 8005e72:	2300      	movs	r3, #0
 8005e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e76:	2320      	movs	r3, #32
 8005e78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e80:	2330      	movs	r3, #48	@ 0x30
 8005e82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006020 <_svfiprintf_r+0x1e4>
 8005e86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e8a:	f04f 0901 	mov.w	r9, #1
 8005e8e:	4623      	mov	r3, r4
 8005e90:	469a      	mov	sl, r3
 8005e92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e96:	b10a      	cbz	r2, 8005e9c <_svfiprintf_r+0x60>
 8005e98:	2a25      	cmp	r2, #37	@ 0x25
 8005e9a:	d1f9      	bne.n	8005e90 <_svfiprintf_r+0x54>
 8005e9c:	ebba 0b04 	subs.w	fp, sl, r4
 8005ea0:	d00b      	beq.n	8005eba <_svfiprintf_r+0x7e>
 8005ea2:	465b      	mov	r3, fp
 8005ea4:	4622      	mov	r2, r4
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	4638      	mov	r0, r7
 8005eaa:	f7ff ff6b 	bl	8005d84 <__ssputs_r>
 8005eae:	3001      	adds	r0, #1
 8005eb0:	f000 80a7 	beq.w	8006002 <_svfiprintf_r+0x1c6>
 8005eb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005eb6:	445a      	add	r2, fp
 8005eb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005eba:	f89a 3000 	ldrb.w	r3, [sl]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f000 809f 	beq.w	8006002 <_svfiprintf_r+0x1c6>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8005eca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ece:	f10a 0a01 	add.w	sl, sl, #1
 8005ed2:	9304      	str	r3, [sp, #16]
 8005ed4:	9307      	str	r3, [sp, #28]
 8005ed6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005eda:	931a      	str	r3, [sp, #104]	@ 0x68
 8005edc:	4654      	mov	r4, sl
 8005ede:	2205      	movs	r2, #5
 8005ee0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ee4:	484e      	ldr	r0, [pc, #312]	@ (8006020 <_svfiprintf_r+0x1e4>)
 8005ee6:	f7fa f98b 	bl	8000200 <memchr>
 8005eea:	9a04      	ldr	r2, [sp, #16]
 8005eec:	b9d8      	cbnz	r0, 8005f26 <_svfiprintf_r+0xea>
 8005eee:	06d0      	lsls	r0, r2, #27
 8005ef0:	bf44      	itt	mi
 8005ef2:	2320      	movmi	r3, #32
 8005ef4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ef8:	0711      	lsls	r1, r2, #28
 8005efa:	bf44      	itt	mi
 8005efc:	232b      	movmi	r3, #43	@ 0x2b
 8005efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f02:	f89a 3000 	ldrb.w	r3, [sl]
 8005f06:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f08:	d015      	beq.n	8005f36 <_svfiprintf_r+0xfa>
 8005f0a:	9a07      	ldr	r2, [sp, #28]
 8005f0c:	4654      	mov	r4, sl
 8005f0e:	2000      	movs	r0, #0
 8005f10:	f04f 0c0a 	mov.w	ip, #10
 8005f14:	4621      	mov	r1, r4
 8005f16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f1a:	3b30      	subs	r3, #48	@ 0x30
 8005f1c:	2b09      	cmp	r3, #9
 8005f1e:	d94b      	bls.n	8005fb8 <_svfiprintf_r+0x17c>
 8005f20:	b1b0      	cbz	r0, 8005f50 <_svfiprintf_r+0x114>
 8005f22:	9207      	str	r2, [sp, #28]
 8005f24:	e014      	b.n	8005f50 <_svfiprintf_r+0x114>
 8005f26:	eba0 0308 	sub.w	r3, r0, r8
 8005f2a:	fa09 f303 	lsl.w	r3, r9, r3
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	9304      	str	r3, [sp, #16]
 8005f32:	46a2      	mov	sl, r4
 8005f34:	e7d2      	b.n	8005edc <_svfiprintf_r+0xa0>
 8005f36:	9b03      	ldr	r3, [sp, #12]
 8005f38:	1d19      	adds	r1, r3, #4
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	9103      	str	r1, [sp, #12]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	bfbb      	ittet	lt
 8005f42:	425b      	neglt	r3, r3
 8005f44:	f042 0202 	orrlt.w	r2, r2, #2
 8005f48:	9307      	strge	r3, [sp, #28]
 8005f4a:	9307      	strlt	r3, [sp, #28]
 8005f4c:	bfb8      	it	lt
 8005f4e:	9204      	strlt	r2, [sp, #16]
 8005f50:	7823      	ldrb	r3, [r4, #0]
 8005f52:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f54:	d10a      	bne.n	8005f6c <_svfiprintf_r+0x130>
 8005f56:	7863      	ldrb	r3, [r4, #1]
 8005f58:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f5a:	d132      	bne.n	8005fc2 <_svfiprintf_r+0x186>
 8005f5c:	9b03      	ldr	r3, [sp, #12]
 8005f5e:	1d1a      	adds	r2, r3, #4
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	9203      	str	r2, [sp, #12]
 8005f64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f68:	3402      	adds	r4, #2
 8005f6a:	9305      	str	r3, [sp, #20]
 8005f6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006030 <_svfiprintf_r+0x1f4>
 8005f70:	7821      	ldrb	r1, [r4, #0]
 8005f72:	2203      	movs	r2, #3
 8005f74:	4650      	mov	r0, sl
 8005f76:	f7fa f943 	bl	8000200 <memchr>
 8005f7a:	b138      	cbz	r0, 8005f8c <_svfiprintf_r+0x150>
 8005f7c:	9b04      	ldr	r3, [sp, #16]
 8005f7e:	eba0 000a 	sub.w	r0, r0, sl
 8005f82:	2240      	movs	r2, #64	@ 0x40
 8005f84:	4082      	lsls	r2, r0
 8005f86:	4313      	orrs	r3, r2
 8005f88:	3401      	adds	r4, #1
 8005f8a:	9304      	str	r3, [sp, #16]
 8005f8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f90:	4824      	ldr	r0, [pc, #144]	@ (8006024 <_svfiprintf_r+0x1e8>)
 8005f92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f96:	2206      	movs	r2, #6
 8005f98:	f7fa f932 	bl	8000200 <memchr>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d036      	beq.n	800600e <_svfiprintf_r+0x1d2>
 8005fa0:	4b21      	ldr	r3, [pc, #132]	@ (8006028 <_svfiprintf_r+0x1ec>)
 8005fa2:	bb1b      	cbnz	r3, 8005fec <_svfiprintf_r+0x1b0>
 8005fa4:	9b03      	ldr	r3, [sp, #12]
 8005fa6:	3307      	adds	r3, #7
 8005fa8:	f023 0307 	bic.w	r3, r3, #7
 8005fac:	3308      	adds	r3, #8
 8005fae:	9303      	str	r3, [sp, #12]
 8005fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb2:	4433      	add	r3, r6
 8005fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb6:	e76a      	b.n	8005e8e <_svfiprintf_r+0x52>
 8005fb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fbc:	460c      	mov	r4, r1
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	e7a8      	b.n	8005f14 <_svfiprintf_r+0xd8>
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	3401      	adds	r4, #1
 8005fc6:	9305      	str	r3, [sp, #20]
 8005fc8:	4619      	mov	r1, r3
 8005fca:	f04f 0c0a 	mov.w	ip, #10
 8005fce:	4620      	mov	r0, r4
 8005fd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fd4:	3a30      	subs	r2, #48	@ 0x30
 8005fd6:	2a09      	cmp	r2, #9
 8005fd8:	d903      	bls.n	8005fe2 <_svfiprintf_r+0x1a6>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0c6      	beq.n	8005f6c <_svfiprintf_r+0x130>
 8005fde:	9105      	str	r1, [sp, #20]
 8005fe0:	e7c4      	b.n	8005f6c <_svfiprintf_r+0x130>
 8005fe2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e7f0      	b.n	8005fce <_svfiprintf_r+0x192>
 8005fec:	ab03      	add	r3, sp, #12
 8005fee:	9300      	str	r3, [sp, #0]
 8005ff0:	462a      	mov	r2, r5
 8005ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800602c <_svfiprintf_r+0x1f0>)
 8005ff4:	a904      	add	r1, sp, #16
 8005ff6:	4638      	mov	r0, r7
 8005ff8:	f3af 8000 	nop.w
 8005ffc:	1c42      	adds	r2, r0, #1
 8005ffe:	4606      	mov	r6, r0
 8006000:	d1d6      	bne.n	8005fb0 <_svfiprintf_r+0x174>
 8006002:	89ab      	ldrh	r3, [r5, #12]
 8006004:	065b      	lsls	r3, r3, #25
 8006006:	f53f af2d 	bmi.w	8005e64 <_svfiprintf_r+0x28>
 800600a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800600c:	e72c      	b.n	8005e68 <_svfiprintf_r+0x2c>
 800600e:	ab03      	add	r3, sp, #12
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	462a      	mov	r2, r5
 8006014:	4b05      	ldr	r3, [pc, #20]	@ (800602c <_svfiprintf_r+0x1f0>)
 8006016:	a904      	add	r1, sp, #16
 8006018:	4638      	mov	r0, r7
 800601a:	f000 f879 	bl	8006110 <_printf_i>
 800601e:	e7ed      	b.n	8005ffc <_svfiprintf_r+0x1c0>
 8006020:	080064d0 	.word	0x080064d0
 8006024:	080064da 	.word	0x080064da
 8006028:	00000000 	.word	0x00000000
 800602c:	08005d85 	.word	0x08005d85
 8006030:	080064d6 	.word	0x080064d6

08006034 <_printf_common>:
 8006034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006038:	4616      	mov	r6, r2
 800603a:	4698      	mov	r8, r3
 800603c:	688a      	ldr	r2, [r1, #8]
 800603e:	690b      	ldr	r3, [r1, #16]
 8006040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006044:	4293      	cmp	r3, r2
 8006046:	bfb8      	it	lt
 8006048:	4613      	movlt	r3, r2
 800604a:	6033      	str	r3, [r6, #0]
 800604c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006050:	4607      	mov	r7, r0
 8006052:	460c      	mov	r4, r1
 8006054:	b10a      	cbz	r2, 800605a <_printf_common+0x26>
 8006056:	3301      	adds	r3, #1
 8006058:	6033      	str	r3, [r6, #0]
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	0699      	lsls	r1, r3, #26
 800605e:	bf42      	ittt	mi
 8006060:	6833      	ldrmi	r3, [r6, #0]
 8006062:	3302      	addmi	r3, #2
 8006064:	6033      	strmi	r3, [r6, #0]
 8006066:	6825      	ldr	r5, [r4, #0]
 8006068:	f015 0506 	ands.w	r5, r5, #6
 800606c:	d106      	bne.n	800607c <_printf_common+0x48>
 800606e:	f104 0a19 	add.w	sl, r4, #25
 8006072:	68e3      	ldr	r3, [r4, #12]
 8006074:	6832      	ldr	r2, [r6, #0]
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	42ab      	cmp	r3, r5
 800607a:	dc26      	bgt.n	80060ca <_printf_common+0x96>
 800607c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006080:	6822      	ldr	r2, [r4, #0]
 8006082:	3b00      	subs	r3, #0
 8006084:	bf18      	it	ne
 8006086:	2301      	movne	r3, #1
 8006088:	0692      	lsls	r2, r2, #26
 800608a:	d42b      	bmi.n	80060e4 <_printf_common+0xb0>
 800608c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006090:	4641      	mov	r1, r8
 8006092:	4638      	mov	r0, r7
 8006094:	47c8      	blx	r9
 8006096:	3001      	adds	r0, #1
 8006098:	d01e      	beq.n	80060d8 <_printf_common+0xa4>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	6922      	ldr	r2, [r4, #16]
 800609e:	f003 0306 	and.w	r3, r3, #6
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	bf02      	ittt	eq
 80060a6:	68e5      	ldreq	r5, [r4, #12]
 80060a8:	6833      	ldreq	r3, [r6, #0]
 80060aa:	1aed      	subeq	r5, r5, r3
 80060ac:	68a3      	ldr	r3, [r4, #8]
 80060ae:	bf0c      	ite	eq
 80060b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060b4:	2500      	movne	r5, #0
 80060b6:	4293      	cmp	r3, r2
 80060b8:	bfc4      	itt	gt
 80060ba:	1a9b      	subgt	r3, r3, r2
 80060bc:	18ed      	addgt	r5, r5, r3
 80060be:	2600      	movs	r6, #0
 80060c0:	341a      	adds	r4, #26
 80060c2:	42b5      	cmp	r5, r6
 80060c4:	d11a      	bne.n	80060fc <_printf_common+0xc8>
 80060c6:	2000      	movs	r0, #0
 80060c8:	e008      	b.n	80060dc <_printf_common+0xa8>
 80060ca:	2301      	movs	r3, #1
 80060cc:	4652      	mov	r2, sl
 80060ce:	4641      	mov	r1, r8
 80060d0:	4638      	mov	r0, r7
 80060d2:	47c8      	blx	r9
 80060d4:	3001      	adds	r0, #1
 80060d6:	d103      	bne.n	80060e0 <_printf_common+0xac>
 80060d8:	f04f 30ff 	mov.w	r0, #4294967295
 80060dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e0:	3501      	adds	r5, #1
 80060e2:	e7c6      	b.n	8006072 <_printf_common+0x3e>
 80060e4:	18e1      	adds	r1, r4, r3
 80060e6:	1c5a      	adds	r2, r3, #1
 80060e8:	2030      	movs	r0, #48	@ 0x30
 80060ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80060ee:	4422      	add	r2, r4
 80060f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80060f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80060f8:	3302      	adds	r3, #2
 80060fa:	e7c7      	b.n	800608c <_printf_common+0x58>
 80060fc:	2301      	movs	r3, #1
 80060fe:	4622      	mov	r2, r4
 8006100:	4641      	mov	r1, r8
 8006102:	4638      	mov	r0, r7
 8006104:	47c8      	blx	r9
 8006106:	3001      	adds	r0, #1
 8006108:	d0e6      	beq.n	80060d8 <_printf_common+0xa4>
 800610a:	3601      	adds	r6, #1
 800610c:	e7d9      	b.n	80060c2 <_printf_common+0x8e>
	...

08006110 <_printf_i>:
 8006110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006114:	7e0f      	ldrb	r7, [r1, #24]
 8006116:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006118:	2f78      	cmp	r7, #120	@ 0x78
 800611a:	4691      	mov	r9, r2
 800611c:	4680      	mov	r8, r0
 800611e:	460c      	mov	r4, r1
 8006120:	469a      	mov	sl, r3
 8006122:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006126:	d807      	bhi.n	8006138 <_printf_i+0x28>
 8006128:	2f62      	cmp	r7, #98	@ 0x62
 800612a:	d80a      	bhi.n	8006142 <_printf_i+0x32>
 800612c:	2f00      	cmp	r7, #0
 800612e:	f000 80d1 	beq.w	80062d4 <_printf_i+0x1c4>
 8006132:	2f58      	cmp	r7, #88	@ 0x58
 8006134:	f000 80b8 	beq.w	80062a8 <_printf_i+0x198>
 8006138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800613c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006140:	e03a      	b.n	80061b8 <_printf_i+0xa8>
 8006142:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006146:	2b15      	cmp	r3, #21
 8006148:	d8f6      	bhi.n	8006138 <_printf_i+0x28>
 800614a:	a101      	add	r1, pc, #4	@ (adr r1, 8006150 <_printf_i+0x40>)
 800614c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006150:	080061a9 	.word	0x080061a9
 8006154:	080061bd 	.word	0x080061bd
 8006158:	08006139 	.word	0x08006139
 800615c:	08006139 	.word	0x08006139
 8006160:	08006139 	.word	0x08006139
 8006164:	08006139 	.word	0x08006139
 8006168:	080061bd 	.word	0x080061bd
 800616c:	08006139 	.word	0x08006139
 8006170:	08006139 	.word	0x08006139
 8006174:	08006139 	.word	0x08006139
 8006178:	08006139 	.word	0x08006139
 800617c:	080062bb 	.word	0x080062bb
 8006180:	080061e7 	.word	0x080061e7
 8006184:	08006275 	.word	0x08006275
 8006188:	08006139 	.word	0x08006139
 800618c:	08006139 	.word	0x08006139
 8006190:	080062dd 	.word	0x080062dd
 8006194:	08006139 	.word	0x08006139
 8006198:	080061e7 	.word	0x080061e7
 800619c:	08006139 	.word	0x08006139
 80061a0:	08006139 	.word	0x08006139
 80061a4:	0800627d 	.word	0x0800627d
 80061a8:	6833      	ldr	r3, [r6, #0]
 80061aa:	1d1a      	adds	r2, r3, #4
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	6032      	str	r2, [r6, #0]
 80061b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80061b8:	2301      	movs	r3, #1
 80061ba:	e09c      	b.n	80062f6 <_printf_i+0x1e6>
 80061bc:	6833      	ldr	r3, [r6, #0]
 80061be:	6820      	ldr	r0, [r4, #0]
 80061c0:	1d19      	adds	r1, r3, #4
 80061c2:	6031      	str	r1, [r6, #0]
 80061c4:	0606      	lsls	r6, r0, #24
 80061c6:	d501      	bpl.n	80061cc <_printf_i+0xbc>
 80061c8:	681d      	ldr	r5, [r3, #0]
 80061ca:	e003      	b.n	80061d4 <_printf_i+0xc4>
 80061cc:	0645      	lsls	r5, r0, #25
 80061ce:	d5fb      	bpl.n	80061c8 <_printf_i+0xb8>
 80061d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80061d4:	2d00      	cmp	r5, #0
 80061d6:	da03      	bge.n	80061e0 <_printf_i+0xd0>
 80061d8:	232d      	movs	r3, #45	@ 0x2d
 80061da:	426d      	negs	r5, r5
 80061dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061e0:	4858      	ldr	r0, [pc, #352]	@ (8006344 <_printf_i+0x234>)
 80061e2:	230a      	movs	r3, #10
 80061e4:	e011      	b.n	800620a <_printf_i+0xfa>
 80061e6:	6821      	ldr	r1, [r4, #0]
 80061e8:	6833      	ldr	r3, [r6, #0]
 80061ea:	0608      	lsls	r0, r1, #24
 80061ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80061f0:	d402      	bmi.n	80061f8 <_printf_i+0xe8>
 80061f2:	0649      	lsls	r1, r1, #25
 80061f4:	bf48      	it	mi
 80061f6:	b2ad      	uxthmi	r5, r5
 80061f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80061fa:	4852      	ldr	r0, [pc, #328]	@ (8006344 <_printf_i+0x234>)
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	bf14      	ite	ne
 8006200:	230a      	movne	r3, #10
 8006202:	2308      	moveq	r3, #8
 8006204:	2100      	movs	r1, #0
 8006206:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800620a:	6866      	ldr	r6, [r4, #4]
 800620c:	60a6      	str	r6, [r4, #8]
 800620e:	2e00      	cmp	r6, #0
 8006210:	db05      	blt.n	800621e <_printf_i+0x10e>
 8006212:	6821      	ldr	r1, [r4, #0]
 8006214:	432e      	orrs	r6, r5
 8006216:	f021 0104 	bic.w	r1, r1, #4
 800621a:	6021      	str	r1, [r4, #0]
 800621c:	d04b      	beq.n	80062b6 <_printf_i+0x1a6>
 800621e:	4616      	mov	r6, r2
 8006220:	fbb5 f1f3 	udiv	r1, r5, r3
 8006224:	fb03 5711 	mls	r7, r3, r1, r5
 8006228:	5dc7      	ldrb	r7, [r0, r7]
 800622a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800622e:	462f      	mov	r7, r5
 8006230:	42bb      	cmp	r3, r7
 8006232:	460d      	mov	r5, r1
 8006234:	d9f4      	bls.n	8006220 <_printf_i+0x110>
 8006236:	2b08      	cmp	r3, #8
 8006238:	d10b      	bne.n	8006252 <_printf_i+0x142>
 800623a:	6823      	ldr	r3, [r4, #0]
 800623c:	07df      	lsls	r7, r3, #31
 800623e:	d508      	bpl.n	8006252 <_printf_i+0x142>
 8006240:	6923      	ldr	r3, [r4, #16]
 8006242:	6861      	ldr	r1, [r4, #4]
 8006244:	4299      	cmp	r1, r3
 8006246:	bfde      	ittt	le
 8006248:	2330      	movle	r3, #48	@ 0x30
 800624a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800624e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006252:	1b92      	subs	r2, r2, r6
 8006254:	6122      	str	r2, [r4, #16]
 8006256:	f8cd a000 	str.w	sl, [sp]
 800625a:	464b      	mov	r3, r9
 800625c:	aa03      	add	r2, sp, #12
 800625e:	4621      	mov	r1, r4
 8006260:	4640      	mov	r0, r8
 8006262:	f7ff fee7 	bl	8006034 <_printf_common>
 8006266:	3001      	adds	r0, #1
 8006268:	d14a      	bne.n	8006300 <_printf_i+0x1f0>
 800626a:	f04f 30ff 	mov.w	r0, #4294967295
 800626e:	b004      	add	sp, #16
 8006270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006274:	6823      	ldr	r3, [r4, #0]
 8006276:	f043 0320 	orr.w	r3, r3, #32
 800627a:	6023      	str	r3, [r4, #0]
 800627c:	4832      	ldr	r0, [pc, #200]	@ (8006348 <_printf_i+0x238>)
 800627e:	2778      	movs	r7, #120	@ 0x78
 8006280:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	6831      	ldr	r1, [r6, #0]
 8006288:	061f      	lsls	r7, r3, #24
 800628a:	f851 5b04 	ldr.w	r5, [r1], #4
 800628e:	d402      	bmi.n	8006296 <_printf_i+0x186>
 8006290:	065f      	lsls	r7, r3, #25
 8006292:	bf48      	it	mi
 8006294:	b2ad      	uxthmi	r5, r5
 8006296:	6031      	str	r1, [r6, #0]
 8006298:	07d9      	lsls	r1, r3, #31
 800629a:	bf44      	itt	mi
 800629c:	f043 0320 	orrmi.w	r3, r3, #32
 80062a0:	6023      	strmi	r3, [r4, #0]
 80062a2:	b11d      	cbz	r5, 80062ac <_printf_i+0x19c>
 80062a4:	2310      	movs	r3, #16
 80062a6:	e7ad      	b.n	8006204 <_printf_i+0xf4>
 80062a8:	4826      	ldr	r0, [pc, #152]	@ (8006344 <_printf_i+0x234>)
 80062aa:	e7e9      	b.n	8006280 <_printf_i+0x170>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	f023 0320 	bic.w	r3, r3, #32
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	e7f6      	b.n	80062a4 <_printf_i+0x194>
 80062b6:	4616      	mov	r6, r2
 80062b8:	e7bd      	b.n	8006236 <_printf_i+0x126>
 80062ba:	6833      	ldr	r3, [r6, #0]
 80062bc:	6825      	ldr	r5, [r4, #0]
 80062be:	6961      	ldr	r1, [r4, #20]
 80062c0:	1d18      	adds	r0, r3, #4
 80062c2:	6030      	str	r0, [r6, #0]
 80062c4:	062e      	lsls	r6, r5, #24
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	d501      	bpl.n	80062ce <_printf_i+0x1be>
 80062ca:	6019      	str	r1, [r3, #0]
 80062cc:	e002      	b.n	80062d4 <_printf_i+0x1c4>
 80062ce:	0668      	lsls	r0, r5, #25
 80062d0:	d5fb      	bpl.n	80062ca <_printf_i+0x1ba>
 80062d2:	8019      	strh	r1, [r3, #0]
 80062d4:	2300      	movs	r3, #0
 80062d6:	6123      	str	r3, [r4, #16]
 80062d8:	4616      	mov	r6, r2
 80062da:	e7bc      	b.n	8006256 <_printf_i+0x146>
 80062dc:	6833      	ldr	r3, [r6, #0]
 80062de:	1d1a      	adds	r2, r3, #4
 80062e0:	6032      	str	r2, [r6, #0]
 80062e2:	681e      	ldr	r6, [r3, #0]
 80062e4:	6862      	ldr	r2, [r4, #4]
 80062e6:	2100      	movs	r1, #0
 80062e8:	4630      	mov	r0, r6
 80062ea:	f7f9 ff89 	bl	8000200 <memchr>
 80062ee:	b108      	cbz	r0, 80062f4 <_printf_i+0x1e4>
 80062f0:	1b80      	subs	r0, r0, r6
 80062f2:	6060      	str	r0, [r4, #4]
 80062f4:	6863      	ldr	r3, [r4, #4]
 80062f6:	6123      	str	r3, [r4, #16]
 80062f8:	2300      	movs	r3, #0
 80062fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062fe:	e7aa      	b.n	8006256 <_printf_i+0x146>
 8006300:	6923      	ldr	r3, [r4, #16]
 8006302:	4632      	mov	r2, r6
 8006304:	4649      	mov	r1, r9
 8006306:	4640      	mov	r0, r8
 8006308:	47d0      	blx	sl
 800630a:	3001      	adds	r0, #1
 800630c:	d0ad      	beq.n	800626a <_printf_i+0x15a>
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	079b      	lsls	r3, r3, #30
 8006312:	d413      	bmi.n	800633c <_printf_i+0x22c>
 8006314:	68e0      	ldr	r0, [r4, #12]
 8006316:	9b03      	ldr	r3, [sp, #12]
 8006318:	4298      	cmp	r0, r3
 800631a:	bfb8      	it	lt
 800631c:	4618      	movlt	r0, r3
 800631e:	e7a6      	b.n	800626e <_printf_i+0x15e>
 8006320:	2301      	movs	r3, #1
 8006322:	4632      	mov	r2, r6
 8006324:	4649      	mov	r1, r9
 8006326:	4640      	mov	r0, r8
 8006328:	47d0      	blx	sl
 800632a:	3001      	adds	r0, #1
 800632c:	d09d      	beq.n	800626a <_printf_i+0x15a>
 800632e:	3501      	adds	r5, #1
 8006330:	68e3      	ldr	r3, [r4, #12]
 8006332:	9903      	ldr	r1, [sp, #12]
 8006334:	1a5b      	subs	r3, r3, r1
 8006336:	42ab      	cmp	r3, r5
 8006338:	dcf2      	bgt.n	8006320 <_printf_i+0x210>
 800633a:	e7eb      	b.n	8006314 <_printf_i+0x204>
 800633c:	2500      	movs	r5, #0
 800633e:	f104 0619 	add.w	r6, r4, #25
 8006342:	e7f5      	b.n	8006330 <_printf_i+0x220>
 8006344:	080064e1 	.word	0x080064e1
 8006348:	080064f2 	.word	0x080064f2

0800634c <memmove>:
 800634c:	4288      	cmp	r0, r1
 800634e:	b510      	push	{r4, lr}
 8006350:	eb01 0402 	add.w	r4, r1, r2
 8006354:	d902      	bls.n	800635c <memmove+0x10>
 8006356:	4284      	cmp	r4, r0
 8006358:	4623      	mov	r3, r4
 800635a:	d807      	bhi.n	800636c <memmove+0x20>
 800635c:	1e43      	subs	r3, r0, #1
 800635e:	42a1      	cmp	r1, r4
 8006360:	d008      	beq.n	8006374 <memmove+0x28>
 8006362:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006366:	f803 2f01 	strb.w	r2, [r3, #1]!
 800636a:	e7f8      	b.n	800635e <memmove+0x12>
 800636c:	4402      	add	r2, r0
 800636e:	4601      	mov	r1, r0
 8006370:	428a      	cmp	r2, r1
 8006372:	d100      	bne.n	8006376 <memmove+0x2a>
 8006374:	bd10      	pop	{r4, pc}
 8006376:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800637a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800637e:	e7f7      	b.n	8006370 <memmove+0x24>

08006380 <_sbrk_r>:
 8006380:	b538      	push	{r3, r4, r5, lr}
 8006382:	4d06      	ldr	r5, [pc, #24]	@ (800639c <_sbrk_r+0x1c>)
 8006384:	2300      	movs	r3, #0
 8006386:	4604      	mov	r4, r0
 8006388:	4608      	mov	r0, r1
 800638a:	602b      	str	r3, [r5, #0]
 800638c:	f7fb f92e 	bl	80015ec <_sbrk>
 8006390:	1c43      	adds	r3, r0, #1
 8006392:	d102      	bne.n	800639a <_sbrk_r+0x1a>
 8006394:	682b      	ldr	r3, [r5, #0]
 8006396:	b103      	cbz	r3, 800639a <_sbrk_r+0x1a>
 8006398:	6023      	str	r3, [r4, #0]
 800639a:	bd38      	pop	{r3, r4, r5, pc}
 800639c:	20011414 	.word	0x20011414

080063a0 <memcpy>:
 80063a0:	440a      	add	r2, r1
 80063a2:	4291      	cmp	r1, r2
 80063a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80063a8:	d100      	bne.n	80063ac <memcpy+0xc>
 80063aa:	4770      	bx	lr
 80063ac:	b510      	push	{r4, lr}
 80063ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063b6:	4291      	cmp	r1, r2
 80063b8:	d1f9      	bne.n	80063ae <memcpy+0xe>
 80063ba:	bd10      	pop	{r4, pc}

080063bc <_realloc_r>:
 80063bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063c0:	4607      	mov	r7, r0
 80063c2:	4614      	mov	r4, r2
 80063c4:	460d      	mov	r5, r1
 80063c6:	b921      	cbnz	r1, 80063d2 <_realloc_r+0x16>
 80063c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063cc:	4611      	mov	r1, r2
 80063ce:	f7ff bc4d 	b.w	8005c6c <_malloc_r>
 80063d2:	b92a      	cbnz	r2, 80063e0 <_realloc_r+0x24>
 80063d4:	f7ff fbde 	bl	8005b94 <_free_r>
 80063d8:	4625      	mov	r5, r4
 80063da:	4628      	mov	r0, r5
 80063dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063e0:	f000 f81a 	bl	8006418 <_malloc_usable_size_r>
 80063e4:	4284      	cmp	r4, r0
 80063e6:	4606      	mov	r6, r0
 80063e8:	d802      	bhi.n	80063f0 <_realloc_r+0x34>
 80063ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80063ee:	d8f4      	bhi.n	80063da <_realloc_r+0x1e>
 80063f0:	4621      	mov	r1, r4
 80063f2:	4638      	mov	r0, r7
 80063f4:	f7ff fc3a 	bl	8005c6c <_malloc_r>
 80063f8:	4680      	mov	r8, r0
 80063fa:	b908      	cbnz	r0, 8006400 <_realloc_r+0x44>
 80063fc:	4645      	mov	r5, r8
 80063fe:	e7ec      	b.n	80063da <_realloc_r+0x1e>
 8006400:	42b4      	cmp	r4, r6
 8006402:	4622      	mov	r2, r4
 8006404:	4629      	mov	r1, r5
 8006406:	bf28      	it	cs
 8006408:	4632      	movcs	r2, r6
 800640a:	f7ff ffc9 	bl	80063a0 <memcpy>
 800640e:	4629      	mov	r1, r5
 8006410:	4638      	mov	r0, r7
 8006412:	f7ff fbbf 	bl	8005b94 <_free_r>
 8006416:	e7f1      	b.n	80063fc <_realloc_r+0x40>

08006418 <_malloc_usable_size_r>:
 8006418:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800641c:	1f18      	subs	r0, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	bfbc      	itt	lt
 8006422:	580b      	ldrlt	r3, [r1, r0]
 8006424:	18c0      	addlt	r0, r0, r3
 8006426:	4770      	bx	lr

08006428 <_init>:
 8006428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800642a:	bf00      	nop
 800642c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800642e:	bc08      	pop	{r3}
 8006430:	469e      	mov	lr, r3
 8006432:	4770      	bx	lr

08006434 <_fini>:
 8006434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006436:	bf00      	nop
 8006438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800643a:	bc08      	pop	{r3}
 800643c:	469e      	mov	lr, r3
 800643e:	4770      	bx	lr
