#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x55a897d010 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x55a89a0ff0_0 .var "CLK", 0 0;
v0x55a89a10b0_0 .net "MemtoRegOut", 63 0, L_0x55a89b2c50;  1 drivers
v0x55a89a11c0_0 .var "Reset_L", 0 0;
v0x55a89a1260_0 .net "currentPC", 63 0, v0x55a899fcb0_0;  1 drivers
v0x55a89a1300_0 .var "passed", 7 0;
v0x55a89a1410_0 .var "startPC", 63 0;
v0x55a89a14d0_0 .var "watchdog", 15 0;
E_0x55a891fb80 .event edge, v0x55a89a14d0_0;
S_0x55a8923530 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x55a897d010;
 .timescale -9 -12;
v0x55a897c520_0 .var "numTests", 7 0;
v0x55a897c6e0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55a897c6e0_0;
    %load/vec4 v0x55a897c520_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x55a897c6e0_0, v0x55a897c520_0 {0 0 0};
T_0.1 ;
    %end;
S_0x55a8999d60 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x55a897d010;
 .timescale -9 -12;
v0x55a897c8a0_0 .var "actualOut", 63 0;
v0x55a897cd50_0 .var "expectedOut", 63 0;
v0x55a897cf10_0 .var "passed", 7 0;
v0x55a897b0f0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55a897c8a0_0;
    %load/vec4 v0x55a897cd50_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x55a897b0f0_0 {0 0 0};
    %load/vec4 v0x55a897cf10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55a897cf10_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x55a897b0f0_0, v0x55a897c8a0_0, v0x55a897cd50_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55a899a040 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x55a897d010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x55a899f400_0 .net "CLK", 0 0, v0x55a89a0ff0_0;  1 drivers
v0x55a899f4f0_0 .net "Memout", 63 0, v0x55a899b380_0;  1 drivers
v0x55a899f5b0_0 .net "MemtoRegOut", 63 0, L_0x55a89b2c50;  alias, 1 drivers
v0x55a899f6b0_0 .net "R2", 4 0, L_0x55a89a1b40;  1 drivers
v0x55a899f780_0 .net *"_ivl_5", 4 0, L_0x55a89a1790;  1 drivers
v0x55a899f870_0 .net *"_ivl_7", 4 0, L_0x55a89a1830;  1 drivers
v0x55a899f950_0 .net "aluctrl", 3 0, v0x55a899e460_0;  1 drivers
v0x55a899fa60_0 .net "aluout", 63 0, v0x55a899a740_0;  1 drivers
v0x55a899fb70_0 .net "alusrc", 0 0, v0x55a899e540_0;  1 drivers
v0x55a899fc10_0 .net "branch", 0 0, v0x55a899e5e0_0;  1 drivers
v0x55a899fcb0_0 .var "currentpc", 63 0;
v0x55a899fda0_0 .net "extimm", 63 0, v0x55a899b980_0;  1 drivers
v0x55a899feb0_0 .net "instruction", 31 0, v0x55a899f2f0_0;  1 drivers
v0x55a899ffc0_0 .net "mem2reg", 0 0, v0x55a899e6e0_0;  1 drivers
v0x55a89a0060_0 .net "memread", 0 0, v0x55a899e780_0;  1 drivers
v0x55a89a0150_0 .net "memwrite", 0 0, v0x55a899e870_0;  1 drivers
v0x55a89a0240_0 .net "nextpc", 63 0, L_0x55a897c400;  1 drivers
v0x55a89a03f0_0 .net "opcode", 10 0, L_0x55a89a1a10;  1 drivers
v0x55a89a0490_0 .net "rd", 4 0, L_0x55a89a1590;  1 drivers
v0x55a89a0530_0 .net "reg2loc", 0 0, v0x55a899e9e0_0;  1 drivers
v0x55a89a05d0_0 .net "regB", 63 0, L_0x55a89b2ac0;  1 drivers
v0x55a89a0670_0 .net "regoutA", 63 0, L_0x55a89b20a0;  1 drivers
v0x55a89a0760_0 .net "regoutB", 63 0, L_0x55a89b2880;  1 drivers
v0x55a89a0850_0 .net "regwrite", 0 0, v0x55a899ea80_0;  1 drivers
v0x55a89a0940_0 .net "resetl", 0 0, v0x55a89a11c0_0;  1 drivers
v0x55a89a0a00_0 .net "rm", 4 0, L_0x55a89a16a0;  1 drivers
v0x55a89a0ac0_0 .net "rn", 4 0, L_0x55a89a18d0;  1 drivers
v0x55a89a0b80_0 .net "signop", 1 0, v0x55a899eb50_0;  1 drivers
v0x55a89a0c90_0 .net "startpc", 63 0, v0x55a89a1410_0;  1 drivers
v0x55a89a0d70_0 .net "uncond_branch", 0 0, v0x55a899ec20_0;  1 drivers
v0x55a89a0e60_0 .net "zero", 0 0, v0x55a899a820_0;  1 drivers
L_0x55a89a1590 .part v0x55a899f2f0_0, 0, 5;
L_0x55a89a16a0 .part v0x55a899f2f0_0, 5, 5;
L_0x55a89a1790 .part v0x55a899f2f0_0, 0, 5;
L_0x55a89a1830 .part v0x55a899f2f0_0, 16, 5;
L_0x55a89a18d0 .functor MUXZ 5, L_0x55a89a1830, L_0x55a89a1790, v0x55a899e9e0_0, C4<>;
L_0x55a89a1a10 .part v0x55a899f2f0_0, 21, 11;
L_0x55a89a1b40 .functor MUXZ 5, L_0x55a89a18d0, L_0x55a89a1590, v0x55a899e9e0_0, C4<>;
L_0x55a89b2ac0 .functor MUXZ 64, L_0x55a89b2880, v0x55a899b980_0, v0x55a899e540_0, C4<>;
L_0x55a89b2c50 .functor MUXZ 64, v0x55a899a740_0, v0x55a899b380_0, v0x55a899e540_0, C4<>;
S_0x55a899a2a0 .scope module, "ALU" "ALU" 3 96, 4 8 0, S_0x55a899a040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x55a8975f10_0 .net "ALUCtrl", 3 0, v0x55a899e460_0;  alias, 1 drivers
v0x55a899a5a0_0 .net "BusA", 63 0, L_0x55a89b20a0;  alias, 1 drivers
v0x55a899a680_0 .net "BusB", 63 0, L_0x55a89b2ac0;  alias, 1 drivers
v0x55a899a740_0 .var "BusW", 63 0;
v0x55a899a820_0 .var "Zero", 0 0;
E_0x55a88e7660 .event edge, v0x55a899a680_0, v0x55a899a5a0_0, v0x55a8975f10_0;
S_0x55a899a9d0 .scope module, "DataMemory" "DataMemory" 3 99, 5 5 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x55a899b070_0 .net "Address", 63 0, v0x55a899a740_0;  alias, 1 drivers
v0x55a899b150_0 .net "Clock", 0 0, v0x55a89a0ff0_0;  alias, 1 drivers
v0x55a899b1f0_0 .net "MemoryRead", 0 0, v0x55a899e780_0;  alias, 1 drivers
v0x55a899b2c0_0 .net "MemoryWrite", 0 0, v0x55a899e870_0;  alias, 1 drivers
v0x55a899b380_0 .var "ReadData", 63 0;
v0x55a899b4b0_0 .net "WriteData", 63 0, L_0x55a89b2880;  alias, 1 drivers
v0x55a899b590 .array "memBank", 0 1023, 7 0;
E_0x55a89200b0 .event posedge, v0x55a899b150_0;
S_0x55a899ac90 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x55a899a9d0;
 .timescale -9 -12;
v0x55a899ae90_0 .var "addr", 63 0;
v0x55a899af90_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55a899ae90_0;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %load/vec4 v0x55a899af90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55a899ae90_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a899b590, 4, 0;
    %end;
S_0x55a899b710 .scope module, "Extend" "SignExtender" 3 92, 6 1 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 32 "Imm16";
    .port_info 2 /INPUT 2 "Ctrl";
v0x55a899b980_0 .var "BusImm", 63 0;
v0x55a899ba80_0 .net "Ctrl", 1 0, v0x55a899eb50_0;  alias, 1 drivers
v0x55a899bb60_0 .net "Imm16", 31 0, v0x55a899f2f0_0;  alias, 1 drivers
v0x55a899bc50_0 .var "polarity", 0 0;
E_0x55a891ff50 .event edge, v0x55a899ba80_0, v0x55a899bb60_0, v0x55a899bc50_0;
S_0x55a899bd90 .scope module, "NextPClogic" "NextPClogic" 3 102, 7 1 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x55a897c400 .functor BUFZ 64, v0x55a899c680_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55a899c090_0 .net "ALUZero", 0 0, v0x55a899a820_0;  alias, 1 drivers
v0x55a899c180_0 .net "Branch", 0 0, v0x55a899e5e0_0;  alias, 1 drivers
v0x55a899c220_0 .net "CurrentPC", 63 0, v0x55a899fcb0_0;  alias, 1 drivers
v0x55a899c310_0 .var "Imm", 63 0;
v0x55a899c3f0_0 .net "NextPC", 63 0, L_0x55a897c400;  alias, 1 drivers
v0x55a899c520_0 .net "SignExtImm64", 63 0, v0x55a899b980_0;  alias, 1 drivers
v0x55a899c5e0_0 .net "Uncondbranch", 0 0, v0x55a899ec20_0;  alias, 1 drivers
v0x55a899c680_0 .var "newpc", 63 0;
E_0x55a899c010/0 .event edge, v0x55a899c5e0_0, v0x55a899b980_0, v0x55a899c220_0, v0x55a899c310_0;
E_0x55a899c010/1 .event edge, v0x55a899c180_0, v0x55a899a820_0;
E_0x55a899c010 .event/or E_0x55a899c010/0, E_0x55a899c010/1;
S_0x55a899c860 .scope module, "Register" "MiniRegisterFile" 3 91, 8 1 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x55a899cbf0_0 .net "BusA", 63 0, L_0x55a89b20a0;  alias, 1 drivers
v0x55a899ccd0_0 .net "BusB", 63 0, L_0x55a89b2880;  alias, 1 drivers
v0x55a899cda0_0 .net "BusW", 63 0, L_0x55a89b2c50;  alias, 1 drivers
v0x55a899ce70_0 .net "Clk", 0 0, v0x55a89a0ff0_0;  alias, 1 drivers
v0x55a899cf40_0 .net "RA", 4 0, L_0x55a89a16a0;  alias, 1 drivers
v0x55a899d050_0 .net "RB", 4 0, L_0x55a89a1b40;  alias, 1 drivers
v0x55a899d130_0 .net "RW", 4 0, L_0x55a89a1590;  alias, 1 drivers
v0x55a899d210_0 .net "RegWr", 0 0, v0x55a899ea80_0;  alias, 1 drivers
L_0x7fb54f6018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a899d2d0_0 .net/2u *"_ivl_0", 4 0, L_0x7fb54f6018;  1 drivers
v0x55a899d3b0_0 .net *"_ivl_10", 63 0, L_0x55a89a1f00;  1 drivers
L_0x7fb54f60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a899d490_0 .net *"_ivl_13", 31 0, L_0x7fb54f60a8;  1 drivers
L_0x7fb54f60f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a899d570_0 .net/2u *"_ivl_14", 63 0, L_0x7fb54f60f0;  1 drivers
L_0x7fb54f6138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a899d650_0 .net/2u *"_ivl_18", 4 0, L_0x7fb54f6138;  1 drivers
v0x55a899d730_0 .net *"_ivl_2", 0 0, L_0x55a89a1c80;  1 drivers
v0x55a899d7f0_0 .net *"_ivl_20", 0 0, L_0x55a89b2430;  1 drivers
v0x55a899d8b0_0 .net *"_ivl_22", 31 0, L_0x55a89b2560;  1 drivers
v0x55a899d990_0 .net *"_ivl_24", 7 0, L_0x55a89b2600;  1 drivers
L_0x7fb54f6180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a899da70_0 .net *"_ivl_27", 2 0, L_0x7fb54f6180;  1 drivers
v0x55a899db50_0 .net *"_ivl_28", 63 0, L_0x55a89b2740;  1 drivers
L_0x7fb54f61c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a899dc30_0 .net *"_ivl_31", 31 0, L_0x7fb54f61c8;  1 drivers
L_0x7fb54f6210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a899dd10_0 .net/2u *"_ivl_32", 63 0, L_0x7fb54f6210;  1 drivers
v0x55a899ddf0_0 .net *"_ivl_4", 31 0, L_0x55a89a1d70;  1 drivers
v0x55a899ded0_0 .net *"_ivl_6", 7 0, L_0x55a89a1e10;  1 drivers
L_0x7fb54f6060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a899dfb0_0 .net *"_ivl_9", 2 0, L_0x7fb54f6060;  1 drivers
v0x55a899e090 .array "registers", 0 63, 31 0;
E_0x55a897f120 .event negedge, v0x55a899b150_0;
L_0x55a89a1c80 .cmp/ne 5, L_0x55a89a16a0, L_0x7fb54f6018;
L_0x55a89a1d70 .array/port v0x55a899e090, L_0x55a89a1e10;
L_0x55a89a1e10 .concat [ 5 3 0 0], L_0x55a89a16a0, L_0x7fb54f6060;
L_0x55a89a1f00 .concat [ 32 32 0 0], L_0x55a89a1d70, L_0x7fb54f60a8;
L_0x55a89b20a0 .delay 64 (2000,2000,2000) L_0x55a89b20a0/d;
L_0x55a89b20a0/d .functor MUXZ 64, L_0x7fb54f60f0, L_0x55a89a1f00, L_0x55a89a1c80, C4<>;
L_0x55a89b2430 .cmp/ne 5, L_0x55a89a1b40, L_0x7fb54f6138;
L_0x55a89b2560 .array/port v0x55a899e090, L_0x55a89b2600;
L_0x55a89b2600 .concat [ 5 3 0 0], L_0x55a89a1b40, L_0x7fb54f6180;
L_0x55a89b2740 .concat [ 32 32 0 0], L_0x55a89b2560, L_0x7fb54f61c8;
L_0x55a89b2880 .delay 64 (2000,2000,2000) L_0x55a89b2880/d;
L_0x55a89b2880/d .functor MUXZ 64, L_0x7fb54f6210, L_0x55a89b2740, L_0x55a89b2430, C4<>;
S_0x55a899e250 .scope module, "control" "control" 3 69, 9 17 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 2 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x55a899e460_0 .var "aluop", 3 0;
v0x55a899e540_0 .var "alusrc", 0 0;
v0x55a899e5e0_0 .var "branch", 0 0;
v0x55a899e6e0_0 .var "mem2reg", 0 0;
v0x55a899e780_0 .var "memread", 0 0;
v0x55a899e870_0 .var "memwrite", 0 0;
v0x55a899e940_0 .net "opcode", 10 0, L_0x55a89a1a10;  alias, 1 drivers
v0x55a899e9e0_0 .var "reg2loc", 0 0;
v0x55a899ea80_0 .var "regwrite", 0 0;
v0x55a899eb50_0 .var "signop", 1 0;
v0x55a899ec20_0 .var "uncond_branch", 0 0;
E_0x55a899e3e0 .event edge, v0x55a899e940_0;
S_0x55a899ee70 .scope module, "imem" "InstructionMemory" 3 64, 10 8 0, S_0x55a899a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x55a897bed0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x55a897bf10 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x55a899f1e0_0 .net "Address", 63 0, v0x55a899fcb0_0;  alias, 1 drivers
v0x55a899f2f0_0 .var "Data", 31 0;
E_0x55a899f160 .event edge, v0x55a899c220_0;
    .scope S_0x55a899ee70;
T_3 ;
    %wait E_0x55a899f160;
    %load/vec4 v0x55a899f1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55a899f2f0_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a899e250;
T_4 ;
    %wait E_0x55a899e3e0;
    %load/vec4 v0x55a899e940_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1440, 7, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 31, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 19, 16, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 201, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 17, 1, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 393, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 72, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 88, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 64, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 68, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 21, 1, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 31, 0, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 29, 21, 5;
    %split/vec4 1;
    %store/vec4 v0x55a899e6e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e780_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899ec20_0, 0, 1;
    %store/vec4 v0x55a899e9e0_0, 0, 1;
    %pushi/vec4 190, 188, 9;
    %split/vec4 2;
    %store/vec4 v0x55a899eb50_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x55a899e460_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x55a899ea80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a899e540_0, 0, 1;
    %store/vec4 v0x55a899e870_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a899c860;
T_5 ;
    %wait E_0x55a897f120;
    %load/vec4 v0x55a899d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a899cda0_0;
    %pad/u 32;
    %load/vec4 v0x55a899d130_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899e090, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a899b710;
T_6 ;
    %wait E_0x55a891ff50;
    %load/vec4 v0x55a899ba80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x55a899bc50_0, 0, 1;
    %load/vec4 v0x55a899bc50_0;
    %replicate 52;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a899b980_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x55a899bc50_0, 0, 1;
    %load/vec4 v0x55a899bc50_0;
    %replicate 55;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a899b980_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x55a899bc50_0, 0, 1;
    %load/vec4 v0x55a899bc50_0;
    %replicate 38;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a899b980_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x55a899bc50_0, 0, 1;
    %load/vec4 v0x55a899bc50_0;
    %replicate 45;
    %load/vec4 v0x55a899bb60_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a899b980_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a899a2a0;
T_7 ;
    %wait E_0x55a88e7660;
    %load/vec4 v0x55a8975f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x55a899a5a0_0;
    %load/vec4 v0x55a899a680_0;
    %and;
    %store/vec4 v0x55a899a740_0, 0, 64;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x55a899a5a0_0;
    %load/vec4 v0x55a899a680_0;
    %or;
    %store/vec4 v0x55a899a740_0, 0, 64;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x55a899a5a0_0;
    %load/vec4 v0x55a899a680_0;
    %add;
    %store/vec4 v0x55a899a740_0, 0, 64;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x55a899a5a0_0;
    %load/vec4 v0x55a899a680_0;
    %sub;
    %store/vec4 v0x55a899a740_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55a899a680_0;
    %store/vec4 v0x55a899a740_0, 0, 64;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0x55a899a820_0;
    %load/vec4 v0x55a899a740_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0x55a899a820_0;
T_7.6 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a899a9d0;
T_8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a899ae90_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55a899af90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x55a899ac90;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55a899ae90_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55a899af90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x55a899ac90;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55a899ae90_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55a899af90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x55a899ac90;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55a899ae90_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55a899af90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x55a899ac90;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55a899ae90_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a899af90_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x55a899ac90;
    %join;
    %end;
    .thread T_8;
    .scope S_0x55a899a9d0;
T_9 ;
    %wait E_0x55a89200b0;
    %load/vec4 v0x55a899b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 4, v0x55a899b070_0;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a899b590, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a899b380_0, 4, 5;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a899a9d0;
T_10 ;
    %wait E_0x55a89200b0;
    %load/vec4 v0x55a899b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55a899b070_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
    %load/vec4 v0x55a899b4b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55a899b070_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a899b590, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a899bd90;
T_11 ;
    %wait E_0x55a899c010;
    %load/vec4 v0x55a899c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55a899c520_0;
    %muli 4, 0, 64;
    %store/vec4 v0x55a899c310_0, 0, 64;
    %load/vec4 v0x55a899c220_0;
    %load/vec4 v0x55a899c310_0;
    %add;
    %store/vec4 v0x55a899c680_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a899c180_0;
    %load/vec4 v0x55a899c090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55a899c520_0;
    %muli 4, 0, 64;
    %store/vec4 v0x55a899c310_0, 0, 64;
    %load/vec4 v0x55a899c220_0;
    %load/vec4 v0x55a899c310_0;
    %add;
    %store/vec4 v0x55a899c680_0, 0, 64;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55a899c220_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55a899c680_0, 0, 64;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55a899a040;
T_12 ;
    %wait E_0x55a897f120;
    %load/vec4 v0x55a89a0940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55a89a0240_0;
    %assign/vec4 v0x55a899fcb0_0, 3000;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a89a0c90_0;
    %assign/vec4 v0x55a899fcb0_0, 3000;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a897d010;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55a897d010;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a89a11c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a89a1410_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a89a1300_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a89a14d0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a89a11c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a89a1410_0, 0, 64;
    %wait E_0x55a89200b0;
    %wait E_0x55a897f120;
    %wait E_0x55a89200b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a89a11c0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x55a89a1260_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_14.1, 5;
    %wait E_0x55a89200b0;
    %wait E_0x55a897f120;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x55a89a1260_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %load/vec4 v0x55a89a10b0_0;
    %store/vec4 v0x55a897c8a0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x55a897cd50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55a897b0f0_0, 0, 257;
    %load/vec4 v0x55a89a1300_0;
    %store/vec4 v0x55a897cf10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55a8999d60;
    %join;
    %load/vec4 v0x55a897cf10_0;
    %store/vec4 v0x55a89a1300_0, 0, 8;
    %load/vec4 v0x55a89a1300_0;
    %store/vec4 v0x55a897c6e0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55a897c520_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55a8923530;
    %join;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x55a897d010;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a89a0ff0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55a897d010;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x55a89a0ff0_0;
    %inv;
    %store/vec4 v0x55a89a0ff0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55a89a0ff0_0;
    %inv;
    %store/vec4 v0x55a89a0ff0_0, 0, 1;
    %load/vec4 v0x55a89a14d0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55a89a14d0_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a897d010;
T_17 ;
    %wait E_0x55a891fb80;
    %load/vec4 v0x55a89a14d0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 130 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 131 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "SignExtender.v";
    "NextPClogic.v";
    "MiniRegisterFile.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
