{
    "code": "module TopModule (\n    input logic clk,         // Clock signal\n    input logic rst,         // Synchronous reset\n    input logic [7:0] d,     // 8-bit input data\n    output logic [7:0] q      // 8-bit output data\n);\n\n    always @(posedge clk) begin\n        if (rst) begin\n            q <= 8'b00000000;  // Reset state\n        end else begin\n            q <= d;            // Capture input\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "R"
    },
    "iterations_used": 1
}