{
    "celltypes": {
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2100,
                    "min_hold": 0,
                    "min_setup": 1718,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1168,
                    "min_hold": 0,
                    "min_setup": 1099,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1208,
                    "min_hold": 0,
                    "min_setup": 1123,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1206,
                    "minv": 852,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1065,
                    "minv": 840,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2544,
                    "minv": 1728,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1394,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1111,
                    "min_hold": 0,
                    "min_setup": 1033,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1568,
                    "min_hold": 0,
                    "min_setup": 1426,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2307,
                    "minv": 1359,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 2867,
                    "minv": 1568,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 2658,
                    "minv": 1484,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 3297,
                    "minv": 1976,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1976,
                    "minv": 571,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 2516,
                    "minv": 1702,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3101,
                    "minv": 1940,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 3458,
                    "minv": 2397,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 1197,
                    "minv": 944,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1147,
                    "minv": 692,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2026,
                    "min_hold": 0,
                    "min_setup": 2026,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1481,
                    "min_hold": 0,
                    "min_setup": 1268,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2116,
                    "min_hold": 0,
                    "min_setup": 1720,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1362,
                    "min_hold": 0,
                    "min_setup": 1166,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1442,
                    "min_hold": 0,
                    "min_setup": 1263,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1134,
                    "min_hold": 0,
                    "min_setup": 1010,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1270,
                    "min_hold": 0,
                    "min_setup": 1195,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2160,
                    "min_hold": 0,
                    "min_setup": 2146,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1454,
                    "min_hold": 0,
                    "min_setup": 1421,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 2576,
                    "min_hold": 0,
                    "min_setup": 2486,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1129,
                    "min_hold": 0,
                    "min_setup": 1122,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "DCS:DCS": {
            "iopaths": [
                {
                    "from_pin": "CLK0",
                    "maxv": 1078,
                    "minv": 1065,
                    "to_pin": "DCSOUT"
                },
                {
                    "from_pin": "CLK1",
                    "maxv": 1096,
                    "minv": 1084,
                    "to_pin": "DCSOUT"
                },
                {
                    "from_pin": "SEL",
                    "maxv": 755,
                    "minv": 750,
                    "to_pin": "DCSOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK0",
                    "max_hold": 39,
                    "max_setup": 22,
                    "min_hold": 38,
                    "min_setup": 21,
                    "pin": "SEL"
                },
                {
                    "clock": "CLK1",
                    "max_hold": 39,
                    "max_setup": 22,
                    "min_hold": 38,
                    "min_setup": 21,
                    "pin": "SEL"
                }
            ]
        },
        "DP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 68,
                    "max_setup": 19,
                    "min_hold": 68,
                    "min_setup": 19,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 109,
                    "max_setup": 386,
                    "min_hold": 109,
                    "min_setup": 386,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 0,
                    "min_hold": 110,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 145,
                    "max_setup": 337,
                    "min_hold": 145,
                    "min_setup": 337,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 287,
                    "min_hold": 0,
                    "min_setup": 287,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 307,
                    "min_hold": 0,
                    "min_setup": 307,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 282,
                    "min_hold": 0,
                    "min_setup": 282,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 303,
                    "min_hold": 0,
                    "min_setup": 303,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 128,
                    "max_setup": 125,
                    "min_hold": 128,
                    "min_setup": 125,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 59,
                    "max_setup": 252,
                    "min_hold": 59,
                    "min_setup": 252,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 166,
                    "max_setup": 4,
                    "min_hold": 166,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 173,
                    "max_setup": 5,
                    "min_hold": 173,
                    "min_setup": 5,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 137,
                    "max_setup": 130,
                    "min_hold": 137,
                    "min_setup": 130,
                    "pin": "WEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 126,
                    "max_setup": 214,
                    "min_hold": 126,
                    "min_setup": 214,
                    "pin": "WEB"
                }
            ]
        },
        "FIFO16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 1776,
                    "minv": 1776,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1783,
                    "minv": 1783,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1773,
                    "minv": 1773,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1806,
                    "minv": 1806,
                    "to_pin": "FULLF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1814,
                    "minv": 1814,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1763,
                    "minv": 1763,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOB"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1808,
                    "minv": 1808,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1784,
                    "minv": 1784,
                    "to_pin": "FULLF"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 287,
                    "min_hold": 0,
                    "min_setup": 287,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 307,
                    "min_hold": 0,
                    "min_setup": 307,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 282,
                    "min_hold": 0,
                    "min_setup": 282,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 303,
                    "min_hold": 0,
                    "min_setup": 303,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 131,
                    "min_hold": 103,
                    "min_setup": 131,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 78,
                    "min_hold": 93,
                    "min_setup": 78,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 166,
                    "max_setup": 4,
                    "min_hold": 166,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 160,
                    "max_setup": 4,
                    "min_hold": 160,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 173,
                    "max_setup": 5,
                    "min_hold": 173,
                    "min_setup": 5,
                    "pin": "RSTB"
                }
            ]
        },
        "IOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 1583,
                    "minv": 1497,
                    "to_pin": "INDD"
                },
                {
                    "from_pin": "DIR",
                    "maxv": 468,
                    "minv": 457,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "LOAD_N",
                    "maxv": 1202,
                    "minv": 1174,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "MOVE",
                    "maxv": 1031,
                    "minv": 1008,
                    "to_pin": "COUT"
                }
            ],
            "setupholds": []
        },
        "IOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 861,
                    "minv": 807,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 782,
                    "min_hold": 0,
                    "min_setup": 32,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 183,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 196,
                    "max_setup": 0,
                    "min_hold": 194,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:IDDRXN": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 861,
                    "minv": 741,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 848,
                    "min_hold": 0,
                    "min_setup": 104,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "ECLK"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 183,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 196,
                    "max_setup": 0,
                    "min_hold": 194,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                },
                {
                    "clock": "ECLK",
                    "max_hold": 217,
                    "max_setup": 0,
                    "min_hold": 205,
                    "min_setup": 0,
                    "pin": "WORDALIGN"
                }
            ]
        },
        "IOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 1875,
                    "minv": 1833,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 630,
                    "minv": 613,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 879,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 840,
                    "min_hold": 0,
                    "min_setup": 95,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 1107,
                    "min_hold": 0,
                    "min_setup": 1102,
                    "pin": "LSRIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 183,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 196,
                    "max_setup": 0,
                    "min_hold": 194,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 824,
                    "minv": 809,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1055,
                    "min_hold": 0,
                    "min_setup": 1006,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 1779,
                    "minv": 1753,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1055,
                    "min_hold": 0,
                    "min_setup": 1006,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 942,
                    "minv": 822,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 651,
                    "min_hold": 0,
                    "min_setup": 570,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 1910,
                    "minv": 1774,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 651,
                    "min_hold": 0,
                    "min_setup": 570,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 2187,
                    "minv": 2137,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 2190,
                    "minv": 2140,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 893,
                    "minv": 859,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 895,
                    "minv": 869,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 924,
                    "min_hold": 0,
                    "min_setup": 923,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1174,
                    "min_hold": 0,
                    "min_setup": 1106,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 658,
                    "min_hold": 0,
                    "min_setup": 657,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 671,
                    "min_hold": 0,
                    "min_setup": 670,
                    "pin": "TXDATA0"
                }
            ]
        },
        "IOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 2187,
                    "minv": 2137,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 1850,
                    "minv": 1805,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 895,
                    "minv": 869,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 924,
                    "min_hold": 0,
                    "min_setup": 923,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 1174,
                    "min_hold": 0,
                    "min_setup": 1106,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 658,
                    "min_hold": 0,
                    "min_setup": 657,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 671,
                    "min_hold": 0,
                    "min_setup": 670,
                    "pin": "TXDATA0"
                }
            ]
        },
        "LRAM_CORE": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 14646,
                    "minv": 9019,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 14732,
                    "minv": 13979,
                    "to_pin": "DOB"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 14473,
                    "minv": 8995,
                    "to_pin": "ERRDECA"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 14561,
                    "minv": 13900,
                    "to_pin": "ERRDECB"
                },
                {
                    "from_pin": "SCANCLK",
                    "maxv": 2042,
                    "minv": 1293,
                    "to_pin": "DOA"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 82,
                    "max_setup": 1491,
                    "min_hold": 82,
                    "min_setup": 1491,
                    "pin": "ADA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 26,
                    "max_setup": 1661,
                    "min_hold": 26,
                    "min_setup": 1661,
                    "pin": "ADB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 110,
                    "max_setup": 1366,
                    "min_hold": 110,
                    "min_setup": 1366,
                    "pin": "BENA_N"
                },
                {
                    "clock": "CLK",
                    "max_hold": 3,
                    "max_setup": 1474,
                    "min_hold": 3,
                    "min_setup": 1474,
                    "pin": "BENB_N"
                },
                {
                    "clock": "CLK",
                    "max_hold": 96,
                    "max_setup": 1291,
                    "min_hold": 96,
                    "min_setup": 1291,
                    "pin": "CEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 62,
                    "max_setup": 1416,
                    "min_hold": 62,
                    "min_setup": 1416,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 201,
                    "max_setup": 7072,
                    "min_hold": 133,
                    "min_setup": 5406,
                    "pin": "CSA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 114,
                    "max_setup": 6987,
                    "min_hold": 114,
                    "min_setup": 6987,
                    "pin": "CSB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 85,
                    "max_setup": 1358,
                    "min_hold": 85,
                    "min_setup": 1358,
                    "pin": "DIA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 73,
                    "max_setup": 1466,
                    "min_hold": 73,
                    "min_setup": 1466,
                    "pin": "DIB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 62,
                    "max_setup": 1288,
                    "min_hold": 62,
                    "min_setup": 1288,
                    "pin": "OCEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 66,
                    "max_setup": 1119,
                    "min_hold": 66,
                    "min_setup": 1119,
                    "pin": "OCEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 223,
                    "max_setup": 7072,
                    "min_hold": 150,
                    "min_setup": 5405,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 109,
                    "max_setup": 6972,
                    "min_hold": 109,
                    "min_setup": 6972,
                    "pin": "RSTB"
                },
                {
                    "clock": "DIA",
                    "max_hold": 0,
                    "max_setup": 3625,
                    "min_hold": 0,
                    "min_setup": 3625,
                    "pin": "SCANCLK"
                },
                {
                    "clock": "WEB",
                    "max_hold": 0,
                    "max_setup": 2812,
                    "min_hold": 0,
                    "min_setup": 2812,
                    "pin": "SCANCLK"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1429,
                    "min_hold": 0,
                    "min_setup": 1429,
                    "pin": "WEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 67,
                    "max_setup": 1513,
                    "min_hold": 67,
                    "min_setup": 1513,
                    "pin": "WEB"
                }
            ]
        },
        "MULT18X36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH36",
                    "maxv": 952,
                    "minv": 72,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "PL36",
                    "maxv": 944,
                    "minv": 313,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 599,
                    "minv": 326,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1188,
                    "minv": 1188,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18H",
                    "maxv": 1598,
                    "minv": 1598,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18L",
                    "maxv": 1073,
                    "minv": 818,
                    "to_pin": "P72"
                }
            ],
            "setupholds": []
        },
        "MULT18_CORE": {
            "iopaths": [
                {
                    "from_pin": "ARH",
                    "maxv": 2217,
                    "minv": 1850,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 2152,
                    "minv": 1850,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 168,
                    "minv": 141,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ARL",
                    "maxv": 2206,
                    "minv": 1806,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRH",
                    "maxv": 2132,
                    "minv": 1727,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 2131,
                    "minv": 1830,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 159,
                    "minv": 137,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "BRL",
                    "maxv": 2222,
                    "minv": 1856,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PH18",
                    "maxv": 1274,
                    "minv": 449,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 1288,
                    "minv": 257,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 1598,
                    "minv": 1598,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 757,
                    "minv": 425,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2227,
                    "minv": 2227,
                    "to_pin": "P36"
                }
            ],
            "setupholds": []
        },
        "MULT36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH72",
                    "maxv": 573,
                    "minv": 221,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PH72",
                    "maxv": 573,
                    "minv": 221,
                    "to_pin": "PML72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 590,
                    "minv": 0,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 590,
                    "minv": 0,
                    "to_pin": "PML72"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 453,
                    "minv": 302,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "A",
                    "maxv": 290,
                    "minv": 213,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "A",
                    "maxv": 1430,
                    "minv": 523,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 423,
                    "minv": 374,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 232,
                    "minv": 220,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 1402,
                    "minv": 992,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BR",
                    "maxv": 204,
                    "minv": 153,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 342,
                    "minv": 177,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 163,
                    "minv": 153,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 1398,
                    "minv": 1009,
                    "to_pin": "P18"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE:REGA1": {
            "iopaths": [
                {
                    "from_pin": "BR",
                    "maxv": 204,
                    "minv": 153,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 342,
                    "minv": 177,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 163,
                    "minv": 153,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 1398,
                    "minv": 1009,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1041,
                    "minv": 643,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 768,
                    "minv": 750,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 923,
                    "minv": 575,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 597,
                    "minv": 577,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 2008,
                    "minv": 854,
                    "to_pin": "P18"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 851,
                    "min_hold": 0,
                    "min_setup": 685,
                    "pin": "A"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 750,
                    "pin": "ASIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1308,
                    "min_hold": 0,
                    "min_setup": 1249,
                    "pin": "CEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1338,
                    "min_hold": 0,
                    "min_setup": 856,
                    "pin": "RSTA"
                }
            ]
        },
        "OXIDE_COMB:CCU2": {
            "iopaths": [
                {
                    "from_pin": "A0",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "A0",
                    "maxv": 843,
                    "minv": 777,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A0",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "A1",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A1",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B0",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "B0",
                    "maxv": 843,
                    "minv": 777,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B0",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B1",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B1",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C0",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "C0",
                    "maxv": 843,
                    "minv": 777,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C0",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C1",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C1",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D0",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "D0",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D1",
                    "maxv": 397,
                    "minv": 341,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "D1",
                    "maxv": 585,
                    "minv": 485,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 406,
                    "minv": 316,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 545,
                    "minv": 452,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 98,
                    "minv": 81,
                    "to_pin": "FCO"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:DPRAM": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "WDI",
                    "maxv": 1985,
                    "minv": 1630,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:LUT4": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 408,
                    "minv": 341,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:WIDEFN9": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 511,
                    "minv": 464,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "B",
                    "maxv": 519,
                    "minv": 458,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "C",
                    "maxv": 522,
                    "minv": 464,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "D",
                    "maxv": 518,
                    "minv": 455,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "F1",
                    "maxv": 187,
                    "minv": 77,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "SEL",
                    "maxv": 288,
                    "minv": 246,
                    "to_pin": "OFX"
                }
            ],
            "setupholds": []
        },
        "OXIDE_FF:PPP:ASYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 578,
                    "minv": 495,
                    "to_pin": "Q"
                },
                {
                    "from_pin": "LSR",
                    "maxv": 1147,
                    "minv": 1062,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 367,
                    "min_hold": 0,
                    "min_setup": 336,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 279,
                    "max_setup": 0,
                    "min_hold": 268,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 740,
                    "min_hold": 0,
                    "min_setup": 740,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 250,
                    "max_setup": 0,
                    "min_hold": 229,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "OXIDE_FF:PPP:SYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 578,
                    "minv": 495,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 367,
                    "min_hold": 0,
                    "min_setup": 336,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 279,
                    "max_setup": 0,
                    "min_hold": 268,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 56,
                    "max_setup": 386,
                    "min_hold": 56,
                    "min_setup": 360,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 250,
                    "max_setup": 0,
                    "min_hold": 229,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "PDP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 4005,
                    "minv": 4005,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 68,
                    "max_setup": 19,
                    "min_hold": 68,
                    "min_setup": 19,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 109,
                    "max_setup": 386,
                    "min_hold": 109,
                    "min_setup": 386,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 0,
                    "min_hold": 110,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 145,
                    "max_setup": 337,
                    "min_hold": 145,
                    "min_setup": 337,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 287,
                    "min_hold": 0,
                    "min_setup": 287,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 307,
                    "min_hold": 0,
                    "min_setup": 307,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 282,
                    "min_hold": 0,
                    "min_setup": 282,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 303,
                    "min_hold": 0,
                    "min_setup": 303,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 131,
                    "min_hold": 103,
                    "min_setup": 131,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 78,
                    "min_hold": 93,
                    "min_setup": 78,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 166,
                    "max_setup": 4,
                    "min_hold": 166,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 160,
                    "max_setup": 4,
                    "min_hold": 160,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 173,
                    "max_setup": 5,
                    "min_hold": 173,
                    "min_setup": 5,
                    "pin": "RSTB"
                }
            ]
        },
        "PDPSC16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 2272,
                    "minv": 2272,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 2287,
                    "minv": 2287,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 68,
                    "max_setup": 19,
                    "min_hold": 68,
                    "min_setup": 19,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 109,
                    "max_setup": 386,
                    "min_hold": 109,
                    "min_setup": 386,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 0,
                    "min_hold": 110,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 145,
                    "max_setup": 337,
                    "min_hold": 145,
                    "min_setup": 337,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 287,
                    "min_hold": 0,
                    "min_setup": 287,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 307,
                    "min_hold": 0,
                    "min_setup": 307,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 282,
                    "min_hold": 0,
                    "min_setup": 282,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 303,
                    "min_hold": 0,
                    "min_setup": 303,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 131,
                    "min_hold": 103,
                    "min_setup": 131,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 93,
                    "max_setup": 78,
                    "min_hold": 93,
                    "min_setup": 78,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 166,
                    "max_setup": 4,
                    "min_hold": 166,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 160,
                    "max_setup": 4,
                    "min_hold": 160,
                    "min_setup": 4,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 173,
                    "max_setup": 5,
                    "min_hold": 173,
                    "min_setup": 5,
                    "pin": "RSTB"
                }
            ]
        },
        "PIO:HSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 475,
                    "minv": 434,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3352,
                    "minv": 3058,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4315,
                    "minv": 3455,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 475,
                    "minv": 434,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 475,
                    "minv": 434,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1534,
                    "minv": 1432,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4307,
                    "minv": 1582,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 475,
                    "minv": 434,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3352,
                    "minv": 3058,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4315,
                    "minv": 3455,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1174,
                    "minv": 1074,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2981,
                    "minv": 2126,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2426,
                    "minv": 2016,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5075,
                    "minv": 2164,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1069,
                    "minv": 1056,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2850,
                    "minv": 1538,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2215,
                    "minv": 2068,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3824,
                    "minv": 2784,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12D": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 510,
                    "minv": 491,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2215,
                    "minv": 2068,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3824,
                    "minv": 2784,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1265,
                    "minv": 1105,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 558,
                    "minv": 485,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 558,
                    "minv": 485,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1153,
                    "minv": 1141,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4924,
                    "minv": 1351,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 558,
                    "minv": 485,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3399,
                    "minv": 2728,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4953,
                    "minv": 3305,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 558,
                    "minv": 485,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5639,
                    "minv": 4600,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5473,
                    "minv": 4419,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10R": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 460,
                    "minv": 455,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2948,
                    "minv": 2827,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7573,
                    "minv": 3092,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5092,
                    "minv": 4405,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 9908,
                    "minv": 3184,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 9518,
                    "minv": 7407,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 14674,
                    "minv": 3213,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2578,
                    "minv": 2359,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4762,
                    "minv": 3036,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3636,
                    "minv": 3575,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5010,
                    "minv": 4261,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1164,
                    "minv": 1132,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6109,
                    "minv": 5699,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7565,
                    "minv": 4429,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 537,
                    "minv": 440,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 537,
                    "minv": 440,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4189,
                    "minv": 3505,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6477,
                    "minv": 2924,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 537,
                    "minv": 440,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1159,
                    "minv": 1106,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5032,
                    "minv": 2023,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 537,
                    "minv": 440,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3554,
                    "minv": 2721,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5049,
                    "minv": 4064,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 537,
                    "minv": 440,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4819,
                    "minv": 4476,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6465,
                    "minv": 2625,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3048,
                    "minv": 2852,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8013,
                    "minv": 2640,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4796,
                    "minv": 4443,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8999,
                    "minv": 2686,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8449,
                    "minv": 7622,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 12117,
                    "minv": 2703,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2288,
                    "minv": 2264,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4389,
                    "minv": 2703,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3547,
                    "minv": 3150,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4424,
                    "minv": 3878,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1512,
                    "minv": 1389,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5831,
                    "minv": 4860,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6291,
                    "minv": 4169,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1563,
                    "minv": 1388,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3499,
                    "minv": 2817,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 4442,
                    "minv": 3064,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 7375,
                    "minv": 5126,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1206,
                    "minv": 1093,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4784,
                    "minv": 1866,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3758,
                    "minv": 2905,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4793,
                    "minv": 3677,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6275,
                    "minv": 4789,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7476,
                    "minv": 4524,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1056,
                    "minv": 965,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2876,
                    "minv": 1475,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3082,
                    "minv": 2823,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3702,
                    "minv": 2717,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 815,
                    "minv": 690,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5110,
                    "minv": 4805,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6170,
                    "minv": 2717,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2891,
                    "minv": 2787,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5597,
                    "minv": 2861,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4471,
                    "minv": 4452,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6729,
                    "minv": 2873,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7805,
                    "minv": 7791,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10857,
                    "minv": 2881,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2191,
                    "minv": 2133,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4400,
                    "minv": 2723,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3504,
                    "minv": 3439,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4790,
                    "minv": 3962,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5917,
                    "minv": 5548,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7035,
                    "minv": 4384,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1918,
                    "minv": 1827,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2733,
                    "minv": 2060,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2829,
                    "minv": 2588,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3605,
                    "minv": 2076,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4589,
                    "minv": 3821,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5382,
                    "minv": 2082,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1922,
                    "minv": 1912,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3105,
                    "minv": 2392,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2810,
                    "minv": 2721,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3833,
                    "minv": 2895,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1541,
                    "minv": 1458,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4576,
                    "minv": 4120,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5392,
                    "minv": 2913,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1041,
                    "minv": 948,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2203,
                    "minv": 1504,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3013,
                    "minv": 2702,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3798,
                    "minv": 2206,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5024,
                    "minv": 4483,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6379,
                    "minv": 2206,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1682,
                    "minv": 1461,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3712,
                    "minv": 2819,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4669,
                    "minv": 3142,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6593,
                    "minv": 2823,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7767,
                    "minv": 5221,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10337,
                    "minv": 2823,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1266,
                    "minv": 1148,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5266,
                    "minv": 2069,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3944,
                    "minv": 3531,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5269,
                    "minv": 4318,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6600,
                    "minv": 5818,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8112,
                    "minv": 5144,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1086,
                    "minv": 1003,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3233,
                    "minv": 3050,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6440,
                    "minv": 3484,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5364,
                    "minv": 5098,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6441,
                    "minv": 5344,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1083,
                    "minv": 1000,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3081,
                    "minv": 1581,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 634,
                    "minv": 630,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3231,
                    "minv": 2965,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3989,
                    "minv": 3039,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2424,
                    "minv": 2169,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3623,
                    "minv": 2332,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4000,
                    "minv": 3213,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4334,
                    "minv": 2337,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6865,
                    "minv": 6280,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7963,
                    "minv": 2347,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3944,
                    "minv": 3468,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6006,
                    "minv": 2759,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8947,
                    "minv": 8231,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10332,
                    "minv": 2167,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 19538,
                    "minv": 14955,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 22483,
                    "minv": 3169,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2916,
                    "minv": 2622,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5114,
                    "minv": 3083,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6163,
                    "minv": 6091,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6581,
                    "minv": 4618,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 13017,
                    "minv": 10720,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11370,
                    "minv": 4624,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2480,
                    "minv": 2182,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3684,
                    "minv": 2297,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4007,
                    "minv": 3489,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4359,
                    "minv": 2305,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7013,
                    "minv": 6895,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8011,
                    "minv": 2309,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2529,
                    "minv": 2294,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3851,
                    "minv": 2744,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4558,
                    "minv": 4116,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4878,
                    "minv": 3329,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1607,
                    "minv": 1518,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8556,
                    "minv": 7854,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8170,
                    "minv": 3326,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 2363,
                    "minv": 2083,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4191,
                    "minv": 3442,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4652,
                    "minv": 2848,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7568,
                    "minv": 6854,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8478,
                    "minv": 2844,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3705,
                    "minv": 3496,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6361,
                    "minv": 3757,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8828,
                    "minv": 8595,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10330,
                    "minv": 3806,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 17850,
                    "minv": 16529,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 18933,
                    "minv": 3386,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2777,
                    "minv": 2646,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5711,
                    "minv": 3420,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6650,
                    "minv": 5850,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7299,
                    "minv": 5170,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 11923,
                    "minv": 11776,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 12990,
                    "minv": 5176,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2257,
                    "minv": 1971,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3819,
                    "minv": 2496,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4409,
                    "minv": 2975,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5056,
                    "minv": 2622,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8651,
                    "minv": 5703,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10139,
                    "minv": 2617,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2411,
                    "minv": 2223,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4226,
                    "minv": 2801,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4809,
                    "minv": 4303,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5427,
                    "minv": 3602,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1489,
                    "minv": 1436,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8644,
                    "minv": 8601,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 9462,
                    "minv": 3588,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 502,
                    "minv": 490,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 829,
                    "minv": 826,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SLVS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 462,
                    "minv": 454,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 487,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2939,
                    "minv": 2579,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5261,
                    "minv": 3525,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 487,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 487,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1492,
                    "minv": 1436,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5250,
                    "minv": 1861,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 505,
                    "minv": 487,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2939,
                    "minv": 2579,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5261,
                    "minv": 3525,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 501,
                    "minv": 475,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2995,
                    "minv": 2710,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5755,
                    "minv": 3392,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 501,
                    "minv": 475,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 501,
                    "minv": 475,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1536,
                    "minv": 1432,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5747,
                    "minv": 1808,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 501,
                    "minv": 475,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2995,
                    "minv": 2710,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5755,
                    "minv": 3392,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SUBLVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 491,
                    "minv": 476,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 700,
                    "minv": 218,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 388,
                    "minv": 218,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 684,
                    "minv": 533,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 501,
                    "minv": 448,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 388,
                    "minv": 356,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "C",
                    "maxv": 1213,
                    "minv": 550,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 1213,
                    "minv": 550,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 635,
                    "minv": 401,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE:BYPASS,REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 410,
                    "minv": 385,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 388,
                    "minv": 218,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 501,
                    "minv": 431,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 388,
                    "minv": 356,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 843,
                    "min_hold": 0,
                    "min_setup": 664,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 831,
                    "min_hold": 0,
                    "min_setup": 685,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1318,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:BYPASS,REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 985,
                    "minv": 557,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 798,
                    "minv": 770,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 859,
                    "minv": 557,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 686,
                    "minv": 682,
                    "to_pin": "BRSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 946,
                    "min_hold": 0,
                    "min_setup": 802,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 843,
                    "min_hold": 0,
                    "min_setup": 664,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 831,
                    "min_hold": 0,
                    "min_setup": 685,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 845,
                    "min_hold": 0,
                    "min_setup": 712,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1428,
                    "min_hold": 0,
                    "min_setup": 1388,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1551,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1318,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 700,
                    "minv": 218,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 388,
                    "minv": 218,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 684,
                    "minv": 533,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 501,
                    "minv": 448,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 388,
                    "minv": 356,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 656,
                    "minv": 620,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 997,
                    "minv": 950,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1006,
                    "min_hold": 0,
                    "min_setup": 730,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1058,
                    "min_hold": 0,
                    "min_setup": 1031,
                    "pin": "CECL"
                }
            ]
        },
        "PREADD9_CORE:REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1172,
                    "minv": 557,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 798,
                    "minv": 772,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 859,
                    "minv": 557,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 686,
                    "minv": 682,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1159,
                    "minv": 1146,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 946,
                    "min_hold": 0,
                    "min_setup": 802,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 845,
                    "min_hold": 0,
                    "min_setup": 712,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1006,
                    "min_hold": 0,
                    "min_setup": 730,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1428,
                    "min_hold": 0,
                    "min_setup": 1388,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1058,
                    "min_hold": 0,
                    "min_setup": 1031,
                    "pin": "CECL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1551,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "RSTB"
                }
            ]
        },
        "PREADD9_CORE:REGBR0": {
            "iopaths": [
                {
                    "from_pin": "C",
                    "maxv": 1213,
                    "minv": 550,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 1213,
                    "minv": 550,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 635,
                    "minv": 401,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 459,
                    "minv": 412,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 452,
                    "minv": 412,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1172,
                    "minv": 557,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 798,
                    "minv": 772,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 859,
                    "minv": 557,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 686,
                    "minv": 682,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1159,
                    "minv": 1146,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 946,
                    "min_hold": 0,
                    "min_setup": 802,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 845,
                    "min_hold": 0,
                    "min_setup": 712,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1428,
                    "min_hold": 0,
                    "min_setup": 1388,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1551,
                    "min_hold": 0,
                    "min_setup": 1029,
                    "pin": "RSTB"
                }
            ]
        },
        "RAMW": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO1"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO2"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO3"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 518,
                    "max_setup": 0,
                    "min_hold": 515,
                    "min_setup": 0,
                    "pin": "A0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 476,
                    "max_setup": 0,
                    "min_hold": 460,
                    "min_setup": 0,
                    "pin": "A1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 518,
                    "max_setup": 0,
                    "min_hold": 515,
                    "min_setup": 0,
                    "pin": "B0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 476,
                    "max_setup": 0,
                    "min_hold": 460,
                    "min_setup": 0,
                    "pin": "B1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 518,
                    "max_setup": 0,
                    "min_hold": 515,
                    "min_setup": 0,
                    "pin": "C0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 476,
                    "max_setup": 0,
                    "min_hold": 460,
                    "min_setup": 0,
                    "pin": "C1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 518,
                    "max_setup": 0,
                    "min_hold": 515,
                    "min_setup": 0,
                    "pin": "D0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 476,
                    "max_setup": 0,
                    "min_hold": 460,
                    "min_setup": 0,
                    "pin": "D1"
                }
            ]
        },
        "REG18_CORE": {
            "iopaths": [
                {
                    "from_pin": "PM",
                    "maxv": 178,
                    "minv": 146,
                    "to_pin": "PP"
                }
            ],
            "setupholds": []
        },
        "REG18_CORE:REG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 522,
                    "minv": 442,
                    "to_pin": "PP"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1200,
                    "min_hold": 0,
                    "min_setup": 1145,
                    "pin": "CEP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 722,
                    "min_hold": 0,
                    "min_setup": 613,
                    "pin": "PM"
                }
            ]
        },
        "SIOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 2337,
                    "minv": 2284,
                    "to_pin": "INDD"
                }
            ],
            "setupholds": []
        },
        "SIOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 756,
                    "minv": 737,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 1783,
                    "min_hold": 0,
                    "min_setup": 337,
                    "pin": "DI"
                }
            ]
        },
        "SIOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 863,
                    "minv": 844,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 589,
                    "minv": 575,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 185,
                    "min_hold": 0,
                    "min_setup": 181,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 1845,
                    "min_hold": 0,
                    "min_setup": 390,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 396,
                    "min_hold": 0,
                    "min_setup": 259,
                    "pin": "LSRIN"
                }
            ]
        },
        "SIOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 275,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SIOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 275,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 2287,
                    "minv": 2287,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 0,
                    "min_hold": 110,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 145,
                    "max_setup": 337,
                    "min_hold": 145,
                    "min_setup": 337,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 307,
                    "min_hold": 0,
                    "min_setup": 307,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 303,
                    "min_hold": 0,
                    "min_setup": 303,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 59,
                    "max_setup": 252,
                    "min_hold": 59,
                    "min_setup": 252,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 173,
                    "max_setup": 5,
                    "min_hold": 173,
                    "min_setup": 5,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 126,
                    "max_setup": 214,
                    "min_hold": 126,
                    "min_setup": 214,
                    "pin": "WEB"
                }
            ]
        }
    }
}