\\ J- K flip flop


module jk_flipflop (
    input wire j, k, clk, reset,
    output reg q
);

always @(posedge clk or posedge reset) begin
    if (reset) begin
        q <= 0;  // Reset the flip-flop
    end else begin
        case ({j, k})
            2'b00: q <= q;      // No change
            2'b01: q <= 0;      // Reset
            2'b10: q <= 1;      // Set
            2'b11: q <= ~q;     // Toggle
        endcase
    end
end

endmodule
