/* Copyright (c) 2019 Qualcomm Innovation Center, Inc. All Rights Reserved. */


#ifndef HEXAGON_CPU_PARAM_H
#define HEXAGON_CPU_PARAM_H

#define TARGET_PHYS_ADDR_SPACE_BITS 36
#define TARGET_VIRT_ADDR_SPACE_BITS 32

#define NB_MMU_MODES 1

#endif
