<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\HourTimer\impl\gwsynthesis\HourTimer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\HourTimer\src\HourTimer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 12 00:24:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>191</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>81</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000.000</td>
<td>0.500
<td>0.000</td>
<td>1000.000</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50000.000</td>
<td>0.020
<td>0.000</td>
<td>25000.000</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250000.000</td>
<td>0.004
<td>0.000</td>
<td>125000.000</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000000.000</td>
<td>0.001
<td>0.000</td>
<td>1000000.000</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>0.001(MHz)</td>
<td>76.190(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1999987.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>13.033</td>
</tr>
<tr>
<td>2</td>
<td>1999988.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.777</td>
</tr>
<tr>
<td>3</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>12.182</td>
</tr>
<tr>
<td>4</td>
<td>1999988.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.602</td>
</tr>
<tr>
<td>5</td>
<td>1999988.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.478</td>
</tr>
<tr>
<td>6</td>
<td>1999988.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.027</td>
</tr>
<tr>
<td>7</td>
<td>1999988.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.012</td>
</tr>
<tr>
<td>8</td>
<td>1999988.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.012</td>
</tr>
<tr>
<td>9</td>
<td>1999988.625</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.315</td>
</tr>
<tr>
<td>10</td>
<td>1999988.875</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.649</td>
</tr>
<tr>
<td>11</td>
<td>1999989.125</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/second_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.721</td>
</tr>
<tr>
<td>12</td>
<td>1999988.875</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.649</td>
</tr>
<tr>
<td>13</td>
<td>1999989.625</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/second_reg_5_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.533</td>
</tr>
<tr>
<td>14</td>
<td>1999989.375</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.519</td>
</tr>
<tr>
<td>15</td>
<td>1999989.625</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.151</td>
</tr>
<tr>
<td>16</td>
<td>1999989.625</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/second_reg_4_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.533</td>
</tr>
<tr>
<td>17</td>
<td>1999989.625</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/second_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.450</td>
</tr>
<tr>
<td>18</td>
<td>1999989.625</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/second_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>10.450</td>
</tr>
<tr>
<td>19</td>
<td>1999989.875</td>
<td>pulsenarrower_inst_up/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>9.923</td>
</tr>
<tr>
<td>20</td>
<td>1999989.875</td>
<td>enable_1hz_inst/curr_state_8_s0/Q</td>
<td>hourtimer_inst/second_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>9.922</td>
</tr>
<tr>
<td>21</td>
<td>1999991.250</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.897</td>
</tr>
<tr>
<td>22</td>
<td>1999991.250</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.897</td>
</tr>
<tr>
<td>23</td>
<td>1999991.250</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/minute_reg_4_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.897</td>
</tr>
<tr>
<td>24</td>
<td>1999991.250</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>hourtimer_inst/minute_reg_5_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.950</td>
</tr>
<tr>
<td>25</td>
<td>1999994.625</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>enable_1hz_inst/curr_state_8_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>5.172</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>dot_counter_reg_1_s0/Q</td>
<td>dot_counter_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>enable_1hz_inst/curr_state_3_s0/Q</td>
<td>enable_1hz_inst/curr_state_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>enable_1hz_inst/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>enable_1hz_inst/curr_state_0_s0/Q</td>
<td>enable_1hz_inst/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.712</td>
<td>hourtimer_inst/minute_reg_0_s1/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>6</td>
<td>0.712</td>
<td>enable_1hz_inst/curr_state_1_s0/Q</td>
<td>enable_1hz_inst/curr_state_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>counter_reg_0_s0/Q</td>
<td>counter_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>8</td>
<td>0.716</td>
<td>dot_counter_reg_0_s1/Q</td>
<td>dot_counter_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>9</td>
<td>0.893</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>enable_1hz_inst/curr_state_5_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>10</td>
<td>0.949</td>
<td>enable_1hz_inst/curr_state_4_s0/Q</td>
<td>enable_1hz_inst/curr_state_4_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>11</td>
<td>1.060</td>
<td>enable_1hz_inst/curr_state_8_s0/Q</td>
<td>enable_1hz_inst/curr_state_8_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>12</td>
<td>1.060</td>
<td>enable_1hz_inst/curr_state_2_s0/Q</td>
<td>enable_1hz_inst/curr_state_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>13</td>
<td>1.061</td>
<td>enable_1hz_inst/curr_state_6_s0/Q</td>
<td>enable_1hz_inst/curr_state_6_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>14</td>
<td>1.064</td>
<td>hourtimer_inst/second_reg_0_s1/Q</td>
<td>hourtimer_inst/second_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>15</td>
<td>1.064</td>
<td>counter_reg_1_s0/Q</td>
<td>counter_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>16</td>
<td>1.513</td>
<td>hourtimer_inst/second_reg_5_s1/Q</td>
<td>hourtimer_inst/second_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.513</td>
</tr>
<tr>
<td>17</td>
<td>1.514</td>
<td>hourtimer_inst/minute_reg_4_s1/Q</td>
<td>hourtimer_inst/minute_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.514</td>
</tr>
<tr>
<td>18</td>
<td>1.516</td>
<td>hourtimer_inst/minute_reg_1_s1/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.516</td>
</tr>
<tr>
<td>19</td>
<td>1.673</td>
<td>hourtimer_inst/second_reg_1_s1/Q</td>
<td>hourtimer_inst/second_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.673</td>
</tr>
<tr>
<td>20</td>
<td>1.681</td>
<td>hourtimer_inst/minute_reg_0_s1/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.681</td>
</tr>
<tr>
<td>21</td>
<td>1.693</td>
<td>hourtimer_inst/second_reg_4_s1/Q</td>
<td>hourtimer_inst/second_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.693</td>
</tr>
<tr>
<td>22</td>
<td>1.786</td>
<td>hourtimer_inst/minute_reg_1_s1/Q</td>
<td>hourtimer_inst/minute_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.786</td>
</tr>
<tr>
<td>23</td>
<td>1.847</td>
<td>hourtimer_inst/second_reg_0_s1/Q</td>
<td>hourtimer_inst/second_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.847</td>
</tr>
<tr>
<td>24</td>
<td>1.859</td>
<td>hourtimer_inst/second_reg_3_s1/Q</td>
<td>hourtimer_inst/second_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.859</td>
</tr>
<tr>
<td>25</td>
<td>1.883</td>
<td>hourtimer_inst/minute_reg_0_s1/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.883</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_reg_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>counter_reg_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td>7</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td>8</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td>9</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td>10</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>pulsenarrower_inst_sel/state_narrow_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s5/I1</td>
</tr>
<tr>
<td>12.670</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s5/F</td>
</tr>
<tr>
<td>13.824</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.020, 38.516%; route: 7.555, 57.967%; tC2Q: 0.458, 3.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.749</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.541</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_next_1_s1/I0</td>
</tr>
<tr>
<td>12.567</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_1_s1/F</td>
</tr>
<tr>
<td>12.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.982, 42.304%; route: 6.336, 53.804%; tC2Q: 0.458, 3.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>hourtimer_inst/minute_reg_0_s5/I1</td>
</tr>
<tr>
<td>12.269</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_0_s5/F</td>
</tr>
<tr>
<td>12.973</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.619, 37.916%; route: 7.105, 58.322%; tC2Q: 0.458, 3.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.293</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_next_0_s1/I0</td>
</tr>
<tr>
<td>12.392</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_0_s1/F</td>
</tr>
<tr>
<td>12.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.093, 43.898%; route: 6.051, 52.152%; tC2Q: 0.458, 3.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.644</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_next_4_s0/I1</td>
</tr>
<tr>
<td>12.269</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s0/F</td>
</tr>
<tr>
<td>12.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.619, 40.241%; route: 6.401, 55.766%; tC2Q: 0.458, 3.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.749</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_next_5_s0/I0</td>
</tr>
<tr>
<td>11.818</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s0/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 45.497%; route: 5.552, 50.347%; tC2Q: 0.458, 4.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.749</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.177</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_next_2_s0/I0</td>
</tr>
<tr>
<td>11.802</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_2_s0/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.581, 41.600%; route: 5.973, 54.238%; tC2Q: 0.458, 4.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>3.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>hourtimer_inst/second_reg_0_s8/I0</td>
</tr>
<tr>
<td>5.874</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s8/F</td>
</tr>
<tr>
<td>6.700</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/minute_next_5_s7/I2</td>
</tr>
<tr>
<td>7.502</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s7/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/minute_next_5_s2/I2</td>
</tr>
<tr>
<td>8.565</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s2/F</td>
</tr>
<tr>
<td>9.688</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>hourtimer_inst/minute_next_5_s1/I1</td>
</tr>
<tr>
<td>10.749</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C24[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.177</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_next_3_s0/I0</td>
</tr>
<tr>
<td>11.802</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s0/F</td>
</tr>
<tr>
<td>11.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.581, 41.600%; route: 5.973, 54.238%; tC2Q: 0.458, 4.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>hourtimer_inst/second_reg_0_s5/I1</td>
</tr>
<tr>
<td>11.402</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s5/F</td>
</tr>
<tr>
<td>12.105</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.040, 44.542%; route: 5.817, 51.407%; tC2Q: 0.458, 4.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/n238_s0/I0</td>
</tr>
<tr>
<td>11.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s0/F</td>
</tr>
<tr>
<td>11.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 47.684%; route: 5.113, 48.012%; tC2Q: 0.458, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>9.905</td>
<td>4.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>hourtimer_inst/n240_s1/I2</td>
</tr>
<tr>
<td>10.707</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.709</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/n240_s0/I2</td>
</tr>
<tr>
<td>11.511</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s0/F</td>
</tr>
<tr>
<td>11.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.317, 40.269%; route: 5.945, 55.456%; tC2Q: 0.458, 4.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>10.341</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/n239_s0/I1</td>
</tr>
<tr>
<td>11.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n239_s0/F</td>
</tr>
<tr>
<td>11.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 47.684%; route: 5.113, 48.012%; tC2Q: 0.458, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I1</td>
</tr>
<tr>
<td>10.534</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.338, 31.692%; route: 6.736, 63.956%; tC2Q: 0.458, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.505</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>10.348</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_1_s7/I1</td>
</tr>
<tr>
<td>10.973</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>11.309</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.604, 43.769%; route: 5.457, 51.874%; tC2Q: 0.458, 4.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.485</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>9.916</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/n241_s0/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s0/F</td>
</tr>
<tr>
<td>10.942</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.985, 49.107%; route: 4.708, 46.378%; tC2Q: 0.458, 4.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I1</td>
</tr>
<tr>
<td>10.534</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.338, 31.692%; route: 6.736, 63.956%; tC2Q: 0.458, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I1</td>
</tr>
<tr>
<td>10.534</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.338, 31.943%; route: 6.654, 63.671%; tC2Q: 0.458, 4.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>9.909</td>
<td>4.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I1</td>
</tr>
<tr>
<td>10.534</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C19[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>11.240</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.338, 31.943%; route: 6.654, 63.671%; tC2Q: 0.458, 4.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_up/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.665</td>
<td>3.416</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s13/I1</td>
</tr>
<tr>
<td>5.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s13/F</td>
</tr>
<tr>
<td>6.612</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>hourtimer_inst/n241_s3/I3</td>
</tr>
<tr>
<td>7.638</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s3/F</td>
</tr>
<tr>
<td>7.640</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[3][A]</td>
<td>hourtimer_inst/n241_s1/I0</td>
</tr>
<tr>
<td>8.672</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C20[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s1/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>hourtimer_inst/n238_s1/I3</td>
</tr>
<tr>
<td>9.485</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s1/F</td>
</tr>
<tr>
<td>9.912</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/n243_s1/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n243_s1/F</td>
</tr>
<tr>
<td>10.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.761, 47.977%; route: 4.704, 47.404%; tC2Q: 0.458, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999989.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I3</td>
</tr>
<tr>
<td>2.612</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.031</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.057</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.114</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>8.883</td>
<td>3.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>hourtimer_inst/n242_s4/I2</td>
</tr>
<tr>
<td>9.685</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s4/F</td>
</tr>
<tr>
<td>9.687</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/n242_s3/I3</td>
</tr>
<tr>
<td>10.713</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s3/F</td>
</tr>
<tr>
<td>10.713</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.506, 45.413%; route: 4.958, 49.968%; tC2Q: 0.458, 4.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>7.926</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>hourtimer_inst/minute_reg_5_s3/I1</td>
</tr>
<tr>
<td>8.952</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.687</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.739, 42.028%; route: 4.699, 52.821%; tC2Q: 0.458, 5.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>7.926</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>hourtimer_inst/minute_reg_5_s3/I1</td>
</tr>
<tr>
<td>8.952</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.687</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.739, 42.028%; route: 4.699, 52.821%; tC2Q: 0.458, 5.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>7.926</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>hourtimer_inst/minute_reg_5_s3/I1</td>
</tr>
<tr>
<td>8.952</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.687</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.739, 42.028%; route: 4.699, 52.821%; tC2Q: 0.458, 5.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>hourtimer_inst/n238_s4/I3</td>
</tr>
<tr>
<td>5.158</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>23</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s4/F</td>
</tr>
<tr>
<td>7.926</td>
<td>2.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>hourtimer_inst/minute_reg_5_s3/I1</td>
</tr>
<tr>
<td>8.952</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.740</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.739, 41.778%; route: 4.752, 53.101%; tC2Q: 0.458, 5.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999994.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.595</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td>enable_1hz_inst/next_state_1_s3/I0</td>
</tr>
<tr>
<td>2.656</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>3.075</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s2/I0</td>
</tr>
<tr>
<td>4.101</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s2/F</td>
</tr>
<tr>
<td>4.111</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>enable_1hz_inst/next_state_0_s3/I1</td>
</tr>
<tr>
<td>4.913</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_0_s3/F</td>
</tr>
<tr>
<td>5.337</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/next_state_8_s1/I3</td>
</tr>
<tr>
<td>5.962</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_8_s1/F</td>
</tr>
<tr>
<td>5.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.514, 67.942%; route: 1.200, 23.197%; tC2Q: 0.458, 8.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n17_s3/I1</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n17_s3/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>dot_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/next_state_3_s3/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_3_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/next_state_7_s3/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_7_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>enable_1hz_inst/next_state_0_s4/I0</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_0_s4/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_next_0_s1/I2</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_0_s1/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/next_state_1_s1/I2</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s1/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>counter_next_0_s2/I0</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">counter_next_0_s2/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n18_s3/I0</td>
</tr>
<tr>
<td>1.447</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n18_s3/F</td>
</tr>
<tr>
<td>1.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>dot_counter_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/next_state_5_s3/I2</td>
</tr>
<tr>
<td>1.624</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_5_s3/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/next_state_4_s1/I3</td>
</tr>
<tr>
<td>1.680</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_4_s1/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.194%; route: 0.244, 25.685%; tC2Q: 0.333, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/next_state_8_s1/I2</td>
</tr>
<tr>
<td>1.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_8_s1/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_2_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>enable_1hz_inst/next_state_2_s1/I3</td>
</tr>
<tr>
<td>1.791</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_2_s1/F</td>
</tr>
<tr>
<td>1.791</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][B]</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_6_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/next_state_6_s1/I3</td>
</tr>
<tr>
<td>1.792</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_6_s1/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/n243_s1/I2</td>
</tr>
<tr>
<td>1.796</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n243_s1/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">counter_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>counter_next_1_s3/I1</td>
</tr>
<tr>
<td>1.796</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">counter_next_1_s3/F</td>
</tr>
<tr>
<td>1.796</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td>hourtimer_inst/n238_s2/I2</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s2/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/n238_s0/I1</td>
</tr>
<tr>
<td>2.244</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s0/F</td>
</tr>
<tr>
<td>2.244</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 61.330%; route: 0.252, 16.640%; tC2Q: 0.333, 22.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td>hourtimer_inst/minute_next_5_s3/I0</td>
</tr>
<tr>
<td>1.685</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s3/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_next_5_s0/I2</td>
</tr>
<tr>
<td>2.245</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s0/F</td>
</tr>
<tr>
<td>2.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 61.308%; route: 0.252, 16.671%; tC2Q: 0.333, 22.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>hourtimer_inst/minute_next_2_s2/I1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_2_s2/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_next_2_s0/I2</td>
</tr>
<tr>
<td>2.248</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_2_s0/F</td>
</tr>
<tr>
<td>2.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 61.200%; route: 0.255, 16.817%; tC2Q: 0.333, 21.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>hourtimer_inst/n242_s4/I3</td>
</tr>
<tr>
<td>1.674</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s4/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/n242_s3/I3</td>
</tr>
<tr>
<td>2.405</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s3/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 65.614%; route: 0.242, 14.467%; tC2Q: 0.333, 19.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>hourtimer_inst/minute_next_1_s2/I0</td>
</tr>
<tr>
<td>1.684</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_1_s2/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_next_1_s1/I2</td>
</tr>
<tr>
<td>2.412</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_1_s1/F</td>
</tr>
<tr>
<td>2.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.096, 65.195%; route: 0.252, 14.977%; tC2Q: 0.333, 19.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/Q</td>
</tr>
<tr>
<td>1.311</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>hourtimer_inst/n239_s2/I3</td>
</tr>
<tr>
<td>1.867</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n239_s2/F</td>
</tr>
<tr>
<td>1.868</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/n239_s0/I2</td>
</tr>
<tr>
<td>2.424</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n239_s0/F</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 65.680%; route: 0.248, 14.632%; tC2Q: 0.333, 19.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.344</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][B]</td>
<td>hourtimer_inst/minute_next_4_s1/I1</td>
</tr>
<tr>
<td>1.716</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C24[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>1.962</td>
<td>0.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_next_4_s0/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s0/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 51.948%; route: 0.525, 29.392%; tC2Q: 0.333, 18.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.646</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td>hourtimer_inst/n241_s2/I0</td>
</tr>
<tr>
<td>2.018</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s2/F</td>
</tr>
<tr>
<td>2.023</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/n241_s0/I2</td>
</tr>
<tr>
<td>2.579</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s0/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 50.238%; route: 0.586, 31.717%; tC2Q: 0.333, 18.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>hourtimer_inst/n240_s1/I3</td>
</tr>
<tr>
<td>2.033</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>2.035</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/n240_s0/I2</td>
</tr>
<tr>
<td>2.591</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s0/F</td>
</tr>
<tr>
<td>2.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 68.954%; route: 0.244, 13.117%; tC2Q: 0.333, 17.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>hourtimer_inst/minute_next_3_s2/I0</td>
</tr>
<tr>
<td>1.889</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s2/F</td>
</tr>
<tr>
<td>1.891</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_next_3_s0/I2</td>
</tr>
<tr>
<td>2.615</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s0/F</td>
</tr>
<tr>
<td>2.615</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>28</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.280, 67.963%; route: 0.270, 14.339%; tC2Q: 0.333, 17.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>counter_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>counter_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dot_counter_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_up/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_up/state_narrow_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pulsenarrower_inst_sel/state_narrow_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>pulsenarrower_inst_sel/state_narrow_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>pulsenarrower_inst_sel/state_narrow_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>28</td>
<td>clk</td>
<td>1999986.750</td>
<td>0.257</td>
</tr>
<tr>
<td>23</td>
<td>n238_7</td>
<td>1999988.750</td>
<td>4.752</td>
</tr>
<tr>
<td>15</td>
<td>dot_counter_reg[0]</td>
<td>1999989.125</td>
<td>1.496</td>
</tr>
<tr>
<td>15</td>
<td>dot_counter_reg[1]</td>
<td>1999988.000</td>
<td>2.488</td>
</tr>
<tr>
<td>14</td>
<td>minute[1]</td>
<td>1999989.125</td>
<td>1.477</td>
</tr>
<tr>
<td>14</td>
<td>minute[2]</td>
<td>1999989.625</td>
<td>1.488</td>
</tr>
<tr>
<td>14</td>
<td>minute[3]</td>
<td>1999989.500</td>
<td>1.639</td>
</tr>
<tr>
<td>14</td>
<td>second[1]</td>
<td>1999990.750</td>
<td>1.809</td>
</tr>
<tr>
<td>14</td>
<td>second[2]</td>
<td>1999991.375</td>
<td>2.131</td>
</tr>
<tr>
<td>13</td>
<td>counter_reg[0]</td>
<td>1999997.750</td>
<td>1.324</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C25</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C14</td>
<td>65.28%</td>
</tr>
<tr>
<td>R14C24</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C28</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C14</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C26</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C19</td>
<td>45.83%</td>
</tr>
<tr>
<td>R14C15</td>
<td>44.44%</td>
</tr>
<tr>
<td>R15C21</td>
<td>44.44%</td>
</tr>
<tr>
<td>R14C22</td>
<td>41.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
