

================================================================
== Vivado HLS Report for 'slot_Data_gen'
================================================================
* Date:           Tue Apr 27 11:25:25 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        packet_gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.102|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  45867|  45867|  45867|  45867|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  45865|  45865|         3|          1|          1|  45864|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      60|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|     108|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     108|     150|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_69_p2                 |     +    |      0|  0|  23|          16|           1|
    |ap_block_state3_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io         |    and   |      0|  0|   2|           1|           1|
    |data_V_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |data_V_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |data_V_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_fu_63_p2         |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  60|          43|          27|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_tmp_V_phi_fu_55_p4  |   9|          2|   16|         32|
    |data_V_V_1_data_out            |   9|          2|   32|         64|
    |data_V_V_1_state               |  15|          3|    2|          6|
    |data_V_V_TDATA_blk_n           |   9|          2|    1|          2|
    |tmp_V_reg_51                   |   9|          2|   16|         32|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  90|         19|   70|        144|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |data_V_V_1_payload_A            |  32|   0|   32|          0|
    |data_V_V_1_payload_B            |  32|   0|   32|          0|
    |data_V_V_1_sel_rd               |   1|   0|    1|          0|
    |data_V_V_1_sel_wr               |   1|   0|    1|          0|
    |data_V_V_1_state                |   2|   0|    2|          0|
    |i_reg_84                        |  16|   0|   16|          0|
    |icmp_ln10_reg_80                |   1|   0|    1|          0|
    |icmp_ln10_reg_80_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_V_reg_51                    |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 108|   0|  108|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-----------------+-----+-----+--------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none | slot_Data_gen | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none | slot_Data_gen | return value |
|data_V_V_TDATA   | out |   32|     axis     |    data_V_V   |    pointer   |
|data_V_V_TVALID  | out |    1|     axis     |    data_V_V   |    pointer   |
|data_V_V_TREADY  |  in |    1|     axis     |    data_V_V   |    pointer   |
+-----------------+-----+-----+--------------+---------------+--------------+

