{"Source Block": ["hdl/library/common/ad_tdd_sync.v@70:87@HdlStmProcess", "  reg             sync_pulse = 1'b0;\n  reg             sync_period_eof = 1'b0;\n\n  // the sync module can be bypassed\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n      enable_out <= 1'b0;\n    end else begin\n      enable_out <= (sync_en) ? enable_synced : enable_in;\n      sync <= (sync_en) ? sync_pulse : 1'b0;\n    end\n  end\n\n  // a free running sync pulse generator\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[75, "  always @(posedge clk) begin\n"], [76, "    if (rst == 1) begin\n"], [77, "      enable_out <= 1'b0;\n"], [78, "    end else begin\n"], [79, "      enable_out <= (sync_en) ? enable_synced : enable_in;\n"], [80, "      sync <= (sync_en) ? sync_pulse : 1'b0;\n"], [81, "    end\n"], [82, "  end\n"]], "Add": [[82, "  assign sync = sync_pulse;\n"]]}}