# Day 1 - Lab 1: Introduction to Verilog RTL Design and Synthesis
