clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../work_lab06_memory.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,incdir="../../../../work_lab06_memory.gen/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
