;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT -12, @10
	DJN -1, @-20
	DJN -1, @-20
	CMP 270, 60
	MOV -7, <-20
	SUB @121, 103
	CMP @127, 100
	MOV -1, <-20
	DJN -1, @-20
	SUB @121, 103
	MOV @121, -196
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	SLT @1, @302
	SLT @1, @302
	CMP @127, 100
	CMP @127, 100
	DJN -1, @-20
	SUB #72, @201
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB @121, 106
	ADD 270, 0
	ADD -700, -0
	SUB 300, 90
	SUB -7, <-420
	SUB -7, <-420
	SUB @0, @2
	SUB @-265, 50
	ADD 270, 1
	ADD 270, 1
	SUB #82, @210
	SLT #12, @201
	JMN @12, #200
	MOV -1, <-20
	SPL 0, <-22
	SPL 0, <-22
	SUB #72, @200
	SPL 0, <-22
	SPL 0, <-22
	JMN @12, #200
