# compile vhdl design source files
vhdl xil_defaultlib  "../../../RAT_4.srcs/sources_1/imports/new/ALU.vhd"
vhdl xil_defaultlib  "../../../RAT_4.srcs/sim_1/imports/new/ALU_TB.vhd"

# Do not sort compile order
nosort
