<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p491" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_491{left:771px;bottom:69px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_491{left:809px;bottom:69px;letter-spacing:0.11px;}
#t3_491{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_491{left:69px;bottom:1088px;letter-spacing:-0.11px;}
#t5_491{left:273px;bottom:1088px;}
#t6_491{left:281px;bottom:1088px;letter-spacing:0.09px;}
#t7_491{left:305px;bottom:1088px;}
#t8_491{left:313px;bottom:1088px;letter-spacing:0.09px;}
#t9_491{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_491{left:87px;bottom:1057px;letter-spacing:-0.11px;}
#tb_491{left:200px;bottom:1057px;}
#tc_491{left:207px;bottom:1058px;letter-spacing:0.13px;}
#td_491{left:69px;bottom:1042px;letter-spacing:-0.12px;}
#te_491{left:240px;bottom:1042px;}
#tf_491{left:248px;bottom:1043px;letter-spacing:0.08px;}
#tg_491{left:265px;bottom:1042px;}
#th_491{left:273px;bottom:1043px;letter-spacing:0.09px;}
#ti_491{left:298px;bottom:1042px;}
#tj_491{left:305px;bottom:1043px;letter-spacing:0.09px;}
#tk_491{left:330px;bottom:1042px;}
#tl_491{left:337px;bottom:1043px;letter-spacing:0.09px;}
#tm_491{left:69px;bottom:1027px;letter-spacing:-0.12px;}
#tn_491{left:189px;bottom:1027px;}
#to_491{left:196px;bottom:1027px;letter-spacing:0.08px;}
#tp_491{left:87px;bottom:1011px;letter-spacing:-0.11px;}
#tq_491{left:167px;bottom:1011px;}
#tr_491{left:175px;bottom:1012px;letter-spacing:0.08px;}
#ts_491{left:69px;bottom:996px;letter-spacing:-0.11px;}
#tt_491{left:262px;bottom:996px;}
#tu_491{left:270px;bottom:997px;letter-spacing:0.08px;}
#tv_491{left:288px;bottom:996px;}
#tw_491{left:295px;bottom:997px;letter-spacing:0.09px;}
#tx_491{left:69px;bottom:981px;letter-spacing:-0.12px;}
#ty_491{left:179px;bottom:981px;}
#tz_491{left:187px;bottom:981px;letter-spacing:0.08px;}
#t10_491{left:69px;bottom:965px;letter-spacing:-0.12px;}
#t11_491{left:87px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_491{left:144px;bottom:950px;}
#t13_491{left:151px;bottom:951px;letter-spacing:0.13px;}
#t14_491{left:69px;bottom:935px;letter-spacing:-0.1px;}
#t15_491{left:87px;bottom:920px;letter-spacing:-0.11px;}
#t16_491{left:167px;bottom:920px;}
#t17_491{left:175px;bottom:920px;letter-spacing:0.08px;}
#t18_491{left:87px;bottom:904px;letter-spacing:-0.12px;}
#t19_491{left:143px;bottom:904px;}
#t1a_491{left:151px;bottom:905px;letter-spacing:0.08px;}
#t1b_491{left:69px;bottom:889px;letter-spacing:-0.11px;}
#t1c_491{left:87px;bottom:874px;letter-spacing:-0.11px;}
#t1d_491{left:167px;bottom:874px;}
#t1e_491{left:175px;bottom:875px;letter-spacing:0.08px;}
#t1f_491{left:87px;bottom:859px;letter-spacing:-0.12px;}
#t1g_491{left:143px;bottom:859px;}
#t1h_491{left:151px;bottom:859px;letter-spacing:0.08px;}
#t1i_491{left:69px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_491{left:151px;bottom:843px;}
#t1k_491{left:159px;bottom:844px;letter-spacing:0.12px;}
#t1l_491{left:69px;bottom:828px;letter-spacing:-0.11px;}
#t1m_491{left:168px;bottom:828px;}
#t1n_491{left:176px;bottom:829px;letter-spacing:0.12px;}
#t1o_491{left:69px;bottom:813px;letter-spacing:-0.12px;}
#t1p_491{left:87px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_491{left:158px;bottom:797px;}
#t1r_491{left:166px;bottom:798px;letter-spacing:0.12px;}
#t1s_491{left:87px;bottom:782px;letter-spacing:-0.11px;}
#t1t_491{left:167px;bottom:782px;}
#t1u_491{left:175px;bottom:783px;letter-spacing:0.09px;}
#t1v_491{left:87px;bottom:767px;letter-spacing:-0.12px;}
#t1w_491{left:131px;bottom:767px;}
#t1x_491{left:139px;bottom:768px;letter-spacing:0.12px;}
#t1y_491{left:87px;bottom:752px;letter-spacing:-0.1px;}
#t1z_491{left:106px;bottom:738px;letter-spacing:0.1px;}
#t20_491{left:158px;bottom:737px;}
#t21_491{left:166px;bottom:738px;letter-spacing:0.12px;}
#t22_491{left:87px;bottom:723px;letter-spacing:-0.11px;}
#t23_491{left:314px;bottom:723px;}
#t24_491{left:321px;bottom:723px;letter-spacing:0.12px;}
#t25_491{left:87px;bottom:707px;letter-spacing:-0.11px;}
#t26_491{left:331px;bottom:707px;}
#t27_491{left:338px;bottom:708px;letter-spacing:0.09px;}
#t28_491{left:87px;bottom:692px;letter-spacing:-0.1px;}
#t29_491{left:296px;bottom:692px;}
#t2a_491{left:304px;bottom:693px;letter-spacing:0.12px;}
#t2b_491{left:87px;bottom:677px;letter-spacing:-0.11px;}
#t2c_491{left:208px;bottom:677px;}
#t2d_491{left:216px;bottom:677px;letter-spacing:0.12px;}
#t2e_491{left:87px;bottom:661px;letter-spacing:-0.13px;}
#t2f_491{left:141px;bottom:661px;}
#t2g_491{left:149px;bottom:662px;letter-spacing:0.12px;}
#t2h_491{left:69px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_491{left:162px;bottom:646px;}
#t2j_491{left:170px;bottom:647px;letter-spacing:0.12px;}
#t2k_491{left:69px;bottom:631px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_491{left:164px;bottom:631px;}
#t2m_491{left:171px;bottom:632px;letter-spacing:0.12px;}
#t2n_491{left:196px;bottom:631px;}
#t2o_491{left:203px;bottom:632px;letter-spacing:0.09px;}
#t2p_491{left:228px;bottom:631px;}
#t2q_491{left:235px;bottom:632px;letter-spacing:0.09px;}
#t2r_491{left:69px;bottom:616px;letter-spacing:-0.11px;}
#t2s_491{left:87px;bottom:600px;letter-spacing:-0.11px;}
#t2t_491{left:167px;bottom:600px;}
#t2u_491{left:175px;bottom:601px;letter-spacing:0.09px;}
#t2v_491{left:87px;bottom:585px;letter-spacing:-0.13px;}
#t2w_491{left:204px;bottom:585px;}
#t2x_491{left:212px;bottom:586px;letter-spacing:0.12px;}
#t2y_491{left:69px;bottom:570px;letter-spacing:-0.11px;}
#t2z_491{left:87px;bottom:554px;letter-spacing:-0.13px;}
#t30_491{left:142px;bottom:554px;}
#t31_491{left:149px;bottom:555px;letter-spacing:0.09px;}
#t32_491{left:87px;bottom:539px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_491{left:234px;bottom:539px;}
#t34_491{left:242px;bottom:540px;letter-spacing:0.1px;}
#t35_491{left:87px;bottom:524px;letter-spacing:-0.14px;}
#t36_491{left:138px;bottom:524px;}
#t37_491{left:145px;bottom:525px;letter-spacing:0.09px;}
#t38_491{left:69px;bottom:509px;letter-spacing:-0.1px;}
#t39_491{left:87px;bottom:493px;letter-spacing:-0.12px;}
#t3a_491{left:181px;bottom:493px;}
#t3b_491{left:189px;bottom:494px;letter-spacing:0.12px;}
#t3c_491{left:214px;bottom:493px;}
#t3d_491{left:221px;bottom:494px;letter-spacing:0.12px;}
#t3e_491{left:69px;bottom:478px;letter-spacing:-0.11px;}
#t3f_491{left:161px;bottom:478px;}
#t3g_491{left:169px;bottom:479px;letter-spacing:0.12px;}
#t3h_491{left:193px;bottom:478px;}
#t3i_491{left:201px;bottom:479px;letter-spacing:0.12px;}
#t3j_491{left:226px;bottom:478px;}
#t3k_491{left:233px;bottom:479px;letter-spacing:0.12px;}
#t3l_491{left:258px;bottom:478px;}
#t3m_491{left:265px;bottom:479px;letter-spacing:0.12px;}
#t3n_491{left:290px;bottom:478px;}
#t3o_491{left:297px;bottom:479px;letter-spacing:0.12px;}
#t3p_491{left:322px;bottom:478px;}
#t3q_491{left:329px;bottom:479px;letter-spacing:0.09px;}
#t3r_491{left:69px;bottom:463px;letter-spacing:-0.11px;}
#t3s_491{left:87px;bottom:448px;letter-spacing:-0.12px;}
#t3t_491{left:169px;bottom:448px;}
#t3u_491{left:177px;bottom:448px;letter-spacing:0.09px;}
#t3v_491{left:87px;bottom:432px;letter-spacing:-0.1px;}
#t3w_491{left:223px;bottom:432px;}
#t3x_491{left:231px;bottom:433px;letter-spacing:0.09px;}
#t3y_491{left:87px;bottom:417px;letter-spacing:-0.11px;}
#t3z_491{left:156px;bottom:417px;}
#t40_491{left:163px;bottom:418px;letter-spacing:0.08px;}
#t41_491{left:181px;bottom:417px;}
#t42_491{left:189px;bottom:418px;letter-spacing:0.09px;}
#t43_491{left:213px;bottom:417px;}
#t44_491{left:221px;bottom:418px;letter-spacing:0.09px;}
#t45_491{left:87px;bottom:402px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t46_491{left:87px;bottom:386px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t47_491{left:142px;bottom:386px;}
#t48_491{left:150px;bottom:387px;letter-spacing:0.12px;}
#t49_491{left:87px;bottom:371px;letter-spacing:-0.12px;}
#t4a_491{left:196px;bottom:371px;}
#t4b_491{left:204px;bottom:372px;letter-spacing:0.12px;}
#t4c_491{left:87px;bottom:356px;letter-spacing:-0.11px;}
#t4d_491{left:118px;bottom:356px;}
#t4e_491{left:125px;bottom:357px;letter-spacing:0.08px;}
#t4f_491{left:143px;bottom:356px;}
#t4g_491{left:151px;bottom:357px;letter-spacing:0.09px;}
#t4h_491{left:175px;bottom:356px;}
#t4i_491{left:183px;bottom:357px;letter-spacing:0.09px;}
#t4j_491{left:207px;bottom:356px;}
#t4k_491{left:215px;bottom:357px;letter-spacing:0.09px;}
#t4l_491{left:239px;bottom:356px;}
#t4m_491{left:247px;bottom:357px;letter-spacing:0.12px;}
#t4n_491{left:87px;bottom:341px;letter-spacing:-0.11px;}
#t4o_491{left:211px;bottom:341px;}
#t4p_491{left:219px;bottom:341px;letter-spacing:0.12px;}
#t4q_491{left:69px;bottom:301px;}
#t4r_491{left:69px;bottom:284px;letter-spacing:-0.1px;}
#t4s_491{left:92px;bottom:284px;}
#t4t_491{left:100px;bottom:285px;letter-spacing:0.09px;}
#t4u_491{left:69px;bottom:269px;letter-spacing:-0.1px;}
#t4v_491{left:156px;bottom:269px;}
#t4w_491{left:164px;bottom:270px;letter-spacing:0.12px;}
#t4x_491{left:188px;bottom:269px;}
#t4y_491{left:196px;bottom:270px;letter-spacing:0.12px;}
#t4z_491{left:220px;bottom:269px;}
#t50_491{left:228px;bottom:270px;letter-spacing:0.12px;}
#t51_491{left:69px;bottom:254px;letter-spacing:-0.12px;}
#t52_491{left:156px;bottom:254px;}
#t53_491{left:164px;bottom:254px;letter-spacing:0.12px;}
#t54_491{left:188px;bottom:254px;}
#t55_491{left:196px;bottom:254px;letter-spacing:0.12px;}
#t56_491{left:220px;bottom:254px;}
#t57_491{left:228px;bottom:254px;letter-spacing:0.09px;}
#t58_491{left:69px;bottom:213px;}
#t59_491{left:69px;bottom:197px;letter-spacing:-0.11px;}
#t5a_491{left:171px;bottom:197px;}
#t5b_491{left:178px;bottom:198px;letter-spacing:0.08px;}
#t5c_491{left:196px;bottom:197px;}
#t5d_491{left:203px;bottom:198px;letter-spacing:0.08px;}
#t5e_491{left:69px;bottom:182px;letter-spacing:-0.11px;}
#t5f_491{left:171px;bottom:182px;}
#t5g_491{left:178px;bottom:182px;letter-spacing:0.08px;}
#t5h_491{left:196px;bottom:182px;}
#t5i_491{left:203px;bottom:182px;letter-spacing:0.08px;}
#t5j_491{left:69px;bottom:166px;letter-spacing:-0.12px;}
#t5k_491{left:166px;bottom:166px;}
#t5l_491{left:174px;bottom:167px;letter-spacing:0.09px;}
#t5m_491{left:198px;bottom:166px;}
#t5n_491{left:206px;bottom:167px;letter-spacing:0.09px;}
#t5o_491{left:69px;bottom:151px;letter-spacing:-0.12px;}
#t5p_491{left:261px;bottom:151px;}
#t5q_491{left:269px;bottom:152px;letter-spacing:0.09px;}
#t5r_491{left:69px;bottom:136px;letter-spacing:-0.12px;}
#t5s_491{left:176px;bottom:136px;}
#t5t_491{left:184px;bottom:137px;letter-spacing:0.12px;}
#t5u_491{left:208px;bottom:136px;}
#t5v_491{left:216px;bottom:137px;letter-spacing:0.12px;}
#t5w_491{left:69px;bottom:121px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5x_491{left:191px;bottom:121px;}
#t5y_491{left:199px;bottom:121px;letter-spacing:0.1px;}
#t5z_491{left:230px;bottom:121px;}
#t60_491{left:238px;bottom:121px;letter-spacing:0.1px;}
#t61_491{left:472px;bottom:1088px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t62_491{left:560px;bottom:1088px;}
#t63_491{left:568px;bottom:1088px;letter-spacing:0.09px;}
#t64_491{left:472px;bottom:1072px;letter-spacing:-0.12px;}
#t65_491{left:552px;bottom:1072px;}
#t66_491{left:560px;bottom:1073px;letter-spacing:0.08px;}
#t67_491{left:578px;bottom:1072px;}
#t68_491{left:585px;bottom:1073px;letter-spacing:0.08px;}
#t69_491{left:472px;bottom:1057px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6a_491{left:560px;bottom:1057px;}
#t6b_491{left:568px;bottom:1058px;letter-spacing:0.12px;}
#t6c_491{left:472px;bottom:1042px;letter-spacing:-0.12px;}
#t6d_491{left:576px;bottom:1042px;}
#t6e_491{left:584px;bottom:1043px;letter-spacing:0.12px;}
#t6f_491{left:608px;bottom:1042px;}
#t6g_491{left:616px;bottom:1043px;letter-spacing:0.12px;}
#t6h_491{left:640px;bottom:1042px;}
#t6i_491{left:648px;bottom:1043px;letter-spacing:0.12px;}
#t6j_491{left:472px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6k_491{left:559px;bottom:1027px;}
#t6l_491{left:566px;bottom:1027px;letter-spacing:0.12px;}
#t6m_491{left:472px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6n_491{left:582px;bottom:1011px;}
#t6o_491{left:590px;bottom:1012px;letter-spacing:0.12px;}
#t6p_491{left:472px;bottom:996px;letter-spacing:-0.11px;}
#t6q_491{left:560px;bottom:996px;}
#t6r_491{left:567px;bottom:997px;letter-spacing:0.12px;}
#t6s_491{left:472px;bottom:981px;letter-spacing:-0.12px;}
#t6t_491{left:557px;bottom:981px;}
#t6u_491{left:564px;bottom:981px;letter-spacing:0.08px;}
#t6v_491{left:472px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6w_491{left:490px;bottom:950px;letter-spacing:-0.12px;}
#t6x_491{left:534px;bottom:950px;}
#t6y_491{left:542px;bottom:951px;letter-spacing:0.08px;}
#t6z_491{left:490px;bottom:935px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t70_491{left:572px;bottom:935px;}
#t71_491{left:580px;bottom:936px;letter-spacing:0.13px;}
#t72_491{left:472px;bottom:920px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t73_491{left:539px;bottom:920px;}
#t74_491{left:547px;bottom:920px;letter-spacing:0.08px;}
#t75_491{left:472px;bottom:904px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t76_491{left:569px;bottom:904px;}
#t77_491{left:576px;bottom:905px;letter-spacing:0.12px;}
#t78_491{left:601px;bottom:904px;}
#t79_491{left:608px;bottom:905px;letter-spacing:0.12px;}
#t7a_491{left:472px;bottom:889px;letter-spacing:-0.12px;}
#t7b_491{left:653px;bottom:889px;}
#t7c_491{left:661px;bottom:890px;letter-spacing:0.12px;}
#t7d_491{left:472px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7e_491{left:560px;bottom:874px;}
#t7f_491{left:568px;bottom:875px;letter-spacing:0.08px;}
#t7g_491{left:472px;bottom:859px;letter-spacing:-0.12px;}
#t7h_491{left:576px;bottom:859px;}
#t7i_491{left:583px;bottom:859px;letter-spacing:0.09px;}
#t7j_491{left:472px;bottom:843px;letter-spacing:-0.12px;}
#t7k_491{left:588px;bottom:843px;}
#t7l_491{left:595px;bottom:844px;letter-spacing:0.09px;}
#t7m_491{left:620px;bottom:843px;}
#t7n_491{left:627px;bottom:844px;letter-spacing:0.09px;}
#t7o_491{left:472px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7p_491{left:559px;bottom:828px;}
#t7q_491{left:567px;bottom:829px;letter-spacing:0.12px;}
#t7r_491{left:472px;bottom:788px;}
#t7s_491{left:472px;bottom:771px;letter-spacing:-0.12px;}
#t7t_491{left:611px;bottom:771px;}
#t7u_491{left:618px;bottom:772px;letter-spacing:0.08px;}
#t7v_491{left:472px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7w_491{left:587px;bottom:756px;}
#t7x_491{left:595px;bottom:757px;letter-spacing:0.12px;}
#t7y_491{left:472px;bottom:741px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t7z_491{left:490px;bottom:726px;letter-spacing:-0.12px;}
#t80_491{left:685px;bottom:726px;}
#t81_491{left:692px;bottom:726px;letter-spacing:0.12px;}
#t82_491{left:717px;bottom:726px;}
#t83_491{left:724px;bottom:726px;letter-spacing:0.09px;}
#t84_491{left:490px;bottom:710px;letter-spacing:-0.11px;}
#t85_491{left:660px;bottom:710px;}
#t86_491{left:668px;bottom:711px;letter-spacing:0.12px;}
#t87_491{left:692px;bottom:710px;}
#t88_491{left:700px;bottom:711px;letter-spacing:0.09px;}
#t89_491{left:490px;bottom:695px;letter-spacing:-0.11px;}
#t8a_491{left:722px;bottom:695px;}
#t8b_491{left:729px;bottom:696px;letter-spacing:0.09px;}
#t8c_491{left:754px;bottom:695px;}
#t8d_491{left:761px;bottom:696px;letter-spacing:0.09px;}
#t8e_491{left:490px;bottom:680px;letter-spacing:-0.11px;}
#t8f_491{left:681px;bottom:680px;}
#t8g_491{left:689px;bottom:680px;letter-spacing:0.09px;}
#t8h_491{left:490px;bottom:664px;letter-spacing:-0.11px;}
#t8i_491{left:671px;bottom:664px;}
#t8j_491{left:678px;bottom:665px;letter-spacing:0.09px;}
#t8k_491{left:490px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8l_491{left:682px;bottom:649px;}
#t8m_491{left:689px;bottom:650px;letter-spacing:0.09px;}
#t8n_491{left:714px;bottom:649px;}
#t8o_491{left:721px;bottom:650px;letter-spacing:0.09px;}
#t8p_491{left:490px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8q_491{left:689px;bottom:634px;}
#t8r_491{left:697px;bottom:635px;letter-spacing:0.09px;}
#t8s_491{left:721px;bottom:634px;}
#t8t_491{left:729px;bottom:635px;letter-spacing:0.09px;}
#t8u_491{left:490px;bottom:619px;letter-spacing:-0.12px;}
#t8v_491{left:508px;bottom:605px;letter-spacing:0.09px;word-spacing:0.01px;}
#t8w_491{left:587px;bottom:604px;}
#t8x_491{left:594px;bottom:605px;letter-spacing:0.09px;}
#t8y_491{left:472px;bottom:590px;letter-spacing:-0.13px;}
#t8z_491{left:625px;bottom:590px;}
#t90_491{left:633px;bottom:590px;letter-spacing:0.1px;}
#t91_491{left:664px;bottom:590px;}
#t92_491{left:671px;bottom:590px;letter-spacing:0.1px;}
#t93_491{left:472px;bottom:574px;letter-spacing:-0.13px;}
#t94_491{left:608px;bottom:574px;}
#t95_491{left:615px;bottom:575px;letter-spacing:0.1px;}
#t96_491{left:647px;bottom:574px;}
#t97_491{left:654px;bottom:575px;letter-spacing:0.1px;}
#t98_491{left:472px;bottom:559px;letter-spacing:-0.12px;}
#t99_491{left:490px;bottom:544px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9a_491{left:581px;bottom:544px;}
#t9b_491{left:588px;bottom:545px;letter-spacing:0.12px;}
#t9c_491{left:490px;bottom:529px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9d_491{left:618px;bottom:529px;}
#t9e_491{left:626px;bottom:529px;letter-spacing:0.13px;}
#t9f_491{left:472px;bottom:513px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9g_491{left:581px;bottom:513px;}
#t9h_491{left:589px;bottom:514px;letter-spacing:0.12px;}
#t9i_491{left:472px;bottom:498px;letter-spacing:-0.12px;}
#t9j_491{left:580px;bottom:498px;}
#t9k_491{left:587px;bottom:499px;letter-spacing:0.09px;}
#t9l_491{left:472px;bottom:483px;letter-spacing:-0.12px;}
#t9m_491{left:580px;bottom:483px;}
#t9n_491{left:588px;bottom:483px;letter-spacing:0.12px;}
#t9o_491{left:472px;bottom:467px;letter-spacing:-0.12px;}
#t9p_491{left:527px;bottom:452px;letter-spacing:-0.14px;}
#t9q_491{left:560px;bottom:452px;}
#t9r_491{left:567px;bottom:453px;letter-spacing:0.12px;}
#t9s_491{left:472px;bottom:437px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9t_491{left:579px;bottom:437px;}
#t9u_491{left:587px;bottom:438px;letter-spacing:0.09px;}
#t9v_491{left:472px;bottom:422px;letter-spacing:-0.16px;}
#t9w_491{left:490px;bottom:406px;letter-spacing:-0.13px;}
#t9x_491{left:600px;bottom:406px;}
#t9y_491{left:607px;bottom:407px;letter-spacing:0.13px;}
#t9z_491{left:490px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta0_491{left:621px;bottom:391px;}
#ta1_491{left:629px;bottom:392px;letter-spacing:0.08px;}
#ta2_491{left:490px;bottom:376px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta3_491{left:712px;bottom:376px;}
#ta4_491{left:719px;bottom:376px;letter-spacing:0.13px;}
#ta5_491{left:490px;bottom:360px;letter-spacing:-0.12px;}
#ta6_491{left:603px;bottom:360px;}
#ta7_491{left:611px;bottom:361px;letter-spacing:0.08px;}
#ta8_491{left:490px;bottom:345px;letter-spacing:-0.12px;}
#ta9_491{left:562px;bottom:345px;}
#taa_491{left:570px;bottom:346px;letter-spacing:0.08px;}
#tab_491{left:587px;bottom:345px;}
#tac_491{left:595px;bottom:346px;letter-spacing:0.08px;}
#tad_491{left:490px;bottom:330px;letter-spacing:-0.13px;}
#tae_491{left:536px;bottom:330px;}
#taf_491{left:544px;bottom:331px;letter-spacing:0.08px;}
#tag_491{left:490px;bottom:315px;letter-spacing:-0.13px;}
#tah_491{left:686px;bottom:315px;}
#tai_491{left:694px;bottom:315px;letter-spacing:0.08px;}
#taj_491{left:711px;bottom:315px;}
#tak_491{left:719px;bottom:315px;letter-spacing:0.08px;}
#tal_491{left:490px;bottom:299px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tam_491{left:645px;bottom:299px;}
#tan_491{left:652px;bottom:300px;letter-spacing:0.08px;}
#tao_491{left:490px;bottom:284px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tap_491{left:689px;bottom:284px;}
#taq_491{left:696px;bottom:285px;letter-spacing:0.13px;}
#tar_491{left:714px;bottom:284px;}
#tas_491{left:722px;bottom:285px;letter-spacing:0.13px;}
#tat_491{left:472px;bottom:269px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tau_491{left:490px;bottom:254px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tav_491{left:561px;bottom:254px;}
#taw_491{left:569px;bottom:254px;letter-spacing:0.12px;}
#tax_491{left:490px;bottom:238px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tay_491{left:569px;bottom:238px;}
#taz_491{left:576px;bottom:239px;letter-spacing:0.09px;}
#tb0_491{left:472px;bottom:223px;letter-spacing:-0.13px;}
#tb1_491{left:589px;bottom:223px;}
#tb2_491{left:597px;bottom:224px;letter-spacing:0.12px;}
#tb3_491{left:472px;bottom:208px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb4_491{left:585px;bottom:208px;}
#tb5_491{left:593px;bottom:208px;letter-spacing:0.12px;}
#tb6_491{left:624px;bottom:208px;}
#tb7_491{left:632px;bottom:208px;letter-spacing:0.12px;}
#tb8_491{left:472px;bottom:192px;letter-spacing:-0.12px;}
#tb9_491{left:490px;bottom:177px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tba_491{left:490px;bottom:162px;letter-spacing:-0.12px;}
#tbb_491{left:472px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tbc_491{left:576px;bottom:147px;}
#tbd_491{left:584px;bottom:147px;letter-spacing:0.09px;}
#tbe_491{left:472px;bottom:131px;letter-spacing:-0.12px;}
#tbf_491{left:575px;bottom:131px;}
#tbg_491{left:582px;bottom:132px;letter-spacing:0.12px;}
#tbh_491{left:472px;bottom:116px;letter-spacing:-0.12px;}
#tbi_491{left:575px;bottom:116px;}
#tbj_491{left:583px;bottom:117px;letter-spacing:0.12px;}

.s1_491{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_491{font-size:14px;font-family:Verdana-Bold_pgt;color:#0860A8;}
.s3_491{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s4_491{font-size:14px;font-family:Arial_141;color:#000;}
.s5_491{font-size:12px;font-family:Arial_141;color:#000;}
.s6_491{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts491" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg491Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg491" style="-webkit-user-select: none;"><object width="935" height="1210" data="491/491.svg" type="image/svg+xml" id="pdf491" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_491" class="t s1_491">Vol. 1 </span><span id="t2_491" class="t s1_491">INDEX-7 </span>
<span id="t3_491" class="t s2_491">INDEX </span>
<span id="t4_491" class="t s3_491">Intel Transactional Synchronization</span><span id="t5_491" class="t s4_491">, </span><span id="t6_491" class="t s5_491">15-3</span><span id="t7_491" class="t s4_491">, </span><span id="t8_491" class="t s5_491">16-1 </span>
<span id="t9_491" class="t s3_491">Intel VTune Performance Analyzer </span>
<span id="ta_491" class="t s3_491">related information</span><span id="tb_491" class="t s4_491">, </span><span id="tc_491" class="t s5_491">1-9 </span>
<span id="td_491" class="t s3_491">Intel Wide Dynamic Execution</span><span id="te_491" class="t s4_491">, </span><span id="tf_491" class="t s5_491">2-4</span><span id="tg_491" class="t s4_491">, </span><span id="th_491" class="t s5_491">2-10</span><span id="ti_491" class="t s4_491">, </span><span id="tj_491" class="t s5_491">2-12</span><span id="tk_491" class="t s4_491">, </span><span id="tl_491" class="t s5_491">2-13 </span>
<span id="tm_491" class="t s3_491">Intel Xeon processor</span><span id="tn_491" class="t s4_491">, </span><span id="to_491" class="t s5_491">1-1 </span>
<span id="tp_491" class="t s3_491">description of</span><span id="tq_491" class="t s4_491">, </span><span id="tr_491" class="t s5_491">2-3 </span>
<span id="ts_491" class="t s3_491">Intel Xeon processor 5100 series</span><span id="tt_491" class="t s4_491">, </span><span id="tu_491" class="t s5_491">2-4</span><span id="tv_491" class="t s4_491">, </span><span id="tw_491" class="t s5_491">2-18 </span>
<span id="tx_491" class="t s3_491">Intel386 processor</span><span id="ty_491" class="t s4_491">, </span><span id="tz_491" class="t s5_491">2-1 </span>
<span id="t10_491" class="t s3_491">Intel486 processor </span>
<span id="t11_491" class="t s3_491">history of</span><span id="t12_491" class="t s4_491">, </span><span id="t13_491" class="t s5_491">2-1 </span>
<span id="t14_491" class="t s3_491">Inter-privilege level call </span>
<span id="t15_491" class="t s3_491">description of</span><span id="t16_491" class="t s4_491">, </span><span id="t17_491" class="t s5_491">6-7 </span>
<span id="t18_491" class="t s3_491">operation</span><span id="t19_491" class="t s4_491">, </span><span id="t1a_491" class="t s5_491">6-8 </span>
<span id="t1b_491" class="t s3_491">Inter-privilege level return </span>
<span id="t1c_491" class="t s3_491">description of</span><span id="t1d_491" class="t s4_491">, </span><span id="t1e_491" class="t s5_491">6-7 </span>
<span id="t1f_491" class="t s3_491">operation</span><span id="t1g_491" class="t s4_491">, </span><span id="t1h_491" class="t s5_491">6-8 </span>
<span id="t1i_491" class="t s3_491">Interrupt gate</span><span id="t1j_491" class="t s4_491">, </span><span id="t1k_491" class="t s5_491">6-13 </span>
<span id="t1l_491" class="t s3_491">Interrupt handler</span><span id="t1m_491" class="t s4_491">, </span><span id="t1n_491" class="t s5_491">6-12 </span>
<span id="t1o_491" class="t s3_491">Interrupts </span>
<span id="t1p_491" class="t s3_491">64-bit mode</span><span id="t1q_491" class="t s4_491">, </span><span id="t1r_491" class="t s5_491">6-19 </span>
<span id="t1s_491" class="t s3_491">description of</span><span id="t1t_491" class="t s4_491">, </span><span id="t1u_491" class="t s5_491">6-12 </span>
<span id="t1v_491" class="t s3_491">handler</span><span id="t1w_491" class="t s4_491">, </span><span id="t1x_491" class="t s5_491">6-12 </span>
<span id="t1y_491" class="t s3_491">implicit call to an interrupt handler </span>
<span id="t1z_491" class="t s1_491">procedure</span><span id="t20_491" class="t s4_491">, </span><span id="t21_491" class="t s5_491">6-13 </span>
<span id="t22_491" class="t s3_491">implicit call to an interrupt handler task</span><span id="t23_491" class="t s4_491">, </span><span id="t24_491" class="t s5_491">6-18 </span>
<span id="t25_491" class="t s3_491">implicit call to interrupt handler procedure</span><span id="t26_491" class="t s4_491">, </span><span id="t27_491" class="t s5_491">6-13 </span>
<span id="t28_491" class="t s3_491">implicit call to interrupt handler task</span><span id="t29_491" class="t s4_491">, </span><span id="t2a_491" class="t s5_491">6-18 </span>
<span id="t2b_491" class="t s3_491">in real-address mode</span><span id="t2c_491" class="t s4_491">, </span><span id="t2d_491" class="t s5_491">6-18 </span>
<span id="t2e_491" class="t s3_491">maskable</span><span id="t2f_491" class="t s4_491">, </span><span id="t2g_491" class="t s5_491">6-13 </span>
<span id="t2h_491" class="t s3_491">INTn instruction</span><span id="t2i_491" class="t s4_491">, </span><span id="t2j_491" class="t s5_491">7-17 </span>
<span id="t2k_491" class="t s3_491">INTO instruction</span><span id="t2l_491" class="t s4_491">, </span><span id="t2m_491" class="t s5_491">6-18</span><span id="t2n_491" class="t s4_491">, </span><span id="t2o_491" class="t s5_491">7-18</span><span id="t2p_491" class="t s4_491">, </span><span id="t2q_491" class="t s5_491">7-23 </span>
<span id="t2r_491" class="t s3_491">Invalid arithmetic operand exception (#IA) </span>
<span id="t2s_491" class="t s3_491">description of</span><span id="t2t_491" class="t s4_491">, </span><span id="t2u_491" class="t s5_491">8-27 </span>
<span id="t2v_491" class="t s3_491">masked response to</span><span id="t2w_491" class="t s4_491">, </span><span id="t2x_491" class="t s5_491">8-27 </span>
<span id="t2y_491" class="t s3_491">Invalid operation exception (#I) </span>
<span id="t2z_491" class="t s3_491">overview</span><span id="t30_491" class="t s4_491">, </span><span id="t31_491" class="t s5_491">4-20 </span>
<span id="t32_491" class="t s3_491">SSE and SSE2 extensions</span><span id="t33_491" class="t s4_491">, </span><span id="t34_491" class="t s5_491">11-14 </span>
<span id="t35_491" class="t s3_491">x87 FPU</span><span id="t36_491" class="t s4_491">, </span><span id="t37_491" class="t s5_491">8-26 </span>
<span id="t38_491" class="t s3_491">IOPL (I/O privilege level) field </span>
<span id="t39_491" class="t s3_491">EFLAGS register</span><span id="t3a_491" class="t s4_491">, </span><span id="t3b_491" class="t s5_491">3-17</span><span id="t3c_491" class="t s4_491">, </span><span id="t3d_491" class="t s5_491">19-3 </span>
<span id="t3e_491" class="t s3_491">IRET instruction</span><span id="t3f_491" class="t s4_491">, </span><span id="t3g_491" class="t s5_491">3-18</span><span id="t3h_491" class="t s4_491">, </span><span id="t3i_491" class="t s5_491">6-17</span><span id="t3j_491" class="t s4_491">, </span><span id="t3k_491" class="t s5_491">6-18</span><span id="t3l_491" class="t s4_491">, </span><span id="t3m_491" class="t s5_491">7-15</span><span id="t3n_491" class="t s4_491">, </span><span id="t3o_491" class="t s5_491">7-23</span><span id="t3p_491" class="t s4_491">, </span><span id="t3q_491" class="t s5_491">19-4 </span>
<span id="t3r_491" class="t s3_491">I/O </span>
<span id="t3s_491" class="t s3_491">address space</span><span id="t3t_491" class="t s4_491">, </span><span id="t3u_491" class="t s5_491">19-1 </span>
<span id="t3v_491" class="t s3_491">instruction serialization</span><span id="t3w_491" class="t s4_491">, </span><span id="t3x_491" class="t s5_491">19-5 </span>
<span id="t3y_491" class="t s3_491">instructions</span><span id="t3z_491" class="t s4_491">, </span><span id="t40_491" class="t s5_491">5-9</span><span id="t41_491" class="t s4_491">, </span><span id="t42_491" class="t s5_491">7-20</span><span id="t43_491" class="t s4_491">, </span><span id="t44_491" class="t s5_491">19-3 </span>
<span id="t45_491" class="t s3_491">I/O privilege level (see IOPL) </span>
<span id="t46_491" class="t s3_491">map base</span><span id="t47_491" class="t s4_491">, </span><span id="t48_491" class="t s5_491">19-4 </span>
<span id="t49_491" class="t s3_491">permission bit map</span><span id="t4a_491" class="t s4_491">, </span><span id="t4b_491" class="t s5_491">19-4 </span>
<span id="t4c_491" class="t s3_491">ports</span><span id="t4d_491" class="t s4_491">, </span><span id="t4e_491" class="t s5_491">3-4</span><span id="t4f_491" class="t s4_491">, </span><span id="t4g_491" class="t s5_491">19-1</span><span id="t4h_491" class="t s4_491">, </span><span id="t4i_491" class="t s5_491">19-2</span><span id="t4j_491" class="t s4_491">, </span><span id="t4k_491" class="t s5_491">19-3</span><span id="t4l_491" class="t s4_491">, </span><span id="t4m_491" class="t s5_491">19-5 </span>
<span id="t4n_491" class="t s3_491">sensitive instructions</span><span id="t4o_491" class="t s4_491">, </span><span id="t4p_491" class="t s5_491">19-3 </span>
<span id="t4q_491" class="t s6_491">J </span>
<span id="t4r_491" class="t s3_491">J-bit</span><span id="t4s_491" class="t s4_491">, </span><span id="t4t_491" class="t s5_491">4-11 </span>
<span id="t4u_491" class="t s3_491">Jcc instructions</span><span id="t4v_491" class="t s4_491">, </span><span id="t4w_491" class="t s5_491">3-17</span><span id="t4x_491" class="t s4_491">, </span><span id="t4y_491" class="t s5_491">3-18</span><span id="t4z_491" class="t s4_491">, </span><span id="t50_491" class="t s5_491">7-15 </span>
<span id="t51_491" class="t s3_491">JMP instruction</span><span id="t52_491" class="t s4_491">, </span><span id="t53_491" class="t s5_491">3-18</span><span id="t54_491" class="t s4_491">, </span><span id="t55_491" class="t s5_491">7-15</span><span id="t56_491" class="t s4_491">, </span><span id="t57_491" class="t s5_491">7-22 </span>
<span id="t58_491" class="t s6_491">L </span>
<span id="t59_491" class="t s3_491">L1 (level 1) cache</span><span id="t5a_491" class="t s4_491">, </span><span id="t5b_491" class="t s5_491">2-7</span><span id="t5c_491" class="t s4_491">, </span><span id="t5d_491" class="t s5_491">2-9 </span>
<span id="t5e_491" class="t s3_491">L2 (level 2) cache</span><span id="t5f_491" class="t s4_491">, </span><span id="t5g_491" class="t s5_491">2-7</span><span id="t5h_491" class="t s4_491">, </span><span id="t5i_491" class="t s5_491">2-9 </span>
<span id="t5j_491" class="t s3_491">LAHF instruction</span><span id="t5k_491" class="t s4_491">, </span><span id="t5l_491" class="t s5_491">3-15</span><span id="t5m_491" class="t s4_491">, </span><span id="t5n_491" class="t s5_491">7-21 </span>
<span id="t5o_491" class="t s3_491">Last instruction opcode, x87 FPU</span><span id="t5p_491" class="t s4_491">, </span><span id="t5q_491" class="t s5_491">8-10 </span>
<span id="t5r_491" class="t s3_491">LDDQU instruction</span><span id="t5s_491" class="t s4_491">, </span><span id="t5t_491" class="t s5_491">5-23</span><span id="t5u_491" class="t s4_491">, </span><span id="t5v_491" class="t s5_491">12-3 </span>
<span id="t5w_491" class="t s3_491">LDMXCSR instruction</span><span id="t5x_491" class="t s4_491">, </span><span id="t5y_491" class="t s5_491">10-12</span><span id="t5z_491" class="t s4_491">, </span><span id="t60_491" class="t s5_491">11-24 </span>
<span id="t61_491" class="t s3_491">LDS instruction</span><span id="t62_491" class="t s4_491">, </span><span id="t63_491" class="t s5_491">7-23 </span>
<span id="t64_491" class="t s3_491">LDTR register</span><span id="t65_491" class="t s4_491">, </span><span id="t66_491" class="t s5_491">3-4</span><span id="t67_491" class="t s4_491">, </span><span id="t68_491" class="t s5_491">3-6 </span>
<span id="t69_491" class="t s3_491">LEA instruction</span><span id="t6a_491" class="t s4_491">, </span><span id="t6b_491" class="t s5_491">7-23 </span>
<span id="t6c_491" class="t s3_491">LEAVE instruction</span><span id="t6d_491" class="t s4_491">, </span><span id="t6e_491" class="t s5_491">6-20</span><span id="t6f_491" class="t s4_491">, </span><span id="t6g_491" class="t s5_491">6-24</span><span id="t6h_491" class="t s4_491">, </span><span id="t6i_491" class="t s5_491">7-21 </span>
<span id="t6j_491" class="t s3_491">LES instruction</span><span id="t6k_491" class="t s4_491">, </span><span id="t6l_491" class="t s5_491">7-23 </span>
<span id="t6m_491" class="t s3_491">LFENCE instruction</span><span id="t6n_491" class="t s4_491">, </span><span id="t6o_491" class="t s5_491">11-12 </span>
<span id="t6p_491" class="t s3_491">LGS instruction</span><span id="t6q_491" class="t s4_491">, </span><span id="t6r_491" class="t s5_491">7-23 </span>
<span id="t6s_491" class="t s3_491">Linear address</span><span id="t6t_491" class="t s4_491">, </span><span id="t6u_491" class="t s5_491">3-7 </span>
<span id="t6v_491" class="t s3_491">Linear address space </span>
<span id="t6w_491" class="t s3_491">defined</span><span id="t6x_491" class="t s4_491">, </span><span id="t6y_491" class="t s5_491">3-7 </span>
<span id="t6z_491" class="t s3_491">maximum size</span><span id="t70_491" class="t s4_491">, </span><span id="t71_491" class="t s5_491">3-7 </span>
<span id="t72_491" class="t s3_491">LOCK signal</span><span id="t73_491" class="t s4_491">, </span><span id="t74_491" class="t s5_491">7-4 </span>
<span id="t75_491" class="t s3_491">LODS instruction</span><span id="t76_491" class="t s4_491">, </span><span id="t77_491" class="t s5_491">3-17</span><span id="t78_491" class="t s4_491">, </span><span id="t79_491" class="t s5_491">7-18 </span>
<span id="t7a_491" class="t s3_491">Log epsilon, x87 FPU operation</span><span id="t7b_491" class="t s4_491">, </span><span id="t7c_491" class="t s5_491">8-21 </span>
<span id="t7d_491" class="t s3_491">Logical address</span><span id="t7e_491" class="t s4_491">, </span><span id="t7f_491" class="t s5_491">3-7 </span>
<span id="t7g_491" class="t s3_491">LOOP instructions</span><span id="t7h_491" class="t s4_491">, </span><span id="t7i_491" class="t s5_491">7-16 </span>
<span id="t7j_491" class="t s3_491">LOOPcc instructions</span><span id="t7k_491" class="t s4_491">, </span><span id="t7l_491" class="t s5_491">3-17</span><span id="t7m_491" class="t s4_491">, </span><span id="t7n_491" class="t s5_491">7-16 </span>
<span id="t7o_491" class="t s3_491">LSS instruction</span><span id="t7p_491" class="t s4_491">, </span><span id="t7q_491" class="t s5_491">7-23 </span>
<span id="t7r_491" class="t s6_491">M </span>
<span id="t7s_491" class="t s3_491">Machine check registers</span><span id="t7t_491" class="t s4_491">, </span><span id="t7u_491" class="t s5_491">3-4 </span>
<span id="t7v_491" class="t s3_491">Maskable interrupts</span><span id="t7w_491" class="t s4_491">, </span><span id="t7x_491" class="t s5_491">6-13 </span>
<span id="t7y_491" class="t s3_491">Masked responses </span>
<span id="t7z_491" class="t s3_491">denormal operand exception (#D)</span><span id="t80_491" class="t s4_491">, </span><span id="t81_491" class="t s5_491">4-20</span><span id="t82_491" class="t s4_491">, </span><span id="t83_491" class="t s5_491">8-28 </span>
<span id="t84_491" class="t s3_491">divide by zero exception (#Z)</span><span id="t85_491" class="t s4_491">, </span><span id="t86_491" class="t s5_491">4-21</span><span id="t87_491" class="t s4_491">, </span><span id="t88_491" class="t s5_491">8-28 </span>
<span id="t89_491" class="t s3_491">inexact result (precision) exception (#P)</span><span id="t8a_491" class="t s4_491">, </span><span id="t8b_491" class="t s5_491">4-23</span><span id="t8c_491" class="t s4_491">, </span><span id="t8d_491" class="t s5_491">8-30 </span>
<span id="t8e_491" class="t s3_491">invalid arithmetic operation (#IA)</span><span id="t8f_491" class="t s4_491">, </span><span id="t8g_491" class="t s5_491">8-27 </span>
<span id="t8h_491" class="t s3_491">invalid operation exception (#I)</span><span id="t8i_491" class="t s4_491">, </span><span id="t8j_491" class="t s5_491">4-20 </span>
<span id="t8k_491" class="t s3_491">numeric overflow exception (#O)</span><span id="t8l_491" class="t s4_491">, </span><span id="t8m_491" class="t s5_491">4-21</span><span id="t8n_491" class="t s4_491">, </span><span id="t8o_491" class="t s5_491">8-29 </span>
<span id="t8p_491" class="t s3_491">numeric underflow exception (#U)</span><span id="t8q_491" class="t s4_491">, </span><span id="t8r_491" class="t s5_491">4-22</span><span id="t8s_491" class="t s4_491">, </span><span id="t8t_491" class="t s5_491">8-29 </span>
<span id="t8u_491" class="t s3_491">stack overflow or underflow </span>
<span id="t8v_491" class="t s1_491">exception (#IS)</span><span id="t8w_491" class="t s4_491">, </span><span id="t8x_491" class="t s5_491">8-27 </span>
<span id="t8y_491" class="t s3_491">MASKMOVDQU instruction</span><span id="t8z_491" class="t s4_491">, </span><span id="t90_491" class="t s5_491">11-12</span><span id="t91_491" class="t s4_491">, </span><span id="t92_491" class="t s5_491">11-25 </span>
<span id="t93_491" class="t s3_491">MASKMOVQ instruction</span><span id="t94_491" class="t s4_491">, </span><span id="t95_491" class="t s5_491">10-12</span><span id="t96_491" class="t s4_491">, </span><span id="t97_491" class="t s5_491">11-25 </span>
<span id="t98_491" class="t s3_491">Masks, exception-flags </span>
<span id="t99_491" class="t s3_491">MXCSR register</span><span id="t9a_491" class="t s4_491">, </span><span id="t9b_491" class="t s5_491">10-4 </span>
<span id="t9c_491" class="t s3_491">x87 FPU control word</span><span id="t9d_491" class="t s4_491">, </span><span id="t9e_491" class="t s5_491">8-7 </span>
<span id="t9f_491" class="t s3_491">MAXPD instruction</span><span id="t9g_491" class="t s4_491">, </span><span id="t9h_491" class="t s5_491">11-6 </span>
<span id="t9i_491" class="t s3_491">MAXPS instruction</span><span id="t9j_491" class="t s4_491">, </span><span id="t9k_491" class="t s5_491">10-8 </span>
<span id="t9l_491" class="t s3_491">MAXSD instruction</span><span id="t9m_491" class="t s4_491">, </span><span id="t9n_491" class="t s5_491">11-6 </span>
<span id="t9o_491" class="t s3_491">MAXSD- Return Maximum Scalar Double-Precision Floating-Point </span>
<span id="t9p_491" class="t s3_491">Value</span><span id="t9q_491" class="t s4_491">, </span><span id="t9r_491" class="t s5_491">15-3 </span>
<span id="t9s_491" class="t s3_491">MAXSS instruction</span><span id="t9t_491" class="t s4_491">, </span><span id="t9u_491" class="t s5_491">10-9 </span>
<span id="t9v_491" class="t s3_491">Memory </span>
<span id="t9w_491" class="t s3_491">flat memory model</span><span id="t9x_491" class="t s4_491">, </span><span id="t9y_491" class="t s5_491">3-7 </span>
<span id="t9z_491" class="t s3_491">management registers</span><span id="ta0_491" class="t s4_491">, </span><span id="ta1_491" class="t s5_491">3-4 </span>
<span id="ta2_491" class="t s3_491">memory type range registers (MTRRs)</span><span id="ta3_491" class="t s4_491">, </span><span id="ta4_491" class="t s5_491">3-4 </span>
<span id="ta5_491" class="t s3_491">modes of operation</span><span id="ta6_491" class="t s4_491">, </span><span id="ta7_491" class="t s5_491">3-9 </span>
<span id="ta8_491" class="t s3_491">organization</span><span id="ta9_491" class="t s4_491">, </span><span id="taa_491" class="t s5_491">3-6</span><span id="tab_491" class="t s4_491">, </span><span id="tac_491" class="t s5_491">3-7 </span>
<span id="tad_491" class="t s3_491">physical</span><span id="tae_491" class="t s4_491">, </span><span id="taf_491" class="t s5_491">3-6 </span>
<span id="tag_491" class="t s3_491">real address mode memory model</span><span id="tah_491" class="t s4_491">, </span><span id="tai_491" class="t s5_491">3-7</span><span id="taj_491" class="t s4_491">, </span><span id="tak_491" class="t s5_491">3-8 </span>
<span id="tal_491" class="t s3_491">segmented memory model</span><span id="tam_491" class="t s4_491">, </span><span id="tan_491" class="t s5_491">3-7 </span>
<span id="tao_491" class="t s3_491">virtual-8086 mode memory model</span><span id="tap_491" class="t s4_491">, </span><span id="taq_491" class="t s5_491">3-7</span><span id="tar_491" class="t s4_491">, </span><span id="tas_491" class="t s5_491">3-8 </span>
<span id="tat_491" class="t s3_491">Memory operands </span>
<span id="tau_491" class="t s3_491">64-bit mode</span><span id="tav_491" class="t s4_491">, </span><span id="taw_491" class="t s5_491">3-21 </span>
<span id="tax_491" class="t s3_491">legacy modes</span><span id="tay_491" class="t s4_491">, </span><span id="taz_491" class="t s5_491">3-21 </span>
<span id="tb0_491" class="t s3_491">Memory-mapped I/O</span><span id="tb1_491" class="t s4_491">, </span><span id="tb2_491" class="t s5_491">19-2 </span>
<span id="tb3_491" class="t s3_491">MFENCE instruction</span><span id="tb4_491" class="t s4_491">, </span><span id="tb5_491" class="t s5_491">11-12</span><span id="tb6_491" class="t s4_491">, </span><span id="tb7_491" class="t s5_491">11-25 </span>
<span id="tb8_491" class="t s3_491">Microarchitecture </span>
<span id="tb9_491" class="t s3_491">(see Intel NetBurst microarchitecture) </span>
<span id="tba_491" class="t s3_491">(see P6 family microarchitecture) </span>
<span id="tbb_491" class="t s3_491">MINPD instruction</span><span id="tbc_491" class="t s4_491">, </span><span id="tbd_491" class="t s5_491">11-6 </span>
<span id="tbe_491" class="t s3_491">MINPS instruction</span><span id="tbf_491" class="t s4_491">, </span><span id="tbg_491" class="t s5_491">10-9 </span>
<span id="tbh_491" class="t s3_491">MINSD instruction</span><span id="tbi_491" class="t s4_491">, </span><span id="tbj_491" class="t s5_491">11-7 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
