static int T_1 F_1 ( void )\r\n{\r\nT_2 V_1 , V_2 ;\r\nunsigned int V_3 ;\r\nint V_4 ;\r\n#ifdef F_2\r\n{\r\nT_2 V_5 = 0 ;\r\nfor ( V_1 = 4 ; V_1 > 0 ; V_1 -- )\r\nif ( ( ( V_6 [ V_1 ] = V_6 [ V_1 - 1 ] ) >= 0 ) && ! V_5 )\r\nV_5 = V_1 ;\r\nif ( ( V_6 [ 0 ] = V_5 ) )\r\nF_3 ( V_6 ) ;\r\n}\r\n#endif\r\nF_4 ( & V_7 ) ; V_7 . V_8 = V_9 ;\r\nV_4 = - V_10 ;\r\nif ( F_5 ( V_11 , L_1 ) )\r\ngoto V_12;\r\nV_4 = - V_13 ;\r\nV_14 = F_6 ( V_15 , & V_16 ) ;\r\nif ( ! V_14 )\r\ngoto V_17;\r\nif ( F_7 ( & V_2 , & V_3 ) ) {\r\nF_8 ( L_2 ,\r\nV_18 [ V_2 ] . V_19 , V_2 , V_3 ) ;\r\nif ( ! F_9 ( V_20 , 4 , L_1 ) ) {\r\nF_8 ( L_3 ,\r\nV_20 ) ;\r\ngoto V_21;\r\n}\r\nif ( V_2 )\r\nV_18 [ V_2 ] . F_10 ( V_3 ) ;\r\nV_22 = F_11 ( V_18 [ V_2 ] . V_23 ) ;\r\nF_8 ( L_4 ,\r\nV_22 , V_22 == 1 ? L_5 : L_6 , V_24 , V_25 ) ;\r\n}\r\nif ( ! V_26 && V_27 ) {\r\nV_26 = ( char * ) F_12 ( V_27 * 0x200 ) ;\r\nif ( ! V_26 ) {\r\nF_8 ( V_28 L_7 ) ;\r\ngoto V_29;\r\n}\r\n}\r\nV_4 = - V_30 ;\r\nif ( ! V_22 )\r\ngoto V_29;\r\nfor ( V_1 = 0 ; V_1 < V_22 ; V_1 ++ ) {\r\nT_3 * V_31 = & V_32 [ V_1 ] ;\r\nstruct V_33 * V_34 = F_13 ( 64 ) ;\r\nif ( ! V_34 )\r\ngoto V_35;\r\nV_31 -> V_36 = V_1 ;\r\nV_34 -> V_37 = V_11 ;\r\nV_34 -> V_38 = V_1 << 6 ;\r\nsprintf ( V_34 -> V_39 , L_8 , V_1 + 'a' ) ;\r\nV_34 -> V_40 = & V_41 ;\r\nV_34 -> V_42 = V_31 ;\r\nV_34 -> V_43 = V_14 ;\r\nF_14 ( V_34 , V_31 -> V_44 * V_31 -> V_45 * V_31 -> V_46 ) ;\r\nF_8 ( L_9 , V_34 -> V_39 ,\r\nV_31 -> V_45 , V_31 -> V_44 , V_31 -> V_46 ) ;\r\nV_47 [ V_1 ] = V_34 ;\r\n}\r\nV_4 = - V_10 ;\r\nif ( F_15 ( V_24 , V_48 , 0 , L_10 , NULL ) ) {\r\nF_8 ( L_11 , V_24 ) ;\r\ngoto V_49;\r\n}\r\nif ( F_16 ( V_25 , L_1 ) ) {\r\nF_8 ( L_12 , V_25 ) ;\r\ngoto V_50;\r\n}\r\nF_17 ( V_14 , V_27 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_22 ; V_1 ++ )\r\nF_18 ( V_47 [ V_1 ] ) ;\r\nreturn 0 ;\r\nV_50:\r\nF_19 ( V_24 , NULL ) ;\r\nV_49:\r\nfor ( V_1 = 0 ; V_1 < V_22 ; V_1 ++ )\r\nF_20 ( V_47 [ V_1 ] ) ;\r\nV_29:\r\nif ( V_27 )\r\nF_21 ( V_20 , 4 ) ;\r\nif ( V_26 )\r\nF_22 ( ( unsigned long ) V_26 ,\r\nV_27 * 0x200 ) ;\r\nV_21:\r\nF_23 ( V_14 ) ;\r\nV_17:\r\nF_24 ( V_11 , L_1 ) ;\r\nV_12:\r\nreturn V_4 ;\r\nV_35:\r\nV_4 = - V_13 ;\r\nwhile ( V_1 -- )\r\nF_20 ( V_47 [ V_1 ] ) ;\r\ngoto V_29;\r\n}\r\nstatic T_2 T_1 F_7 ( T_2 * V_2 , unsigned int * V_3 )\r\n{\r\nint V_1 , V_51 ;\r\nif ( V_52 )\r\n{\r\n* V_2 = V_53 ;\r\n* V_3 = 0 ;\r\nreturn ( 1 ) ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < F_25 ( V_54 ) ; V_1 ++ ) {\r\nvoid T_4 * V_31 = F_26 ( V_54 [ V_1 ] , 0x2000 ) ;\r\nif ( ! V_31 )\r\ncontinue;\r\nfor ( V_51 = 1 ; V_51 < F_25 ( V_18 ) ; V_51 ++ ) {\r\nconst char * V_55 = V_18 [ V_51 ] . string ;\r\nif ( F_27 ( V_31 + V_18 [ V_51 ] . V_56 , V_55 , strlen ( V_55 ) ) ) {\r\n* V_2 = V_51 ;\r\nV_53 = V_51 ;\r\n* V_3 = V_54 [ V_1 ] ;\r\nF_28 ( V_31 ) ;\r\nreturn 1 ;\r\n}\r\n}\r\nF_28 ( V_31 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void V_15 ( struct V_57 * V_58 )\r\n{\r\nstruct V_59 * V_60 ;\r\nif ( V_61 )\r\nreturn;\r\nV_60 = F_29 ( V_58 ) ;\r\nwhile ( V_60 ) {\r\nunsigned V_62 = F_30 ( V_60 ) ;\r\nunsigned V_5 = F_31 ( V_60 ) ;\r\nT_3 * V_34 = V_60 -> V_63 -> V_42 ;\r\nint V_64 = - V_65 ;\r\nint V_66 ;\r\nif ( V_60 -> V_67 != V_68 )\r\ngoto V_69;\r\nif ( V_62 + V_5 > F_32 ( V_60 -> V_63 ) )\r\ngoto V_69;\r\nfor ( V_66 = 0 ; ( V_66 < V_70 ) && ! V_64 ; V_66 ++ )\r\nV_64 = F_33 ( F_34 ( V_60 ) , V_34 , V_60 -> V_71 ,\r\nV_62 , V_5 ) ;\r\nV_69:\r\nif ( ! F_35 ( V_60 , V_64 ) )\r\nV_60 = F_29 ( V_58 ) ;\r\n}\r\n}\r\nstatic int F_36 ( struct V_72 * V_73 , struct V_74 * V_75 )\r\n{\r\nT_3 * V_31 = V_73 -> V_76 -> V_42 ;\r\nV_75 -> V_44 = V_31 -> V_44 ;\r\nV_75 -> V_46 = V_31 -> V_46 ;\r\nV_75 -> V_45 = V_31 -> V_45 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_37 ( struct V_72 * V_73 , T_5 V_77 , T_6 V_78 , T_7 V_79 )\r\n{\r\nswitch ( V_78 ) {\r\ncase V_80 :\r\nif ( ! F_38 ( V_81 ) ) return - V_82 ;\r\nif ( V_61 ) return - V_10 ;\r\nV_83 = ! V_79 ;\r\nif ( V_83 && V_26 ) {\r\nF_22 ( ( unsigned long ) V_26 ,\r\nV_27 * 0x200 ) ;\r\nV_26 = NULL ;\r\n} else if ( ! V_83 && ! V_26 ) {\r\nV_26 = ( char * ) F_12 ( V_27 * 0x200 ) ;\r\nif ( ! V_26 ) {\r\nV_83 = V_84 ;\r\nreturn - V_13 ;\r\n}\r\n}\r\nreturn 0 ;\r\ncase V_85 :\r\nreturn F_39 ( ! V_83 , ( long V_86 * ) V_79 ) ;\r\ncase V_87 :\r\nreturn F_39 ( V_27 , ( long V_86 * ) V_79 ) ;\r\ndefault:\r\nreturn - V_88 ;\r\n}\r\n}\r\nstatic int F_40 ( struct V_72 * V_73 , T_5 V_77 ,\r\nunsigned int V_78 , unsigned long V_89 )\r\n{\r\nint V_90 ;\r\nF_41 ( & V_91 ) ;\r\nV_90 = F_37 ( V_73 , V_77 , V_78 , V_89 ) ;\r\nF_42 ( & V_91 ) ;\r\nreturn V_90 ;\r\n}\r\nstatic int F_33 ( T_2 V_92 , T_3 * V_31 , char * V_71 , T_6 V_62 , T_6 V_5 )\r\n{\r\nint V_93 = V_31 -> V_36 ;\r\nT_2 V_94 [ 6 ] , V_95 [ 4 ] ;\r\nT_8 V_96 , V_97 ;\r\nT_2 V_98 , V_99 , V_100 , V_77 = V_101 , V_102 ;\r\nchar * * V_103 ;\r\nregister int V_1 ;\r\n#ifdef F_43\r\nF_8 ( L_13 , V_92 == V_104 ? L_14 : L_15 , V_93 , V_71 , V_62 , V_5 ) ;\r\n#endif\r\nF_44 ( & V_16 ) ;\r\nV_100 = V_31 -> V_100 ;\r\nif ( ! V_26 )\r\nV_26 = ( char * ) F_12 ( V_27 * 0x200 ) ;\r\nwhile ( V_5 ) {\r\nV_102 = V_5 < V_27 ? V_5 : V_27 ;\r\nV_96 = V_62 / V_31 -> V_46 ;\r\nV_98 = V_96 % V_31 -> V_44 ;\r\nV_97 = V_96 / V_31 -> V_44 ;\r\nV_99 = V_62 % V_31 -> V_46 ;\r\n#ifdef F_43\r\nF_8 ( L_16 , V_93 , V_98 , V_97 , V_99 , V_102 ) ;\r\n#endif\r\nif ( V_26 ) {\r\nV_77 = F_45 ( V_92 == V_104 ? V_105 : V_106 , ( T_2 * ) ( V_26 ) , V_102 * 0x200 ) ;\r\nV_103 = & V_26 ;\r\nfor ( V_1 = 0 ; V_1 < ( V_102 * 0x200 ) ; V_1 ++ )\r\nV_26 [ V_1 ] = V_71 [ V_1 ] ;\r\n}\r\nelse\r\nV_103 = & V_71 ;\r\nF_46 ( V_94 , V_92 == V_104 ? V_107 : V_108 , V_93 , V_98 , V_97 , V_99 , V_102 & 0xFF , V_100 ) ;\r\nswitch ( F_47 ( V_94 , V_77 , ( T_2 * ) ( * V_103 ) , ( T_2 * ) ( * V_103 ) , V_95 , V_109 ) ) {\r\ncase 1 :\r\nF_8 ( L_17 , 'a' + V_93 , ( V_92 == V_104 ? L_14 : L_15 ) ) ;\r\nF_48 ( V_93 ) ;\r\nF_49 ( & V_16 ) ;\r\nreturn - V_65 ;\r\ncase 2 :\r\nif ( V_95 [ 0 ] & 0x30 ) {\r\nF_8 ( L_18 , 'a' + V_93 , ( V_92 == V_104 ? L_19 : L_20 ) ) ;\r\nswitch ( ( V_95 [ 0 ] & 0x30 ) >> 4 ) {\r\ncase 0 : F_8 ( L_21 , V_95 [ 0 ] & 0x0F ) ;\r\nbreak;\r\ncase 1 : F_8 ( L_22 , V_95 [ 0 ] & 0x0F ) ;\r\nbreak;\r\ncase 2 : F_8 ( L_23 , V_95 [ 0 ] & 0x0F ) ;\r\nbreak;\r\ncase 3 : F_8 ( L_24 , V_95 [ 0 ] & 0x0F ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_95 [ 0 ] & 0x80 )\r\nF_8 ( L_25 , ( ( V_95 [ 2 ] & 0xC0 ) << 2 ) | V_95 [ 3 ] , V_95 [ 1 ] & 0x1F , V_95 [ 2 ] & 0x3F ) ;\r\nelse\r\nF_8 ( L_26 ) ;\r\nF_49 ( & V_16 ) ;\r\nreturn - V_65 ;\r\n}\r\nif ( V_26 )\r\nfor ( V_1 = 0 ; V_1 < ( V_102 * 0x200 ) ; V_1 ++ )\r\nV_71 [ V_1 ] = V_26 [ V_1 ] ;\r\nV_5 -= V_102 , V_71 += V_102 * 0x200 , V_62 += V_102 ;\r\n}\r\nF_49 ( & V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_48 ( T_2 V_93 )\r\n{\r\nT_2 V_94 [ 6 ] ;\r\nF_46 ( V_94 , V_110 , V_93 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( F_47 ( V_94 , V_101 , NULL , NULL , NULL , V_109 * 8 ) )\r\nF_8 ( L_27 , 'a' + V_93 ) ;\r\n}\r\nstatic T_9 V_48 ( int V_111 , void * V_112 )\r\n{\r\nif ( F_50 ( V_113 ) & V_114 ) {\r\n#ifdef F_51\r\nF_8 ( L_28 ) ;\r\n#endif\r\nF_52 ( 0 , V_115 ) ;\r\nF_53 ( & V_116 ) ;\r\nreturn V_117 ;\r\n}\r\nelse\r\nF_8 ( L_29 ) ;\r\nreturn V_118 ;\r\n}\r\nstatic T_2 F_45 ( T_2 V_77 , T_2 * V_71 , T_6 V_5 )\r\n{\r\nunsigned long V_119 ;\r\nif ( V_83 )\r\nreturn ( V_101 ) ;\r\nif ( ( ( unsigned long ) V_71 & 0xFFFF0000 ) != ( ( ( unsigned long ) V_71 + V_5 ) & 0xFFFF0000 ) ) {\r\n#ifdef F_51\r\nF_8 ( L_30 ) ;\r\n#endif\r\nreturn ( V_101 ) ;\r\n}\r\nV_119 = F_54 () ;\r\nF_55 ( V_25 ) ;\r\nF_56 ( V_25 ) ;\r\nF_57 ( V_25 , V_77 ) ;\r\nF_58 ( V_25 , ( unsigned long ) V_71 ) ;\r\nF_59 ( V_25 , V_5 ) ;\r\nF_60 ( V_119 ) ;\r\nreturn ( V_120 ) ;\r\n}\r\nstatic T_2 * F_46 ( T_2 * V_94 , T_2 V_121 , T_2 V_93 , T_2 V_98 , T_8 V_97 , T_2 V_99 , T_2 V_5 , T_2 V_100 )\r\n{\r\nV_94 [ 0 ] = V_121 ;\r\nV_94 [ 1 ] = ( ( V_93 & 0x07 ) << 5 ) | ( V_98 & 0x1F ) ;\r\nV_94 [ 2 ] = ( ( V_97 & 0x300 ) >> 2 ) | ( V_99 & 0x3F ) ;\r\nV_94 [ 3 ] = V_97 & 0xFF ;\r\nV_94 [ 4 ] = V_5 ;\r\nV_94 [ 5 ] = V_100 ;\r\nreturn ( V_94 ) ;\r\n}\r\nstatic void V_9 ( unsigned long V_122 )\r\n{\r\nV_123 = 1 ;\r\nF_53 ( & V_116 ) ;\r\n}\r\nstatic inline T_2 F_61 ( T_8 V_124 , T_2 V_125 , T_2 V_126 , T_7 V_127 )\r\n{\r\nT_7 V_128 = V_129 + V_127 ;\r\nint V_130 ;\r\nV_61 = 1 ;\r\nwhile ( ( V_130 = ( ( F_50 ( V_124 ) & V_126 ) != V_125 ) ) && F_62 ( V_129 , V_128 ) )\r\nF_63 ( 1 ) ;\r\nV_61 = 0 ;\r\nreturn ( V_130 ) ;\r\n}\r\nstatic inline T_6 F_64 ( void )\r\n{\r\nunsigned long V_125 ;\r\nV_7 . V_131 = V_129 + 8 * V_132 ;\r\nF_65 ( & V_7 ) ;\r\nV_125 = F_54 () ;\r\nF_66 ( V_25 ) ;\r\nF_60 ( V_125 ) ;\r\nF_67 ( & V_116 ) ;\r\nF_68 ( & V_7 ) ;\r\nV_61 = 0 ;\r\nV_125 = F_54 () ;\r\nF_55 ( V_25 ) ;\r\nF_60 ( V_125 ) ;\r\nif ( V_123 ) {\r\nF_8 ( L_31 ) ;\r\nV_123 = 0 ;\r\nreturn ( 1 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nstatic T_6 F_47 ( T_2 * V_121 , T_2 V_77 , T_2 * V_133 , T_2 * V_134 , T_2 * V_95 , T_7 V_127 )\r\n{\r\nT_2 V_94 [ 6 ] , V_135 , V_136 = 0 ;\r\n#ifdef F_69\r\nF_8 ( L_32 , V_121 , V_77 , V_133 , V_134 , V_95 ) ;\r\n#endif\r\nF_52 ( 0 , V_137 ) ;\r\nF_52 ( V_77 , V_115 ) ;\r\nif ( F_61 ( V_113 , V_138 , V_138 , V_127 ) )\r\nreturn ( 1 ) ;\r\nwhile ( ! V_136 ) {\r\nif ( F_61 ( V_113 , V_139 , V_139 , V_127 ) )\r\nreturn ( 1 ) ;\r\nswitch ( F_50 ( V_113 ) & ( V_140 | V_141 ) ) {\r\ncase 0 :\r\nif ( V_77 == V_120 ) {\r\nif ( F_64 () )\r\nreturn ( 1 ) ;\r\n} else\r\nF_52 ( V_134 ? * V_134 ++ : 0 , V_142 ) ;\r\nbreak;\r\ncase V_141 :\r\nif ( V_77 == V_120 ) {\r\nif ( F_64 () )\r\nreturn ( 1 ) ;\r\n} else\r\nif ( V_133 )\r\n* V_133 ++ = F_50 ( V_142 ) ;\r\nelse\r\nF_50 ( V_142 ) ;\r\nbreak;\r\ncase V_140 :\r\nF_52 ( V_121 ? * V_121 ++ : 0 , V_142 ) ;\r\nbreak;\r\ncase V_140 | V_141 :\r\nV_136 = 1 ;\r\nbreak;\r\n}\r\n}\r\nV_135 = F_50 ( V_142 ) ;\r\nif ( F_61 ( V_113 , 0 , V_138 , V_127 ) )\r\nreturn ( 1 ) ;\r\nif ( V_135 & V_143 ) {\r\nF_46 ( V_94 , V_144 , ( V_135 & V_145 ) >> 5 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( F_47 ( V_94 , 0 , V_95 , NULL , NULL , V_109 ) )\r\nF_8 ( L_33 ) ;\r\n}\r\n#ifdef F_69\r\nF_8 ( L_34 , V_135 ) ;\r\n#endif\r\nreturn ( V_135 & V_143 ) ;\r\n}\r\nstatic T_2 T_1 F_11 ( void (* V_23)( T_2 V_93 ) )\r\n{\r\nT_2 V_94 [ 6 ] , V_1 , V_5 = 0 ;\r\nfor ( V_1 = 0 ; V_1 < V_146 ; V_1 ++ ) {\r\nF_46 ( V_94 , V_147 , V_1 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( ! F_47 ( V_94 , V_101 , NULL , NULL , NULL , V_109 * 8 ) ) {\r\nF_70 ( V_148 ) ;\r\nV_23 ( V_5 ) ;\r\nV_5 ++ ;\r\nF_70 ( V_148 ) ;\r\n}\r\n}\r\nreturn ( V_5 ) ;\r\n}\r\nstatic void T_1 F_71 ( T_2 V_93 )\r\n{\r\nV_32 [ V_93 ] . V_44 = ( T_2 ) ( V_149 [ 3 * V_93 + 1 ] ) ;\r\nV_32 [ V_93 ] . V_45 = ( T_8 ) ( V_149 [ 3 * V_93 ] ) ;\r\nV_32 [ V_93 ] . V_46 = ( T_2 ) ( V_149 [ 3 * V_93 + 2 ] ) ;\r\n}\r\nstatic void T_1 F_72 ( unsigned int V_3 )\r\n{\r\nswitch ( V_3 ) {\r\ncase 0x00000 :\r\ncase 0xC8000 : break;\r\ncase 0xCA000 : V_20 = 0x324 ;\r\ncase 0xD0000 :\r\ncase 0xD8000 : break;\r\ndefault: F_8 ( L_35 , V_3 ) ;\r\nbreak;\r\n}\r\nV_27 = 0x01 ;\r\nF_52 ( 0 , V_150 ) ;\r\n}\r\nstatic void T_1 F_73 ( T_2 V_93 )\r\n{\r\nstatic T_8 V_151 [] [ 4 ] = {\r\n{ 0x200 , 8 , 0x200 , 0x100 } ,\r\n{ 0x267 , 2 , 0x267 , 0x267 } ,\r\n{ 0x264 , 4 , 0x264 , 0x80 } ,\r\n{ 0x132 , 4 , 0x132 , 0x0 } ,\r\n{ 0x132 , 2 , 0x80 , 0x132 } ,\r\n{ 0x177 , 8 , 0x177 , 0x0 } ,\r\n{ 0x132 , 8 , 0x84 , 0x0 } ,\r\n{} ,\r\n{ 0x132 , 6 , 0x80 , 0x100 } ,\r\n{ 0x200 , 6 , 0x100 , 0x100 } ,\r\n{ 0x264 , 2 , 0x264 , 0x80 } ,\r\n{ 0x280 , 4 , 0x280 , 0x100 } ,\r\n{ 0x2B9 , 3 , 0x2B9 , 0x2B9 } ,\r\n{ 0x2B9 , 5 , 0x2B9 , 0x2B9 } ,\r\n{ 0x280 , 6 , 0x280 , 0x100 } ,\r\n{ 0x132 , 4 , 0x132 , 0x0 } } ;\r\nT_2 V_152 ;\r\nV_152 = F_50 ( V_153 ) ;\r\nV_152 = ( V_93 ? V_152 : ( V_152 >> 2 ) ) & 0x33 ;\r\nV_152 = ( V_152 | ( V_152 >> 2 ) ) & 0x0F ;\r\nif ( V_149 [ 3 * V_93 ] )\r\nF_71 ( V_93 ) ;\r\nelse\r\nif ( V_152 != 7 ) {\r\nV_32 [ V_93 ] . V_44 = ( T_2 ) ( V_151 [ V_152 ] [ 1 ] ) ;\r\nV_32 [ V_93 ] . V_45 = V_151 [ V_152 ] [ 0 ] ;\r\nV_32 [ V_93 ] . V_46 = 17 ;\r\n#if 0\r\nxd_info[drive].rwrite = geometry_table[n][2];\r\nxd_info[drive].precomp = geometry_table[n][3]\r\nxd_info[drive].ecc = 0x0B;\r\n#endif\r\n}\r\nelse {\r\nF_8 ( L_36 , 'a' + V_93 ) ;\r\nreturn;\r\n}\r\nV_32 [ V_93 ] . V_100 = 5 ;\r\nF_74 ( V_154 , V_93 , V_32 [ V_93 ] . V_44 , V_32 [ V_93 ] . V_45 , V_151 [ V_152 ] [ 2 ] , V_151 [ V_152 ] [ 3 ] , 0x0B ) ;\r\nF_48 ( V_93 ) ;\r\n}\r\nstatic void T_1 F_75 ( T_2 V_93 )\r\n{\r\nT_2 V_94 [ 6 ] , V_155 [ 64 ] ;\r\nF_46 ( V_94 , V_156 , V_93 , 0 , 0 , 0 , 0 , 0 ) ;\r\nif ( ! F_47 ( V_94 , V_101 , V_155 , NULL , NULL , V_109 * 2 ) ) {\r\nV_32 [ V_93 ] . V_44 = V_155 [ 0x0A ] ;\r\nV_32 [ V_93 ] . V_45 = ( ( T_8 * ) ( V_155 ) ) [ 0x04 ] ;\r\nV_32 [ V_93 ] . V_46 = 17 ;\r\nif ( V_149 [ 3 * V_93 ] )\r\nF_71 ( V_93 ) ;\r\n#if 0\r\nxd_info[drive].rwrite = ((u_short *) (buf + 1))[0x05];\r\nxd_info[drive].precomp = ((u_short *) (buf + 1))[0x06];\r\nxd_info[drive].ecc = buf[0x0F];\r\n#endif\r\nV_32 [ V_93 ] . V_100 = 0 ;\r\nF_74 ( V_154 , V_93 , V_32 [ V_93 ] . V_44 , V_32 [ V_93 ] . V_45 , ( ( T_8 * ) ( V_155 + 1 ) ) [ 0x05 ] , ( ( T_8 * ) ( V_155 + 1 ) ) [ 0x06 ] , V_155 [ 0x0F ] ) ;\r\nF_46 ( V_94 , V_157 , V_93 , 0 , 0 , 0 , 0 , 7 ) ;\r\nif ( F_47 ( V_94 , V_101 , NULL , NULL , NULL , V_109 * 2 ) )\r\nF_8 ( L_37 , 'a' + V_93 ) ;\r\n}\r\nelse\r\nF_8 ( L_38 , 'a' + V_93 ) ;\r\n}\r\nstatic void T_1 F_76 ( unsigned int V_3 )\r\n{\r\nswitch ( V_3 ) {\r\ncase 0x00000 :\r\ncase 0xC8000 : break;\r\ncase 0xCA000 : V_20 = 0x324 ; break;\r\ncase 0xCC000 : V_20 = 0x328 ; break;\r\ncase 0xCE000 : V_20 = 0x32C ; break;\r\ncase 0xD0000 : V_20 = 0x328 ; break;\r\ncase 0xD8000 : V_20 = 0x32C ; break;\r\ndefault: F_8 ( L_39 , V_3 ) ;\r\nbreak;\r\n}\r\nV_27 = 0x01 ;\r\nF_52 ( 0 , V_150 ) ;\r\nF_77 ( V_148 ) ;\r\n}\r\nstatic void T_1 F_78 ( T_2 V_93 )\r\n{\r\nstatic T_8 V_151 [] [ 4 ] = {\r\n{ 0x264 , 4 , 0x1C2 , 0x1C2 } ,\r\n{ 0x132 , 4 , 0x099 , 0x0 } ,\r\n{ 0x267 , 2 , 0x1C2 , 0x1C2 } ,\r\n{ 0x267 , 4 , 0x1C2 , 0x1C2 } ,\r\n{ 0x334 , 6 , 0x335 , 0x335 } ,\r\n{ 0x30E , 4 , 0x30F , 0x3DC } ,\r\n{ 0x30E , 2 , 0x30F , 0x30F } ,\r\n{ 0x267 , 4 , 0x268 , 0x268 } ,\r\n{ 0x3D5 , 5 , 0x3D6 , 0x3D6 } ,\r\n{ 0x3DB , 7 , 0x3DC , 0x3DC } ,\r\n{ 0x264 , 4 , 0x265 , 0x265 } ,\r\n{ 0x267 , 4 , 0x268 , 0x268 } } ;\r\nT_2 V_94 [ 6 ] , V_155 [ 0x200 ] ;\r\nT_2 V_152 = 0 , V_158 , V_159 , V_160 ;\r\nT_2 V_161 = ( V_18 [ V_53 ] . string [ 7 ] == '6' ) ;\r\nV_159 = ~ ( F_50 ( 0x322 ) ) ;\r\nif ( V_159 & 0x40 )\r\nV_24 = 9 ;\r\nV_158 = ( V_159 & 0x30 ) ? ( 0x04 << V_161 ) : 0 ;\r\nF_46 ( V_94 , V_107 , V_93 , 0 , 0 , 0 , 1 , 0 ) ;\r\nif ( ! F_47 ( V_94 , V_101 , V_155 , NULL , NULL , V_109 * 2 ) ) {\r\nV_32 [ V_93 ] . V_44 = V_155 [ 0x1AF ] ;\r\nV_32 [ V_93 ] . V_45 = ( ( T_8 * ) ( V_155 + 1 ) ) [ 0xD6 ] ;\r\nV_32 [ V_93 ] . V_46 = 17 ;\r\nif ( V_149 [ 3 * V_93 ] )\r\nF_71 ( V_93 ) ;\r\n#if 0\r\nxd_info[drive].rwrite = ((u_short *) (buf))[0xD8];\r\nxd_info[drive].wprecomp = ((u_short *) (buf))[0xDA];\r\nxd_info[drive].ecc = buf[0x1B4];\r\n#endif\r\nV_32 [ V_93 ] . V_100 = V_155 [ 0x1B5 ] ;\r\nV_160 = ! ( V_32 [ V_93 ] . V_44 ) || ! ( V_32 [ V_93 ] . V_45 ) ;\r\nif ( V_149 [ 3 * V_93 ] ) {\r\nF_71 ( V_93 ) ;\r\nV_32 [ V_93 ] . V_100 = V_158 ? 7 : 5 ;\r\n}\r\nelse if ( V_160 ) {\r\nV_152 = ( ( ( V_159 & 0x0F ) >> ( V_93 << 1 ) ) & 0x03 ) | V_158 ;\r\nV_32 [ V_93 ] . V_45 = V_151 [ V_152 ] [ 0 ] ;\r\nV_32 [ V_93 ] . V_44 = ( T_2 ) ( V_151 [ V_152 ] [ 1 ] ) ;\r\nV_32 [ V_93 ] . V_100 = V_158 ? 7 : 5 ;\r\n#if 0\r\nxd_info[drive].rwrite = geometry_table[n][2];\r\nxd_info[drive].wprecomp = geometry_table[n][3];\r\nxd_info[drive].ecc = 0x0B;\r\n#endif\r\n}\r\nif ( ! V_161 ) {\r\nif ( V_160 )\r\nF_74 ( V_162 , V_93 , V_32 [ V_93 ] . V_44 , V_32 [ V_93 ] . V_45 ,\r\nV_151 [ V_152 ] [ 2 ] , V_151 [ V_152 ] [ 3 ] , 0x0B ) ;\r\nelse\r\nF_74 ( V_162 , V_93 , V_32 [ V_93 ] . V_44 , V_32 [ V_93 ] . V_45 ,\r\n( ( T_8 * ) ( V_155 ) ) [ 0xD8 ] , ( ( T_8 * ) ( V_155 ) ) [ 0xDA ] , V_155 [ 0x1B4 ] ) ;\r\n}\r\nif ( V_158 & V_161 ) {\r\nif ( ( V_32 [ V_93 ] . V_45 *= 26 ,\r\nV_32 [ V_93 ] . V_45 /= 17 ) > 1023 )\r\nV_32 [ V_93 ] . V_45 = 1023 ;\r\n#if 0\r\nxd_info[drive].rwrite *= 26;\r\nxd_info[drive].rwrite /= 17;\r\nxd_info[drive].wprecomp *= 26\r\nxd_info[drive].wprecomp /= 17;\r\n#endif\r\n}\r\n}\r\nelse\r\nF_8 ( L_40 , 'a' + V_93 ) ;\r\n}\r\nstatic void T_1 F_79 ( unsigned int V_3 )\r\n{\r\nswitch ( V_3 ) {\r\ncase 0x00000 :\r\ncase 0xC8000 : break;\r\ncase 0xD0000 : V_20 = 0x324 ; break;\r\ncase 0xD8000 : V_20 = 0x328 ; break;\r\ncase 0xE0000 : V_20 = 0x32C ; break;\r\ndefault: F_8 ( L_41 , V_3 ) ;\r\nbreak;\r\n}\r\nV_27 = 0x40 ;\r\nF_52 ( 0 , V_150 ) ;\r\n}\r\nstatic void T_1 F_80 ( T_2 V_93 )\r\n{\r\nT_2 V_94 [ 6 ] , V_155 [ 0x200 ] ;\r\nF_46 ( V_94 , V_163 , V_93 , 0 , 0 , 0 , 1 , 0 ) ;\r\nif ( ! F_47 ( V_94 , V_101 , V_155 , NULL , NULL , V_109 * 2 ) ) {\r\nV_32 [ V_93 ] . V_44 = V_155 [ 0x04 ] ;\r\nV_32 [ V_93 ] . V_45 = ( V_155 [ 0x02 ] << 8 ) | V_155 [ 0x03 ] ;\r\nV_32 [ V_93 ] . V_46 = V_155 [ 0x05 ] ;\r\nV_32 [ V_93 ] . V_100 = 0 ;\r\n}\r\nelse\r\nF_8 ( L_42 , 'a' + V_93 ) ;\r\n}\r\nstatic void T_1 F_81 ( unsigned int V_3 )\r\n{\r\nswitch ( V_3 ) {\r\ncase 0x00000 :\r\ncase 0xC8000 : break;\r\ncase 0xD0000 : V_20 = 0x324 ; break;\r\ncase 0xD8000 : V_20 = 0x328 ; break;\r\ncase 0xE0000 : V_20 = 0x32C ; break;\r\ndefault: F_8 ( L_43 , V_3 ) ;\r\nbreak;\r\n}\r\nV_27 = 0x40 ;\r\nF_52 ( 0 , V_150 ) ;\r\n}\r\nstatic void T_1 F_82 ( T_2 V_93 )\r\n{\r\nF_83 ( V_93 ) ;\r\nV_32 [ V_93 ] . V_100 = 2 ;\r\n}\r\nstatic void T_1 F_84 ( unsigned int V_3 )\r\n{\r\nswitch ( V_3 ) {\r\ncase 0x00000 :\r\ncase 0xC8000 :\r\ncase 0xD0000 :\r\ncase 0xD2000 :\r\ncase 0xD4000 :\r\ncase 0xD6000 :\r\ncase 0xD8000 :\r\ncase 0xDA000 :\r\ncase 0xDC000 :\r\ncase 0xDE000 :\r\ncase 0xE0000 : break;\r\ndefault: F_8 ( L_44 , V_3 ) ;\r\nbreak;\r\n}\r\nV_27 = 0x01 ;\r\nF_52 ( 0 , V_150 ) ;\r\nF_77 ( V_148 ) ;\r\n}\r\nstatic void T_1 F_85 ( T_2 V_93 )\r\n{\r\nstatic T_8 V_151 [] [ 5 ] = {\r\n{ 0x132 , 4 , 0x080 , 0x080 , 0x7 } ,\r\n{ 0x132 , 4 , 0x080 , 0x080 , 0x17 } ,\r\n{ 0x264 , 2 , 0x100 , 0x100 , 0x7 } ,\r\n{ 0x264 , 2 , 0x100 , 0x100 , 0x17 } ,\r\n{ 0x132 , 8 , 0x080 , 0x080 , 0x7 } ,\r\n{ 0x132 , 8 , 0x080 , 0x080 , 0x17 } ,\r\n{ 0x264 , 4 , 0x100 , 0x100 , 0x6 } ,\r\n{ 0x264 , 4 , 0x100 , 0x100 , 0x17 } ,\r\n{ 0x2BC , 5 , 0x2BC , 0x12C , 0x6 } ,\r\n{ 0x3A5 , 4 , 0x3A5 , 0x3A5 , 0x7 } ,\r\n{ 0x26C , 6 , 0x26C , 0x26C , 0x7 } ,\r\n{ 0x200 , 8 , 0x200 , 0x100 , 0x17 } ,\r\n{ 0x400 , 5 , 0x400 , 0x400 , 0x7 } ,\r\n{ 0x400 , 6 , 0x400 , 0x400 , 0x7 } ,\r\n{ 0x264 , 8 , 0x264 , 0x200 , 0x17 } ,\r\n{ 0x33E , 7 , 0x33E , 0x200 , 0x7 } } ;\r\nT_2 V_152 ;\r\nV_152 = F_50 ( V_153 ) & 0x0F ;\r\nif ( V_149 [ 3 * V_93 ] )\r\nF_71 ( V_93 ) ;\r\nelse {\r\nV_32 [ V_93 ] . V_44 = ( T_2 ) ( V_151 [ V_152 ] [ 1 ] ) ;\r\nV_32 [ V_93 ] . V_45 = V_151 [ V_152 ] [ 0 ] ;\r\nV_32 [ V_93 ] . V_46 = 17 ;\r\n#if 0\r\nxd_info[drive].rwrite = geometry_table[n][2];\r\nxd_info[drive].precomp = geometry_table[n][3]\r\nxd_info[drive].ecc = 0x0B;\r\n#endif\r\n}\r\nV_32 [ V_93 ] . V_100 = V_151 [ V_152 ] [ 4 ] ;\r\nF_74 ( V_164 , V_93 , V_32 [ V_93 ] . V_44 , V_32 [ V_93 ] . V_45 , V_151 [ V_152 ] [ 2 ] , V_151 [ V_152 ] [ 3 ] , 0x0B ) ;\r\nF_48 ( V_93 ) ;\r\n}\r\nstatic void T_1 F_83 ( T_2 V_93 )\r\n{\r\nT_8 V_165 [] = { 0 , 0 , 0 } , V_166 [] = { 16 , 1024 , 64 } , V_167 [] = { 0 , 0 , 0 } ;\r\nT_2 V_94 [ 6 ] , V_1 ;\r\nif ( V_149 [ 3 * V_93 ] )\r\nF_71 ( V_93 ) ;\r\nelse {\r\nfor ( V_1 = 0 ; V_1 < 3 ; V_1 ++ ) {\r\nwhile ( V_165 [ V_1 ] != V_166 [ V_1 ] - 1 ) {\r\nV_167 [ V_1 ] = ( V_165 [ V_1 ] + V_166 [ V_1 ] ) / 2 ;\r\nF_46 ( V_94 , V_168 , V_93 , ( T_2 ) V_167 [ 0 ] , ( T_8 ) V_167 [ 1 ] , ( T_2 ) V_167 [ 2 ] , 0 , 0 ) ;\r\nif ( ! F_47 ( V_94 , V_101 , NULL , NULL , NULL , V_109 * 2 ) )\r\nV_165 [ V_1 ] = V_167 [ V_1 ] ;\r\nelse\r\nV_166 [ V_1 ] = V_167 [ V_1 ] ;\r\n}\r\nV_167 [ V_1 ] = V_165 [ V_1 ] ;\r\n}\r\nV_32 [ V_93 ] . V_44 = ( T_2 ) V_165 [ 0 ] + 1 ;\r\nV_32 [ V_93 ] . V_45 = ( T_8 ) V_165 [ 1 ] + 1 ;\r\nV_32 [ V_93 ] . V_46 = ( T_2 ) V_165 [ 2 ] + 1 ;\r\n}\r\nV_32 [ V_93 ] . V_100 = 0 ;\r\n}\r\nstatic void T_1 F_3 ( int * V_169 )\r\n{\r\nswitch ( V_169 [ 0 ] ) {\r\ncase 4 : if ( V_169 [ 4 ] < 0 )\r\nV_83 = 1 ;\r\nelse if ( V_169 [ 4 ] < 8 )\r\nV_25 = V_169 [ 4 ] ;\r\ncase 3 : if ( ( V_169 [ 3 ] > 0 ) && ( V_169 [ 3 ] <= 0x3FC ) )\r\nV_20 = V_169 [ 3 ] ;\r\ncase 2 : if ( ( V_169 [ 2 ] > 0 ) && ( V_169 [ 2 ] < 16 ) )\r\nV_24 = V_169 [ 2 ] ;\r\ncase 1 : V_52 = 1 ;\r\nif ( ( V_169 [ 1 ] >= 0 ) && ( V_169 [ 1 ] < F_25 ( V_18 ) ) )\r\nV_53 = V_169 [ 1 ] ;\r\ncase 0 : break;\r\ndefault: F_8 ( L_45 ) ;\r\n}\r\nV_27 = 0x01 ;\r\n}\r\nstatic void T_1 F_74 ( T_2 V_121 , T_2 V_93 , T_2 V_44 , T_8 V_45 , T_8 V_170 , T_8 V_171 , T_2 V_172 )\r\n{\r\nT_2 V_94 [ 14 ] ;\r\nF_46 ( V_94 , V_121 , V_93 , 0 , 0 , 0 , 0 , 0 ) ;\r\nV_94 [ 6 ] = ( T_2 ) ( V_45 >> 8 ) & 0x03 ;\r\nV_94 [ 7 ] = ( T_2 ) ( V_45 & 0xFF ) ;\r\nV_94 [ 8 ] = V_44 & 0x1F ;\r\nV_94 [ 9 ] = ( T_2 ) ( V_170 >> 8 ) & 0x03 ;\r\nV_94 [ 10 ] = ( T_2 ) ( V_170 & 0xFF ) ;\r\nV_94 [ 11 ] = ( T_2 ) ( V_171 >> 8 ) & 0x03 ;\r\nV_94 [ 12 ] = ( T_2 ) ( V_171 & 0xFF ) ;\r\nV_94 [ 13 ] = V_172 ;\r\nif ( F_47 ( V_94 , V_101 , NULL , & V_94 [ 6 ] , NULL , V_109 * 2 ) )\r\nF_8 ( L_46 , 'a' + V_93 ) ;\r\n}\r\nvoid F_86 ( void )\r\n{\r\nint V_1 ;\r\nF_24 ( V_11 , L_1 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_22 ; V_1 ++ ) {\r\nF_87 ( V_47 [ V_1 ] ) ;\r\nF_20 ( V_47 [ V_1 ] ) ;\r\n}\r\nF_23 ( V_14 ) ;\r\nF_21 ( V_20 , 4 ) ;\r\nif ( V_22 ) {\r\nF_19 ( V_24 , NULL ) ;\r\nF_88 ( V_25 ) ;\r\nif ( V_26 )\r\nF_22 ( ( unsigned long ) V_26 , V_27 * 0x200 ) ;\r\n}\r\n}\r\nstatic int T_1 F_89 ( char * V_173 )\r\n{\r\nint V_174 [ 5 ] ;\r\nF_90 ( V_173 , F_25 ( V_174 ) , V_174 ) ;\r\nF_3 ( V_174 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int T_1 F_91 ( char * V_173 )\r\n{\r\nint V_1 , V_169 [ 1 + 3 * V_146 ] ;\r\nF_90 ( V_173 , F_25 ( V_169 ) , V_169 ) ;\r\nif ( V_169 [ 0 ] % 3 != 0 ) {\r\nF_8 ( L_47 ) ;\r\nreturn 1 ;\r\n}\r\nfor ( V_1 = 0 ; ( V_1 < V_169 [ 0 ] ) && ( V_1 < 3 * V_146 ) ; V_1 ++ )\r\nV_149 [ V_1 ] = V_169 [ V_1 + 1 ] ;\r\nreturn 1 ;\r\n}
