// Seed: 3066371021
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3 ? 1 : id_3 ? id_3 : id_3;
  wire id_4;
  wire id_5;
  tri1 id_6;
  assign id_5 = ~id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_3 = 0;
  supply0 id_11 = 1;
  if (1) begin : LABEL_0
    wire id_12;
    assign id_9 = id_12;
    initial id_9 += 1;
  end
endmodule
