/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module GJC31(data_i, reset_n_buf, enable_buf, clk_i_buf, dly_inc_pulse_inv_buf, data_o_buf);
  input dly_inc_pulse_inv_buf;
  output [1:0] data_o_buf;
  input data_i;
  input clk_i_buf;
  input reset_n_buf;
  input enable_buf;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$619 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$618 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$617 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$616 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$615 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$614 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:14.18-14.28" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.enable_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:13.18-13.29" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.reset_n_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:24.10-24.17" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.reset_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:25.10-25.16" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:25.10-25.16" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ofab_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.16-26.25" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.clk_buf_i ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.10-26.15" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.clk_i ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:15.18-15.27" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.clk_i_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.26-26.33" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.clk_pll ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:12.18-12.24" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_i ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:21.10-21.20" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_i_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:21.22-21.40" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_i_buf_delayed ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28.16-28.22" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_o[0] ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28.16-28.22" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_o[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:17.24-17.34" *)
  wire [1:0] \$auto$rs_design_edit.cc:1153:execute$621.data_o_buf ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:20.16-20.24" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_reg[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:20.16-20.24" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.data_reg[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:23.10-23.17" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.dly_adj ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:27.10-27.27" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:16.18-16.39" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv_buf ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:22.9-22.15" *)
  wire \$auto$rs_design_edit.cc:1153:execute$621.dly_ld ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:22.9-22.15" *)
  wire dly_ld;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:16.18-16.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:16.18-16.39" *)
  wire dly_inc_pulse_inv_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:27.10-27.27" *)
  wire dly_inc_pulse_inv;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:23.10-23.17" *)
  wire dly_adj;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:20.16-20.24" *)
  wire \data_reg[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:20.16-20.24" *)
  wire \data_reg[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:17.24-17.34" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:17.24-17.34" *)
  wire [1:0] data_o_buf;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28.16-28.22" *)
  wire \data_o[1] ;
  (* init = 1'h0 *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:28.16-28.22" *)
  wire \data_o[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:21.22-21.40" *)
  wire data_i_buf_delayed;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:21.10-21.20" *)
  wire data_i_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:12.18-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:12.18-12.24" *)
  wire data_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.26-26.33" *)
  wire clk_pll;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:15.18-15.27" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:15.18-15.27" *)
  wire clk_i_buf;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.10-26.15" *)
  wire clk_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:26.16-26.25" *)
  wire clk_buf_i;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:25.10-25.16" *)
  wire \$ofab_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:25.10-25.16" *)
  wire enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:24.10-24.17" *)
  wire reset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:13.18-13.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:13.18-13.29" *)
  wire reset_n_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:14.18-14.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:14.18-14.28" *)
  wire enable_buf;
  wire \$auto$rs_design_edit.cc:885:execute$614 ;
  wire \$auto$rs_design_edit.cc:885:execute$615 ;
  wire \$auto$rs_design_edit.cc:885:execute$616 ;
  wire \$auto$rs_design_edit.cc:885:execute$617 ;
  wire \$auto$rs_design_edit.cc:885:execute$618 ;
  wire \$auto$rs_design_edit.cc:885:execute$619 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ibuf$GJC31.$ibuf_reset_n_buf  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$618 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.reset_n_buf ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.reset_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$621.$obuf$GJC31.$obuf_data_o_buf  (
    .I(\$auto$rs_design_edit.cc:1153:execute$621.data_o[0] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.data_o_buf [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$621.$obuf$GJC31.$obuf_data_o_buf_1  (
    .I(\$auto$rs_design_edit.cc:1153:execute$621.data_o[1] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.data_o_buf [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:52.13-57.52" *)
  I_DELAY \$auto$rs_design_edit.cc:1153:execute$621.data_i_delay  (
    .CLK_IN(\$auto$rs_design_edit.cc:1153:execute$621.clk_i ),
    .DLY_ADJ(\$auto$rs_design_edit.cc:1153:execute$621.dly_adj ),
    .DLY_INCDEC(\$auto$rs_design_edit.cc:1153:execute$621.dly_adj ),
    .DLY_LOAD(\$auto$rs_design_edit.cc:1153:execute$621.dly_ld ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.data_i_buf ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.data_i_buf_delayed )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:42.60-46.10" *)
  PLL #(
    .DEV_FAMILY("VIRGO"),
    .DIVIDE_CLK_IN_BY_2("FALSE"),
    .PLL_DIV(32'sd32),
    .PLL_MULT(32'sd100),
    .PLL_MULT_FRAC(32'd0),
    .PLL_POST_DIV(32'sd17)
  ) \$auto$rs_design_edit.cc:1153:execute$621.clk_pll_gen  (
    .PLL_EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$619 ),
    .CLK_OUT_DIV4(\$auto$rs_design_edit.cc:1153:execute$621.clk_i ),
    .CLK_IN(\$auto$rs_design_edit.cc:1153:execute$621.clk_pll )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:40.13-40.45" *)
  CLK_BUF \$auto$rs_design_edit.cc:1153:execute$621.clock_buffer  (
    .I(\$auto$rs_design_edit.cc:1153:execute$621.clk_buf_i ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.clk_pll )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/.././rtl/GJC31.v:58.11-58.76" *)
  I_DDR \$auto$rs_design_edit.cc:1153:execute$621.data_i_ddr  (
    .C(\$auto$rs_design_edit.cc:1153:execute$621.clk_i ),
    .D(\$auto$rs_design_edit.cc:1153:execute$621.data_i_buf_delayed ),
    .E(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$ofab_enable ),
    .Q({ \$auto$rs_design_edit.cc:1153:execute$621.data_reg[1] , \$auto$rs_design_edit.cc:1153:execute$621.data_reg[0]  }),
    .R(\$auto$rs_design_edit.cc:1153:execute$621.reset_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ibuf$GJC31.$ibuf_clk_i_buf  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$614 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.clk_i_buf ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.clk_buf_i )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ibuf$GJC31.$ibuf_data_i  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$615 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.data_i ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.data_i_buf )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ibuf$GJC31.$ibuf_dly_inc_pulse_inv_buf  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$616 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv_buf ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ibuf$GJC31.$ibuf_enable_buf  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$617 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$621.enable_buf ),
    .O(\$auto$rs_design_edit.cc:1153:execute$621.enable )
  );
  fabric_GJC31 \$auto$rs_design_edit.cc:1151:execute$620  (
    .\$auto$rs_design_edit.cc:885:execute$619 (\$auto$rs_design_edit.cc:885:execute$619 ),
    .\$auto$rs_design_edit.cc:885:execute$618 (\$auto$rs_design_edit.cc:885:execute$618 ),
    .\$auto$rs_design_edit.cc:885:execute$617 (\$auto$rs_design_edit.cc:885:execute$617 ),
    .\$auto$rs_design_edit.cc:885:execute$616 (\$auto$rs_design_edit.cc:885:execute$616 ),
    .\$auto$rs_design_edit.cc:885:execute$615 (\$auto$rs_design_edit.cc:885:execute$615 ),
    .\$auto$rs_design_edit.cc:885:execute$614 (\$auto$rs_design_edit.cc:885:execute$614 ),
    .\$ofab_enable (\$ofab_enable ),
    .clk_i(clk_i),
    .\data_o[0] (\data_o[0] ),
    .\data_o[1] (\data_o[1] ),
    .\data_reg[0] (\data_reg[0] ),
    .\data_reg[1] (\data_reg[1] ),
    .dly_adj(dly_adj),
    .dly_inc_pulse_inv(dly_inc_pulse_inv),
    .dly_ld(dly_ld),
    .enable(enable),
    .reset_n(reset_n)
  );
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$619  = \$auto$rs_design_edit.cc:885:execute$619 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$618  = \$auto$rs_design_edit.cc:885:execute$618 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$617  = \$auto$rs_design_edit.cc:885:execute$617 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$616  = \$auto$rs_design_edit.cc:885:execute$616 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$615  = \$auto$rs_design_edit.cc:885:execute$615 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$auto$rs_design_edit.cc:885:execute$614  = \$auto$rs_design_edit.cc:885:execute$614 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$621.$ofab_enable  = \$ofab_enable ;
  assign clk_i = \$auto$rs_design_edit.cc:1153:execute$621.clk_i ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.clk_i_buf  = clk_i_buf;
  assign \$auto$rs_design_edit.cc:1153:execute$621.data_i  = data_i;
  assign \$auto$rs_design_edit.cc:1153:execute$621.data_o[0]  = \data_o[0] ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.data_o[1]  = \data_o[1] ;
  assign data_o_buf = \$auto$rs_design_edit.cc:1153:execute$621.data_o_buf ;
  assign \data_reg[0]  = \$auto$rs_design_edit.cc:1153:execute$621.data_reg[0] ;
  assign \data_reg[1]  = \$auto$rs_design_edit.cc:1153:execute$621.data_reg[1] ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.dly_adj  = dly_adj;
  assign dly_inc_pulse_inv = \$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.dly_inc_pulse_inv_buf  = dly_inc_pulse_inv_buf;
  assign \$auto$rs_design_edit.cc:1153:execute$621.dly_ld  = dly_ld;
  assign enable = \$auto$rs_design_edit.cc:1153:execute$621.enable ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.enable_buf  = enable_buf;
  assign reset_n = \$auto$rs_design_edit.cc:1153:execute$621.reset_n ;
  assign \$auto$rs_design_edit.cc:1153:execute$621.reset_n_buf  = reset_n_buf;
endmodule
