// Seed: 4130220827
module module_0 (
    id_1
);
  output id_1;
  logic id_1 = 1;
  assign id_1 = id_1;
  reg id_2;
  assign id_1 = 1;
  type_4(
      1, 1, ((id_1)), id_1
  );
  assign id_1 = 1;
  initial id_2 <= 1;
  type_5(
      id_1, 1, id_1
  );
endmodule
`define pp_1 0
