|GECKO
tx <= uart:uart_0.tx
clk => uart:uart_0.clk
clk => decoder:decoder_0.clk
clk => CPU:cpu_0.clk
clk => timer:inst.clk
clk => buttons:buttons_0.clk
clk => ROM:rom_0.clk
clk => RAM:ram_0.clk
clk => LEDs:LEDs_0.clk
reset_n => uart:uart_0.reset_n
reset_n => decoder:decoder_0.reset_n
reset_n => CPU:cpu_0.reset_n
reset_n => timer:inst.reset_n
reset_n => buttons:buttons_0.reset_n
reset_n => LEDs:LEDs_0.reset_n
in_buttons[0] => buttons:buttons_0.buttons[0]
in_buttons[1] => buttons:buttons_0.buttons[1]
in_buttons[2] => buttons:buttons_0.buttons[2]
in_buttons[3] => buttons:buttons_0.buttons[3]
rx => uart:uart_0.rx
out_LEDs[0] <= LEDs:LEDs_0.LEDs[0]
out_LEDs[1] <= LEDs:LEDs_0.LEDs[1]
out_LEDs[2] <= LEDs:LEDs_0.LEDs[2]
out_LEDs[3] <= LEDs:LEDs_0.LEDs[3]
out_LEDs[4] <= LEDs:LEDs_0.LEDs[4]
out_LEDs[5] <= LEDs:LEDs_0.LEDs[5]
out_LEDs[6] <= LEDs:LEDs_0.LEDs[6]
out_LEDs[7] <= LEDs:LEDs_0.LEDs[7]
out_LEDs[8] <= LEDs:LEDs_0.LEDs[8]
out_LEDs[9] <= LEDs:LEDs_0.LEDs[9]
out_LEDs[10] <= LEDs:LEDs_0.LEDs[10]
out_LEDs[11] <= LEDs:LEDs_0.LEDs[11]
out_LEDs[12] <= LEDs:LEDs_0.LEDs[12]
out_LEDs[13] <= LEDs:LEDs_0.LEDs[13]
out_LEDs[14] <= LEDs:LEDs_0.LEDs[14]
out_LEDs[15] <= LEDs:LEDs_0.LEDs[15]
out_LEDs[16] <= LEDs:LEDs_0.LEDs[16]
out_LEDs[17] <= LEDs:LEDs_0.LEDs[17]
out_LEDs[18] <= LEDs:LEDs_0.LEDs[18]
out_LEDs[19] <= LEDs:LEDs_0.LEDs[19]
out_LEDs[20] <= LEDs:LEDs_0.LEDs[20]
out_LEDs[21] <= LEDs:LEDs_0.LEDs[21]
out_LEDs[22] <= LEDs:LEDs_0.LEDs[22]
out_LEDs[23] <= LEDs:LEDs_0.LEDs[23]
out_LEDs[24] <= LEDs:LEDs_0.LEDs[24]
out_LEDs[25] <= LEDs:LEDs_0.LEDs[25]
out_LEDs[26] <= LEDs:LEDs_0.LEDs[26]
out_LEDs[27] <= LEDs:LEDs_0.LEDs[27]
out_LEDs[28] <= LEDs:LEDs_0.LEDs[28]
out_LEDs[29] <= LEDs:LEDs_0.LEDs[29]
out_LEDs[30] <= LEDs:LEDs_0.LEDs[30]
out_LEDs[31] <= LEDs:LEDs_0.LEDs[31]
out_LEDs[32] <= LEDs:LEDs_0.LEDs[32]
out_LEDs[33] <= LEDs:LEDs_0.LEDs[33]
out_LEDs[34] <= LEDs:LEDs_0.LEDs[34]
out_LEDs[35] <= LEDs:LEDs_0.LEDs[35]
out_LEDs[36] <= LEDs:LEDs_0.LEDs[36]
out_LEDs[37] <= LEDs:LEDs_0.LEDs[37]
out_LEDs[38] <= LEDs:LEDs_0.LEDs[38]
out_LEDs[39] <= LEDs:LEDs_0.LEDs[39]
out_LEDs[40] <= LEDs:LEDs_0.LEDs[40]
out_LEDs[41] <= LEDs:LEDs_0.LEDs[41]
out_LEDs[42] <= LEDs:LEDs_0.LEDs[42]
out_LEDs[43] <= LEDs:LEDs_0.LEDs[43]
out_LEDs[44] <= LEDs:LEDs_0.LEDs[44]
out_LEDs[45] <= LEDs:LEDs_0.LEDs[45]
out_LEDs[46] <= LEDs:LEDs_0.LEDs[46]
out_LEDs[47] <= LEDs:LEDs_0.LEDs[47]
out_LEDs[48] <= LEDs:LEDs_0.LEDs[48]
out_LEDs[49] <= LEDs:LEDs_0.LEDs[49]
out_LEDs[50] <= LEDs:LEDs_0.LEDs[50]
out_LEDs[51] <= LEDs:LEDs_0.LEDs[51]
out_LEDs[52] <= LEDs:LEDs_0.LEDs[52]
out_LEDs[53] <= LEDs:LEDs_0.LEDs[53]
out_LEDs[54] <= LEDs:LEDs_0.LEDs[54]
out_LEDs[55] <= LEDs:LEDs_0.LEDs[55]
out_LEDs[56] <= LEDs:LEDs_0.LEDs[56]
out_LEDs[57] <= LEDs:LEDs_0.LEDs[57]
out_LEDs[58] <= LEDs:LEDs_0.LEDs[58]
out_LEDs[59] <= LEDs:LEDs_0.LEDs[59]
out_LEDs[60] <= LEDs:LEDs_0.LEDs[60]
out_LEDs[61] <= LEDs:LEDs_0.LEDs[61]
out_LEDs[62] <= LEDs:LEDs_0.LEDs[62]
out_LEDs[63] <= LEDs:LEDs_0.LEDs[63]
out_LEDs[64] <= LEDs:LEDs_0.LEDs[64]
out_LEDs[65] <= LEDs:LEDs_0.LEDs[65]
out_LEDs[66] <= LEDs:LEDs_0.LEDs[66]
out_LEDs[67] <= LEDs:LEDs_0.LEDs[67]
out_LEDs[68] <= LEDs:LEDs_0.LEDs[68]
out_LEDs[69] <= LEDs:LEDs_0.LEDs[69]
out_LEDs[70] <= LEDs:LEDs_0.LEDs[70]
out_LEDs[71] <= LEDs:LEDs_0.LEDs[71]
out_LEDs[72] <= LEDs:LEDs_0.LEDs[72]
out_LEDs[73] <= LEDs:LEDs_0.LEDs[73]
out_LEDs[74] <= LEDs:LEDs_0.LEDs[74]
out_LEDs[75] <= LEDs:LEDs_0.LEDs[75]
out_LEDs[76] <= LEDs:LEDs_0.LEDs[76]
out_LEDs[77] <= LEDs:LEDs_0.LEDs[77]
out_LEDs[78] <= LEDs:LEDs_0.LEDs[78]
out_LEDs[79] <= LEDs:LEDs_0.LEDs[79]
out_LEDs[80] <= LEDs:LEDs_0.LEDs[80]
out_LEDs[81] <= LEDs:LEDs_0.LEDs[81]
out_LEDs[82] <= LEDs:LEDs_0.LEDs[82]
out_LEDs[83] <= LEDs:LEDs_0.LEDs[83]
out_LEDs[84] <= LEDs:LEDs_0.LEDs[84]
out_LEDs[85] <= LEDs:LEDs_0.LEDs[85]
out_LEDs[86] <= LEDs:LEDs_0.LEDs[86]
out_LEDs[87] <= LEDs:LEDs_0.LEDs[87]
out_LEDs[88] <= LEDs:LEDs_0.LEDs[88]
out_LEDs[89] <= LEDs:LEDs_0.LEDs[89]
out_LEDs[90] <= LEDs:LEDs_0.LEDs[90]
out_LEDs[91] <= LEDs:LEDs_0.LEDs[91]
out_LEDs[92] <= LEDs:LEDs_0.LEDs[92]
out_LEDs[93] <= LEDs:LEDs_0.LEDs[93]
out_LEDs[94] <= LEDs:LEDs_0.LEDs[94]
out_LEDs[95] <= LEDs:LEDs_0.LEDs[95]


|GECKO|uarT:uart_0
clK => ID_s_5abE1D0_43cea0b4_E[0].CLK
clK => ID_s_5abE1D0_43cea0b4_E[1].CLK
clK => ID_s_5abE1D0_43cea0b4_E[2].CLK
clK => ID_s_5abE1D0_43cea0b4_E[3].CLK
clK => ID_s_5abE1D0_43cea0b4_E[4].CLK
clK => ID_s_5abE1D0_43cea0b4_E[5].CLK
clK => ID_s_5abE1D0_43cea0b4_E[6].CLK
clK => ID_s_5abE1D0_43cea0b4_E[7].CLK
clK => ID_s_5abE1D0_43cea0b4_E[8].CLK
clK => ID_s_5abE1D0_43cea0b4_E[9].CLK
clK => ID_s_5abE1D0_43cea0b4_E[10].CLK
clK => ID_s_5abE1D0_43cea0b4_E[11].CLK
clK => ID_s_5abE1D0_43cea0b4_E[12].CLK
clK => ID_s_5abE1D0_43cea0b4_E[13].CLK
clK => ID_s_5abE1D0_43cea0b4_E[14].CLK
clK => ID_s_5abE1D0_43cea0b4_E[15].CLK
clK => Id_s_37235a98_529Ef533_E[0].CLK
clK => Id_s_37235a98_529Ef533_E[1].CLK
clK => Id_s_37235a98_529Ef533_E[2].CLK
clK => ID_S_30F74393_70A0fFf0_e[0].CLK
clK => ID_S_30F74393_70A0fFf0_e[1].CLK
clK => ID_S_30F74393_70A0fFf0_e[2].CLK
clK => ID_S_30F74393_70A0fFf0_e[3].CLK
clK => ID_S_30F74393_70A0fFf0_e[4].CLK
clK => ID_S_30F74393_70A0fFf0_e[5].CLK
clK => ID_S_30F74393_70A0fFf0_e[6].CLK
clK => ID_S_30F74393_70A0fFf0_e[7].CLK
clK => ID_S_30F74393_70A0fFf0_e[8].CLK
clK => id_s_66EdceCE_74761131_e[0].CLK
clK => id_s_66EdceCE_74761131_e[1].CLK
clK => id_s_66EdceCE_74761131_e[2].CLK
clK => id_s_66EdceCE_74761131_e[3].CLK
clK => id_s_66EdceCE_74761131_e[4].CLK
clK => id_s_66EdceCE_74761131_e[5].CLK
clK => id_s_66EdceCE_74761131_e[6].CLK
clK => id_s_66EdceCE_74761131_e[7].CLK
clK => id_s_66EdceCE_74761131_e[8].CLK
clK => id_s_66EdceCE_74761131_e[9].CLK
clK => id_s_66EdceCE_74761131_e[10].CLK
clK => id_s_66EdceCE_74761131_e[11].CLK
clK => id_s_66EdceCE_74761131_e[12].CLK
clK => id_s_66EdceCE_74761131_e[13].CLK
clK => id_s_66EdceCE_74761131_e[14].CLK
clK => id_s_66EdceCE_74761131_e[15].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[0].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[1].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[2].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[3].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[4].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[5].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[6].CLK
clK => Id_s_3d8ff481_5Cc318B4_e[7].CLK
clK => ID_S_263dD911_4e14fC2_e[0].CLK
clK => ID_S_263dD911_4e14fC2_e[1].CLK
clK => ID_S_263dD911_4e14fC2_e[2].CLK
clK => ID_S_263dD911_4e14fC2_e[3].CLK
clK => ID_S_263dD911_4e14fC2_e[4].CLK
clK => ID_S_263dD911_4e14fC2_e[5].CLK
clK => ID_S_263dD911_4e14fC2_e[6].CLK
clK => ID_S_263dD911_4e14fC2_e[7].CLK
clK => Id_S_7c9D8506_5ED97b02_e.CLK
clK => id_s_FAB828f_5e8B0560_E.CLK
clK => iD_S_fAC9B51_5289BF1D_E.CLK
clK => ID_s_1a7CA34c_5C892162_e.CLK
clK => ID_S_794a101E_70C23669_e.CLK
clK => ID_s_30EA5BC8_2Eaf8eD6_E[0].CLK
clK => ID_s_30EA5BC8_2Eaf8eD6_E[1].CLK
clK => iD_S_4B1F8279_4f19Dc52_E~4.DATAIN
clK => id_s_312B08f7_2BC654dC_e~5.DATAIN
REseT_N => ID_s_5abE1D0_43cea0b4_E[0].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[1].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[2].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[3].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[4].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[5].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[6].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[7].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[8].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[9].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[10].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[11].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[12].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[13].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[14].ACLR
REseT_N => ID_s_5abE1D0_43cea0b4_E[15].ACLR
REseT_N => Id_s_37235a98_529Ef533_E[0].ACLR
REseT_N => Id_s_37235a98_529Ef533_E[1].ACLR
REseT_N => Id_s_37235a98_529Ef533_E[2].ACLR
REseT_N => ID_S_30F74393_70A0fFf0_e[0].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[1].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[2].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[3].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[4].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[5].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[6].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[7].PRESET
REseT_N => ID_S_30F74393_70A0fFf0_e[8].PRESET
REseT_N => ID_s_1a7CA34c_5C892162_e.PRESET
REseT_N => ID_S_794a101E_70C23669_e.ACLR
REseT_N => ID_s_30EA5BC8_2Eaf8eD6_E[0].ACLR
REseT_N => ID_s_30EA5BC8_2Eaf8eD6_E[1].ACLR
REseT_N => id_s_FAB828f_5e8B0560_E.ACLR
REseT_N => iD_S_fAC9B51_5289BF1D_E.ACLR
REseT_N => id_s_66EdceCE_74761131_e[0].ACLR
REseT_N => id_s_66EdceCE_74761131_e[1].ACLR
REseT_N => id_s_66EdceCE_74761131_e[2].ACLR
REseT_N => id_s_66EdceCE_74761131_e[3].ACLR
REseT_N => id_s_66EdceCE_74761131_e[4].ACLR
REseT_N => id_s_66EdceCE_74761131_e[5].ACLR
REseT_N => id_s_66EdceCE_74761131_e[6].ACLR
REseT_N => id_s_66EdceCE_74761131_e[7].ACLR
REseT_N => id_s_66EdceCE_74761131_e[8].ACLR
REseT_N => id_s_66EdceCE_74761131_e[9].ACLR
REseT_N => id_s_66EdceCE_74761131_e[10].ACLR
REseT_N => id_s_66EdceCE_74761131_e[11].ACLR
REseT_N => id_s_66EdceCE_74761131_e[12].ACLR
REseT_N => id_s_66EdceCE_74761131_e[13].ACLR
REseT_N => id_s_66EdceCE_74761131_e[14].ACLR
REseT_N => id_s_66EdceCE_74761131_e[15].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[0].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[1].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[2].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[3].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[4].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[5].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[6].ACLR
REseT_N => Id_s_3d8ff481_5Cc318B4_e[7].ACLR
REseT_N => ID_S_263dD911_4e14fC2_e[0].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[1].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[2].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[3].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[4].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[5].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[6].PRESET
REseT_N => ID_S_263dD911_4e14fC2_e[7].PRESET
REseT_N => Id_S_7c9D8506_5ED97b02_e.ACLR
REseT_N => iD_S_4B1F8279_4f19Dc52_E~6.DATAIN
REseT_N => id_s_312B08f7_2BC654dC_e~7.DATAIN
cS => ID_S_794a101E_70C23669_e.IN0
cS => process_4.IN0
rEAd => ID_S_794a101E_70C23669_e.IN1
write => process_4.IN1
addRESs[0] => ID_s_30EA5BC8_2Eaf8eD6_E[0].DATAIN
addRESs[0] => Equal0.IN1
addRESs[0] => Equal3.IN1
addRESs[1] => ID_s_30EA5BC8_2Eaf8eD6_E[1].DATAIN
addRESs[1] => Equal0.IN0
addRESs[1] => Equal3.IN0
wrdATA[0] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[0] => id_s_FAB828f_5e8B0560_E.DATAIN
wrdATA[1] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[1] => iD_S_fAC9B51_5289BF1D_E.DATAIN
wrdATA[2] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[3] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[4] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[5] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[6] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[7] => ID_S_30F74393_70A0fFf0_e.DATAB
wrdATA[8] => ~NO_FANOUT~
wrdATA[9] => ~NO_FANOUT~
wrdATA[10] => ~NO_FANOUT~
wrdATA[11] => ~NO_FANOUT~
wrdATA[12] => ~NO_FANOUT~
wrdATA[13] => ~NO_FANOUT~
wrdATA[14] => ~NO_FANOUT~
wrdATA[15] => ~NO_FANOUT~
wrdATA[16] => ~NO_FANOUT~
wrdATA[17] => ~NO_FANOUT~
wrdATA[18] => ~NO_FANOUT~
wrdATA[19] => ~NO_FANOUT~
wrdATA[20] => ~NO_FANOUT~
wrdATA[21] => ~NO_FANOUT~
wrdATA[22] => ~NO_FANOUT~
wrdATA[23] => ~NO_FANOUT~
wrdATA[24] => ~NO_FANOUT~
wrdATA[25] => ~NO_FANOUT~
wrdATA[26] => ~NO_FANOUT~
wrdATA[27] => ~NO_FANOUT~
wrdATA[28] => ~NO_FANOUT~
wrdATA[29] => ~NO_FANOUT~
wrdATA[30] => ~NO_FANOUT~
wrdATA[31] => ~NO_FANOUT~
irQ <= irQ.DB_MAX_OUTPUT_PORT_TYPE
RdDAta[0] <= RdDAta[0].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[1] <= RdDAta[1].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[2] <= RdDAta[2].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[3] <= RdDAta[3].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[4] <= RdDAta[4].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[5] <= RdDAta[5].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[6] <= RdDAta[6].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[7] <= RdDAta[7].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[8] <= RdDAta[8].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[9] <= RdDAta[9].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[10] <= RdDAta[10].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[11] <= RdDAta[11].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[12] <= RdDAta[12].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[13] <= RdDAta[13].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[14] <= RdDAta[14].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[15] <= RdDAta[15].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[16] <= RdDAta[16].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[17] <= RdDAta[17].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[18] <= RdDAta[18].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[19] <= RdDAta[19].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[20] <= RdDAta[20].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[21] <= RdDAta[21].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[22] <= RdDAta[22].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[23] <= RdDAta[23].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[24] <= RdDAta[24].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[25] <= RdDAta[25].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[26] <= RdDAta[26].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[27] <= RdDAta[27].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[28] <= RdDAta[28].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[29] <= RdDAta[29].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[30] <= RdDAta[30].DB_MAX_OUTPUT_PORT_TYPE
RdDAta[31] <= RdDAta[31].DB_MAX_OUTPUT_PORT_TYPE
RX => ID_s_1a7CA34c_5C892162_e.DATAIN
tx <= ID_S_30F74393_70A0fFf0_e[8].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|decoder:decoder_0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
cs_ROM <= <GND>
cs_RAM <= <GND>
cs_LEDs <= <GND>
cs_UART <= <GND>
cs_TIMER <= <GND>
cs_BUTTONS <= <GND>


|GECKO|CPU:cpu_0
write <= controller:controller_0.write
clk => controller:controller_0.clk
clk => control_registers:control_registers_0.clk
clk => IR:IR_0.clk
clk => register_file:register_file_0.clk
clk => PC:PC_0.clk
reset_n => controller:controller_0.reset_n
reset_n => control_registers:control_registers_0.reset_n
reset_n => PC:PC_0.reset_n
rddata[0] => IR:IR_0.D[0]
rddata[0] => mux2x32:mux_mem.i1[0]
rddata[1] => IR:IR_0.D[1]
rddata[1] => mux2x32:mux_mem.i1[1]
rddata[2] => IR:IR_0.D[2]
rddata[2] => mux2x32:mux_mem.i1[2]
rddata[3] => IR:IR_0.D[3]
rddata[3] => mux2x32:mux_mem.i1[3]
rddata[4] => IR:IR_0.D[4]
rddata[4] => mux2x32:mux_mem.i1[4]
rddata[5] => IR:IR_0.D[5]
rddata[5] => mux2x32:mux_mem.i1[5]
rddata[6] => IR:IR_0.D[6]
rddata[6] => mux2x32:mux_mem.i1[6]
rddata[7] => IR:IR_0.D[7]
rddata[7] => mux2x32:mux_mem.i1[7]
rddata[8] => IR:IR_0.D[8]
rddata[8] => mux2x32:mux_mem.i1[8]
rddata[9] => IR:IR_0.D[9]
rddata[9] => mux2x32:mux_mem.i1[9]
rddata[10] => IR:IR_0.D[10]
rddata[10] => mux2x32:mux_mem.i1[10]
rddata[11] => IR:IR_0.D[11]
rddata[11] => mux2x32:mux_mem.i1[11]
rddata[12] => IR:IR_0.D[12]
rddata[12] => mux2x32:mux_mem.i1[12]
rddata[13] => IR:IR_0.D[13]
rddata[13] => mux2x32:mux_mem.i1[13]
rddata[14] => IR:IR_0.D[14]
rddata[14] => mux2x32:mux_mem.i1[14]
rddata[15] => IR:IR_0.D[15]
rddata[15] => mux2x32:mux_mem.i1[15]
rddata[16] => IR:IR_0.D[16]
rddata[16] => mux2x32:mux_mem.i1[16]
rddata[17] => IR:IR_0.D[17]
rddata[17] => mux2x32:mux_mem.i1[17]
rddata[18] => IR:IR_0.D[18]
rddata[18] => mux2x32:mux_mem.i1[18]
rddata[19] => IR:IR_0.D[19]
rddata[19] => mux2x32:mux_mem.i1[19]
rddata[20] => IR:IR_0.D[20]
rddata[20] => mux2x32:mux_mem.i1[20]
rddata[21] => IR:IR_0.D[21]
rddata[21] => mux2x32:mux_mem.i1[21]
rddata[22] => IR:IR_0.D[22]
rddata[22] => mux2x32:mux_mem.i1[22]
rddata[23] => IR:IR_0.D[23]
rddata[23] => mux2x32:mux_mem.i1[23]
rddata[24] => IR:IR_0.D[24]
rddata[24] => mux2x32:mux_mem.i1[24]
rddata[25] => IR:IR_0.D[25]
rddata[25] => mux2x32:mux_mem.i1[25]
rddata[26] => IR:IR_0.D[26]
rddata[26] => mux2x32:mux_mem.i1[26]
rddata[27] => IR:IR_0.D[27]
rddata[27] => mux2x32:mux_mem.i1[27]
rddata[28] => IR:IR_0.D[28]
rddata[28] => mux2x32:mux_mem.i1[28]
rddata[29] => IR:IR_0.D[29]
rddata[29] => mux2x32:mux_mem.i1[29]
rddata[30] => IR:IR_0.D[30]
rddata[30] => mux2x32:mux_mem.i1[30]
rddata[31] => IR:IR_0.D[31]
rddata[31] => mux2x32:mux_mem.i1[31]
irq[0] => control_registers:control_registers_0.irq[0]
irq[1] => control_registers:control_registers_0.irq[1]
irq[2] => control_registers:control_registers_0.irq[2]
irq[3] => control_registers:control_registers_0.irq[3]
irq[4] => control_registers:control_registers_0.irq[4]
irq[5] => control_registers:control_registers_0.irq[5]
irq[6] => control_registers:control_registers_0.irq[6]
irq[7] => control_registers:control_registers_0.irq[7]
irq[8] => control_registers:control_registers_0.irq[8]
irq[9] => control_registers:control_registers_0.irq[9]
irq[10] => control_registers:control_registers_0.irq[10]
irq[11] => control_registers:control_registers_0.irq[11]
irq[12] => control_registers:control_registers_0.irq[12]
irq[13] => control_registers:control_registers_0.irq[13]
irq[14] => control_registers:control_registers_0.irq[14]
irq[15] => control_registers:control_registers_0.irq[15]
irq[16] => control_registers:control_registers_0.irq[16]
irq[17] => control_registers:control_registers_0.irq[17]
irq[18] => control_registers:control_registers_0.irq[18]
irq[19] => control_registers:control_registers_0.irq[19]
irq[20] => control_registers:control_registers_0.irq[20]
irq[21] => control_registers:control_registers_0.irq[21]
irq[22] => control_registers:control_registers_0.irq[22]
irq[23] => control_registers:control_registers_0.irq[23]
irq[24] => control_registers:control_registers_0.irq[24]
irq[25] => control_registers:control_registers_0.irq[25]
irq[26] => control_registers:control_registers_0.irq[26]
irq[27] => control_registers:control_registers_0.irq[27]
irq[28] => control_registers:control_registers_0.irq[28]
irq[29] => control_registers:control_registers_0.irq[29]
irq[30] => control_registers:control_registers_0.irq[30]
irq[31] => control_registers:control_registers_0.irq[31]
read <= controller:controller_0.read
address[0] <= mux2x16:mux_addr.o[0]
address[1] <= mux2x16:mux_addr.o[1]
address[2] <= mux2x16:mux_addr.o[2]
address[3] <= mux2x16:mux_addr.o[3]
address[4] <= mux2x16:mux_addr.o[4]
address[5] <= mux2x16:mux_addr.o[5]
address[6] <= mux2x16:mux_addr.o[6]
address[7] <= mux2x16:mux_addr.o[7]
address[8] <= mux2x16:mux_addr.o[8]
address[9] <= mux2x16:mux_addr.o[9]
address[10] <= mux2x16:mux_addr.o[10]
address[11] <= mux2x16:mux_addr.o[11]
address[12] <= mux2x16:mux_addr.o[12]
address[13] <= mux2x16:mux_addr.o[13]
address[14] <= mux2x16:mux_addr.o[14]
address[15] <= mux2x16:mux_addr.o[15]
wrdata[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
wrdata[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
wrdata[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
wrdata[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
wrdata[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
wrdata[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
wrdata[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
wrdata[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
wrdata[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
wrdata[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
wrdata[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
wrdata[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
wrdata[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
wrdata[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
wrdata[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
wrdata[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE
wrdata[16] <= b[16].DB_MAX_OUTPUT_PORT_TYPE
wrdata[17] <= b[17].DB_MAX_OUTPUT_PORT_TYPE
wrdata[18] <= b[18].DB_MAX_OUTPUT_PORT_TYPE
wrdata[19] <= b[19].DB_MAX_OUTPUT_PORT_TYPE
wrdata[20] <= b[20].DB_MAX_OUTPUT_PORT_TYPE
wrdata[21] <= b[21].DB_MAX_OUTPUT_PORT_TYPE
wrdata[22] <= b[22].DB_MAX_OUTPUT_PORT_TYPE
wrdata[23] <= b[23].DB_MAX_OUTPUT_PORT_TYPE
wrdata[24] <= b[24].DB_MAX_OUTPUT_PORT_TYPE
wrdata[25] <= b[25].DB_MAX_OUTPUT_PORT_TYPE
wrdata[26] <= b[26].DB_MAX_OUTPUT_PORT_TYPE
wrdata[27] <= b[27].DB_MAX_OUTPUT_PORT_TYPE
wrdata[28] <= b[28].DB_MAX_OUTPUT_PORT_TYPE
wrdata[29] <= b[29].DB_MAX_OUTPUT_PORT_TYPE
wrdata[30] <= b[30].DB_MAX_OUTPUT_PORT_TYPE
wrdata[31] <= b[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:cpu_0|controller:controller_0
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
ipending => ~NO_FANOUT~
op[0] => ~NO_FANOUT~
op[1] => ~NO_FANOUT~
op[2] => ~NO_FANOUT~
op[3] => ~NO_FANOUT~
op[4] => ~NO_FANOUT~
op[5] => ~NO_FANOUT~
opx[0] => ~NO_FANOUT~
opx[1] => ~NO_FANOUT~
opx[2] => ~NO_FANOUT~
opx[3] => ~NO_FANOUT~
opx[4] => ~NO_FANOUT~
opx[5] => ~NO_FANOUT~
ctl_write_n <= <GND>
ctl_backup_n <= <GND>
ctl_restore_n <= <GND>
branch_op <= <GND>
imm_signed <= <GND>
ir_en <= <GND>
pc_add_imm <= <GND>
pc_en <= <GND>
pc_sel_a <= <GND>
pc_sel_imm <= <GND>
pc_sel_ih <= <GND>
rf_wren <= <GND>
rf_retaddr[0] <= <GND>
rf_retaddr[1] <= <GND>
rf_retaddr[2] <= <GND>
rf_retaddr[3] <= <GND>
rf_retaddr[4] <= <GND>
sel_addr <= <GND>
sel_b <= <GND>
sel_ctl <= <GND>
sel_mem <= <GND>
sel_pc <= <GND>
sel_ra <= <GND>
sel_rC <= <GND>
read <= <GND>
write <= <GND>
op_alu[0] <= <GND>
op_alu[1] <= <GND>
op_alu[2] <= <GND>
op_alu[3] <= <GND>
op_alu[4] <= <GND>
op_alu[5] <= <GND>


|GECKO|CPU:cpu_0|control_registers:control_registers_0
clk => r_ienable[0].CLK
clk => r_ienable[1].CLK
clk => r_ienable[2].CLK
clk => r_ienable[3].CLK
clk => r_ienable[4].CLK
clk => r_ienable[5].CLK
clk => r_ienable[6].CLK
clk => r_ienable[7].CLK
clk => r_ienable[8].CLK
clk => r_ienable[9].CLK
clk => r_ienable[10].CLK
clk => r_ienable[11].CLK
clk => r_ienable[12].CLK
clk => r_ienable[13].CLK
clk => r_ienable[14].CLK
clk => r_ienable[15].CLK
clk => r_ienable[16].CLK
clk => r_ienable[17].CLK
clk => r_ienable[18].CLK
clk => r_ienable[19].CLK
clk => r_ienable[20].CLK
clk => r_ienable[21].CLK
clk => r_ienable[22].CLK
clk => r_ienable[23].CLK
clk => r_ienable[24].CLK
clk => r_ienable[25].CLK
clk => r_ienable[26].CLK
clk => r_ienable[27].CLK
clk => r_ienable[28].CLK
clk => r_ienable[29].CLK
clk => r_ienable[30].CLK
clk => r_ienable[31].CLK
clk => r_bstatus[0].CLK
clk => r_bstatus[1].CLK
clk => r_bstatus[2].CLK
clk => r_bstatus[3].CLK
clk => r_bstatus[4].CLK
clk => r_bstatus[5].CLK
clk => r_bstatus[6].CLK
clk => r_bstatus[7].CLK
clk => r_bstatus[8].CLK
clk => r_bstatus[9].CLK
clk => r_bstatus[10].CLK
clk => r_bstatus[11].CLK
clk => r_bstatus[12].CLK
clk => r_bstatus[13].CLK
clk => r_bstatus[14].CLK
clk => r_bstatus[15].CLK
clk => r_bstatus[16].CLK
clk => r_bstatus[17].CLK
clk => r_bstatus[18].CLK
clk => r_bstatus[19].CLK
clk => r_bstatus[20].CLK
clk => r_bstatus[21].CLK
clk => r_bstatus[22].CLK
clk => r_bstatus[23].CLK
clk => r_bstatus[24].CLK
clk => r_bstatus[25].CLK
clk => r_bstatus[26].CLK
clk => r_bstatus[27].CLK
clk => r_bstatus[28].CLK
clk => r_bstatus[29].CLK
clk => r_bstatus[30].CLK
clk => r_bstatus[31].CLK
clk => r_estatus[0].CLK
clk => r_status[0].CLK
reset_n => r_ienable[0].ACLR
reset_n => r_ienable[1].ACLR
reset_n => r_ienable[2].ACLR
reset_n => r_ienable[3].ACLR
reset_n => r_ienable[4].ACLR
reset_n => r_ienable[5].ACLR
reset_n => r_ienable[6].ACLR
reset_n => r_ienable[7].ACLR
reset_n => r_ienable[8].ACLR
reset_n => r_ienable[9].ACLR
reset_n => r_ienable[10].ACLR
reset_n => r_ienable[11].ACLR
reset_n => r_ienable[12].ACLR
reset_n => r_ienable[13].ACLR
reset_n => r_ienable[14].ACLR
reset_n => r_ienable[15].ACLR
reset_n => r_ienable[16].ACLR
reset_n => r_ienable[17].ACLR
reset_n => r_ienable[18].ACLR
reset_n => r_ienable[19].ACLR
reset_n => r_ienable[20].ACLR
reset_n => r_ienable[21].ACLR
reset_n => r_ienable[22].ACLR
reset_n => r_ienable[23].ACLR
reset_n => r_ienable[24].ACLR
reset_n => r_ienable[25].ACLR
reset_n => r_ienable[26].ACLR
reset_n => r_ienable[27].ACLR
reset_n => r_ienable[28].ACLR
reset_n => r_ienable[29].ACLR
reset_n => r_ienable[30].ACLR
reset_n => r_ienable[31].ACLR
reset_n => r_bstatus[0].ACLR
reset_n => r_bstatus[1].ACLR
reset_n => r_bstatus[2].ACLR
reset_n => r_bstatus[3].ACLR
reset_n => r_bstatus[4].ACLR
reset_n => r_bstatus[5].ACLR
reset_n => r_bstatus[6].ACLR
reset_n => r_bstatus[7].ACLR
reset_n => r_bstatus[8].ACLR
reset_n => r_bstatus[9].ACLR
reset_n => r_bstatus[10].ACLR
reset_n => r_bstatus[11].ACLR
reset_n => r_bstatus[12].ACLR
reset_n => r_bstatus[13].ACLR
reset_n => r_bstatus[14].ACLR
reset_n => r_bstatus[15].ACLR
reset_n => r_bstatus[16].ACLR
reset_n => r_bstatus[17].ACLR
reset_n => r_bstatus[18].ACLR
reset_n => r_bstatus[19].ACLR
reset_n => r_bstatus[20].ACLR
reset_n => r_bstatus[21].ACLR
reset_n => r_bstatus[22].ACLR
reset_n => r_bstatus[23].ACLR
reset_n => r_bstatus[24].ACLR
reset_n => r_bstatus[25].ACLR
reset_n => r_bstatus[26].ACLR
reset_n => r_bstatus[27].ACLR
reset_n => r_bstatus[28].ACLR
reset_n => r_bstatus[29].ACLR
reset_n => r_bstatus[30].ACLR
reset_n => r_bstatus[31].ACLR
reset_n => r_estatus[0].ACLR
reset_n => r_status[0].ACLR
write_n => r_status.OUTPUTSELECT
write_n => r_estatus.OUTPUTSELECT
write_n => r_bstatus[31].ENA
write_n => r_bstatus[30].ENA
write_n => r_bstatus[29].ENA
write_n => r_bstatus[28].ENA
write_n => r_bstatus[27].ENA
write_n => r_bstatus[26].ENA
write_n => r_bstatus[25].ENA
write_n => r_bstatus[24].ENA
write_n => r_bstatus[23].ENA
write_n => r_bstatus[22].ENA
write_n => r_bstatus[21].ENA
write_n => r_bstatus[20].ENA
write_n => r_bstatus[19].ENA
write_n => r_bstatus[18].ENA
write_n => r_bstatus[17].ENA
write_n => r_bstatus[16].ENA
write_n => r_bstatus[15].ENA
write_n => r_bstatus[14].ENA
write_n => r_bstatus[13].ENA
write_n => r_bstatus[12].ENA
write_n => r_bstatus[11].ENA
write_n => r_bstatus[10].ENA
write_n => r_bstatus[9].ENA
write_n => r_bstatus[8].ENA
write_n => r_bstatus[7].ENA
write_n => r_bstatus[6].ENA
write_n => r_bstatus[5].ENA
write_n => r_bstatus[4].ENA
write_n => r_bstatus[3].ENA
write_n => r_bstatus[2].ENA
write_n => r_bstatus[1].ENA
write_n => r_bstatus[0].ENA
write_n => r_ienable[31].ENA
write_n => r_ienable[30].ENA
write_n => r_ienable[29].ENA
write_n => r_ienable[28].ENA
write_n => r_ienable[27].ENA
write_n => r_ienable[26].ENA
write_n => r_ienable[25].ENA
write_n => r_ienable[24].ENA
write_n => r_ienable[23].ENA
write_n => r_ienable[22].ENA
write_n => r_ienable[21].ENA
write_n => r_ienable[20].ENA
write_n => r_ienable[19].ENA
write_n => r_ienable[18].ENA
write_n => r_ienable[17].ENA
write_n => r_ienable[16].ENA
write_n => r_ienable[15].ENA
write_n => r_ienable[14].ENA
write_n => r_ienable[13].ENA
write_n => r_ienable[12].ENA
write_n => r_ienable[11].ENA
write_n => r_ienable[10].ENA
write_n => r_ienable[9].ENA
write_n => r_ienable[8].ENA
write_n => r_ienable[7].ENA
write_n => r_ienable[6].ENA
write_n => r_ienable[5].ENA
write_n => r_ienable[4].ENA
write_n => r_ienable[3].ENA
write_n => r_ienable[2].ENA
write_n => r_ienable[1].ENA
write_n => r_ienable[0].ENA
backup_n => r_estatus.OUTPUTSELECT
backup_n => r_status.OUTPUTSELECT
restore_n => r_status.OUTPUTSELECT
address[0] => Equal1.IN5
address[0] => Equal2.IN5
address[0] => Equal3.IN5
address[0] => Equal4.IN5
address[0] => Equal5.IN5
address[0] => Mux0.IN9
address[0] => Mux1.IN9
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN2
address[0] => Mux33.IN2
address[0] => Mux34.IN2
address[0] => Mux35.IN2
address[0] => Mux36.IN2
address[0] => Mux37.IN2
address[0] => Mux38.IN2
address[0] => Mux39.IN2
address[0] => Mux40.IN2
address[0] => Mux41.IN2
address[0] => Mux42.IN2
address[0] => Mux43.IN2
address[0] => Mux44.IN2
address[0] => Mux45.IN2
address[0] => Mux46.IN2
address[0] => Mux47.IN2
address[0] => Mux48.IN2
address[0] => Mux49.IN2
address[0] => Mux50.IN2
address[0] => Mux51.IN2
address[0] => Mux52.IN2
address[0] => Mux53.IN2
address[0] => Mux54.IN2
address[0] => Mux55.IN2
address[0] => Mux56.IN2
address[0] => Mux57.IN2
address[0] => Mux58.IN2
address[0] => Mux59.IN2
address[0] => Mux60.IN2
address[0] => Mux61.IN2
address[0] => Mux62.IN2
address[0] => Mux63.IN2
address[0] => Mux64.IN2
address[0] => Mux65.IN2
address[1] => Equal1.IN4
address[1] => Equal2.IN4
address[1] => Equal3.IN4
address[1] => Equal4.IN4
address[1] => Equal5.IN4
address[1] => Mux0.IN8
address[1] => Mux1.IN8
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN1
address[1] => Mux33.IN1
address[1] => Mux34.IN1
address[1] => Mux35.IN1
address[1] => Mux36.IN1
address[1] => Mux37.IN1
address[1] => Mux38.IN1
address[1] => Mux39.IN1
address[1] => Mux40.IN1
address[1] => Mux41.IN1
address[1] => Mux42.IN1
address[1] => Mux43.IN1
address[1] => Mux44.IN1
address[1] => Mux45.IN1
address[1] => Mux46.IN1
address[1] => Mux47.IN1
address[1] => Mux48.IN1
address[1] => Mux49.IN1
address[1] => Mux50.IN1
address[1] => Mux51.IN1
address[1] => Mux52.IN1
address[1] => Mux53.IN1
address[1] => Mux54.IN1
address[1] => Mux55.IN1
address[1] => Mux56.IN1
address[1] => Mux57.IN1
address[1] => Mux58.IN1
address[1] => Mux59.IN1
address[1] => Mux60.IN1
address[1] => Mux61.IN1
address[1] => Mux62.IN1
address[1] => Mux63.IN1
address[1] => Mux64.IN1
address[1] => Mux65.IN1
address[2] => Equal1.IN3
address[2] => Equal2.IN3
address[2] => Equal3.IN3
address[2] => Equal4.IN3
address[2] => Equal5.IN3
address[2] => Mux0.IN7
address[2] => Mux1.IN7
address[2] => Mux2.IN0
address[2] => Mux3.IN0
address[2] => Mux4.IN0
address[2] => Mux5.IN0
address[2] => Mux6.IN0
address[2] => Mux7.IN0
address[2] => Mux8.IN0
address[2] => Mux9.IN0
address[2] => Mux10.IN0
address[2] => Mux11.IN0
address[2] => Mux12.IN0
address[2] => Mux13.IN0
address[2] => Mux14.IN0
address[2] => Mux15.IN0
address[2] => Mux16.IN0
address[2] => Mux17.IN0
address[2] => Mux18.IN0
address[2] => Mux19.IN0
address[2] => Mux20.IN0
address[2] => Mux21.IN0
address[2] => Mux22.IN0
address[2] => Mux23.IN0
address[2] => Mux24.IN0
address[2] => Mux25.IN0
address[2] => Mux26.IN0
address[2] => Mux27.IN0
address[2] => Mux28.IN0
address[2] => Mux29.IN0
address[2] => Mux30.IN0
address[2] => Mux31.IN0
address[2] => Mux32.IN0
address[2] => Mux33.IN0
address[2] => Mux34.IN0
address[2] => Mux35.IN0
address[2] => Mux36.IN0
address[2] => Mux37.IN0
address[2] => Mux38.IN0
address[2] => Mux39.IN0
address[2] => Mux40.IN0
address[2] => Mux41.IN0
address[2] => Mux42.IN0
address[2] => Mux43.IN0
address[2] => Mux44.IN0
address[2] => Mux45.IN0
address[2] => Mux46.IN0
address[2] => Mux47.IN0
address[2] => Mux48.IN0
address[2] => Mux49.IN0
address[2] => Mux50.IN0
address[2] => Mux51.IN0
address[2] => Mux52.IN0
address[2] => Mux53.IN0
address[2] => Mux54.IN0
address[2] => Mux55.IN0
address[2] => Mux56.IN0
address[2] => Mux57.IN0
address[2] => Mux58.IN0
address[2] => Mux59.IN0
address[2] => Mux60.IN0
address[2] => Mux61.IN0
address[2] => Mux62.IN0
address[2] => Mux63.IN0
address[2] => Mux64.IN0
address[2] => Mux65.IN0
irq[0] => r_ipending[0].IN1
irq[1] => r_ipending[1].IN1
irq[2] => r_ipending[2].IN1
irq[3] => r_ipending[3].IN1
irq[4] => r_ipending[4].IN1
irq[5] => r_ipending[5].IN1
irq[6] => r_ipending[6].IN1
irq[7] => r_ipending[7].IN1
irq[8] => r_ipending[8].IN1
irq[9] => r_ipending[9].IN1
irq[10] => r_ipending[10].IN1
irq[11] => r_ipending[11].IN1
irq[12] => r_ipending[12].IN1
irq[13] => r_ipending[13].IN1
irq[14] => r_ipending[14].IN1
irq[15] => r_ipending[15].IN1
irq[16] => r_ipending[16].IN1
irq[17] => r_ipending[17].IN1
irq[18] => r_ipending[18].IN1
irq[19] => r_ipending[19].IN1
irq[20] => r_ipending[20].IN1
irq[21] => r_ipending[21].IN1
irq[22] => r_ipending[22].IN1
irq[23] => r_ipending[23].IN1
irq[24] => r_ipending[24].IN1
irq[25] => r_ipending[25].IN1
irq[26] => r_ipending[26].IN1
irq[27] => r_ipending[27].IN1
irq[28] => r_ipending[28].IN1
irq[29] => r_ipending[29].IN1
irq[30] => r_ipending[30].IN1
irq[31] => r_ipending[31].IN1
wrdata[0] => Mux0.IN10
wrdata[0] => Mux1.IN10
wrdata[0] => Mux33.IN3
wrdata[0] => Mux65.IN3
wrdata[1] => Mux32.IN3
wrdata[1] => Mux64.IN3
wrdata[2] => Mux31.IN3
wrdata[2] => Mux63.IN3
wrdata[3] => Mux30.IN3
wrdata[3] => Mux62.IN3
wrdata[4] => Mux29.IN3
wrdata[4] => Mux61.IN3
wrdata[5] => Mux28.IN3
wrdata[5] => Mux60.IN3
wrdata[6] => Mux27.IN3
wrdata[6] => Mux59.IN3
wrdata[7] => Mux26.IN3
wrdata[7] => Mux58.IN3
wrdata[8] => Mux25.IN3
wrdata[8] => Mux57.IN3
wrdata[9] => Mux24.IN3
wrdata[9] => Mux56.IN3
wrdata[10] => Mux23.IN3
wrdata[10] => Mux55.IN3
wrdata[11] => Mux22.IN3
wrdata[11] => Mux54.IN3
wrdata[12] => Mux21.IN3
wrdata[12] => Mux53.IN3
wrdata[13] => Mux20.IN3
wrdata[13] => Mux52.IN3
wrdata[14] => Mux19.IN3
wrdata[14] => Mux51.IN3
wrdata[15] => Mux18.IN3
wrdata[15] => Mux50.IN3
wrdata[16] => Mux17.IN3
wrdata[16] => Mux49.IN3
wrdata[17] => Mux16.IN3
wrdata[17] => Mux48.IN3
wrdata[18] => Mux15.IN3
wrdata[18] => Mux47.IN3
wrdata[19] => Mux14.IN3
wrdata[19] => Mux46.IN3
wrdata[20] => Mux13.IN3
wrdata[20] => Mux45.IN3
wrdata[21] => Mux12.IN3
wrdata[21] => Mux44.IN3
wrdata[22] => Mux11.IN3
wrdata[22] => Mux43.IN3
wrdata[23] => Mux10.IN3
wrdata[23] => Mux42.IN3
wrdata[24] => Mux9.IN3
wrdata[24] => Mux41.IN3
wrdata[25] => Mux8.IN3
wrdata[25] => Mux40.IN3
wrdata[26] => Mux7.IN3
wrdata[26] => Mux39.IN3
wrdata[27] => Mux6.IN3
wrdata[27] => Mux38.IN3
wrdata[28] => Mux5.IN3
wrdata[28] => Mux37.IN3
wrdata[29] => Mux4.IN3
wrdata[29] => Mux36.IN3
wrdata[30] => Mux3.IN3
wrdata[30] => Mux35.IN3
wrdata[31] => Mux2.IN3
wrdata[31] => Mux34.IN3
ipending <= ipending.DB_MAX_OUTPUT_PORT_TYPE
rddata[0] <= rddata[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|GECKO|CPU:cpu_0|IR:IR_0
clk => ~NO_FANOUT~
enable => ~NO_FANOUT~
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => ~NO_FANOUT~
D[8] => ~NO_FANOUT~
D[9] => ~NO_FANOUT~
D[10] => ~NO_FANOUT~
D[11] => ~NO_FANOUT~
D[12] => ~NO_FANOUT~
D[13] => ~NO_FANOUT~
D[14] => ~NO_FANOUT~
D[15] => ~NO_FANOUT~
D[16] => ~NO_FANOUT~
D[17] => ~NO_FANOUT~
D[18] => ~NO_FANOUT~
D[19] => ~NO_FANOUT~
D[20] => ~NO_FANOUT~
D[21] => ~NO_FANOUT~
D[22] => ~NO_FANOUT~
D[23] => ~NO_FANOUT~
D[24] => ~NO_FANOUT~
D[25] => ~NO_FANOUT~
D[26] => ~NO_FANOUT~
D[27] => ~NO_FANOUT~
D[28] => ~NO_FANOUT~
D[29] => ~NO_FANOUT~
D[30] => ~NO_FANOUT~
D[31] => ~NO_FANOUT~
Q[0] <= <GND>
Q[1] <= <GND>
Q[2] <= <GND>
Q[3] <= <GND>
Q[4] <= <GND>
Q[5] <= <GND>
Q[6] <= <GND>
Q[7] <= <GND>
Q[8] <= <GND>
Q[9] <= <GND>
Q[10] <= <GND>
Q[11] <= <GND>
Q[12] <= <GND>
Q[13] <= <GND>
Q[14] <= <GND>
Q[15] <= <GND>
Q[16] <= <GND>
Q[17] <= <GND>
Q[18] <= <GND>
Q[19] <= <GND>
Q[20] <= <GND>
Q[21] <= <GND>
Q[22] <= <GND>
Q[23] <= <GND>
Q[24] <= <GND>
Q[25] <= <GND>
Q[26] <= <GND>
Q[27] <= <GND>
Q[28] <= <GND>
Q[29] <= <GND>
Q[30] <= <GND>
Q[31] <= <GND>


|GECKO|CPU:cpu_0|register_file:register_file_0
clk => ~NO_FANOUT~
aa[0] => ~NO_FANOUT~
aa[1] => ~NO_FANOUT~
aa[2] => ~NO_FANOUT~
aa[3] => ~NO_FANOUT~
aa[4] => ~NO_FANOUT~
ab[0] => ~NO_FANOUT~
ab[1] => ~NO_FANOUT~
ab[2] => ~NO_FANOUT~
ab[3] => ~NO_FANOUT~
ab[4] => ~NO_FANOUT~
aw[0] => ~NO_FANOUT~
aw[1] => ~NO_FANOUT~
aw[2] => ~NO_FANOUT~
aw[3] => ~NO_FANOUT~
aw[4] => ~NO_FANOUT~
wren => ~NO_FANOUT~
wrdata[0] => ~NO_FANOUT~
wrdata[1] => ~NO_FANOUT~
wrdata[2] => ~NO_FANOUT~
wrdata[3] => ~NO_FANOUT~
wrdata[4] => ~NO_FANOUT~
wrdata[5] => ~NO_FANOUT~
wrdata[6] => ~NO_FANOUT~
wrdata[7] => ~NO_FANOUT~
wrdata[8] => ~NO_FANOUT~
wrdata[9] => ~NO_FANOUT~
wrdata[10] => ~NO_FANOUT~
wrdata[11] => ~NO_FANOUT~
wrdata[12] => ~NO_FANOUT~
wrdata[13] => ~NO_FANOUT~
wrdata[14] => ~NO_FANOUT~
wrdata[15] => ~NO_FANOUT~
wrdata[16] => ~NO_FANOUT~
wrdata[17] => ~NO_FANOUT~
wrdata[18] => ~NO_FANOUT~
wrdata[19] => ~NO_FANOUT~
wrdata[20] => ~NO_FANOUT~
wrdata[21] => ~NO_FANOUT~
wrdata[22] => ~NO_FANOUT~
wrdata[23] => ~NO_FANOUT~
wrdata[24] => ~NO_FANOUT~
wrdata[25] => ~NO_FANOUT~
wrdata[26] => ~NO_FANOUT~
wrdata[27] => ~NO_FANOUT~
wrdata[28] => ~NO_FANOUT~
wrdata[29] => ~NO_FANOUT~
wrdata[30] => ~NO_FANOUT~
wrdata[31] => ~NO_FANOUT~
a[0] <= <GND>
a[1] <= <GND>
a[2] <= <GND>
a[3] <= <GND>
a[4] <= <GND>
a[5] <= <GND>
a[6] <= <GND>
a[7] <= <GND>
a[8] <= <GND>
a[9] <= <GND>
a[10] <= <GND>
a[11] <= <GND>
a[12] <= <GND>
a[13] <= <GND>
a[14] <= <GND>
a[15] <= <GND>
a[16] <= <GND>
a[17] <= <GND>
a[18] <= <GND>
a[19] <= <GND>
a[20] <= <GND>
a[21] <= <GND>
a[22] <= <GND>
a[23] <= <GND>
a[24] <= <GND>
a[25] <= <GND>
a[26] <= <GND>
a[27] <= <GND>
a[28] <= <GND>
a[29] <= <GND>
a[30] <= <GND>
a[31] <= <GND>
b[0] <= <GND>
b[1] <= <GND>
b[2] <= <GND>
b[3] <= <GND>
b[4] <= <GND>
b[5] <= <GND>
b[6] <= <GND>
b[7] <= <GND>
b[8] <= <GND>
b[9] <= <GND>
b[10] <= <GND>
b[11] <= <GND>
b[12] <= <GND>
b[13] <= <GND>
b[14] <= <GND>
b[15] <= <GND>
b[16] <= <GND>
b[17] <= <GND>
b[18] <= <GND>
b[19] <= <GND>
b[20] <= <GND>
b[21] <= <GND>
b[22] <= <GND>
b[23] <= <GND>
b[24] <= <GND>
b[25] <= <GND>
b[26] <= <GND>
b[27] <= <GND>
b[28] <= <GND>
b[29] <= <GND>
b[30] <= <GND>
b[31] <= <GND>


|GECKO|CPU:cpu_0|mux2x5:mux_ra
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>


|GECKO|CPU:cpu_0|mux2x5:mux_aw
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>


|GECKO|CPU:cpu_0|mux2x32:mux_data
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:cpu_0|mux2x32:mux_ctl
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:cpu_0|ALU:alu_0
s[0] <= <GND>
s[1] <= <GND>
s[2] <= <GND>
s[3] <= <GND>
s[4] <= <GND>
s[5] <= <GND>
s[6] <= <GND>
s[7] <= <GND>
s[8] <= <GND>
s[9] <= <GND>
s[10] <= <GND>
s[11] <= <GND>
s[12] <= <GND>
s[13] <= <GND>
s[14] <= <GND>
s[15] <= <GND>
s[16] <= <GND>
s[17] <= <GND>
s[18] <= <GND>
s[19] <= <GND>
s[20] <= <GND>
s[21] <= <GND>
s[22] <= <GND>
s[23] <= <GND>
s[24] <= <GND>
s[25] <= <GND>
s[26] <= <GND>
s[27] <= <GND>
s[28] <= <GND>
s[29] <= <GND>
s[30] <= <GND>
s[31] <= <GND>
op[0] => ~NO_FANOUT~
op[1] => ~NO_FANOUT~
op[2] => ~NO_FANOUT~
op[3] => ~NO_FANOUT~
op[4] => ~NO_FANOUT~
op[5] => ~NO_FANOUT~
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => ~NO_FANOUT~
a[3] => ~NO_FANOUT~
a[4] => ~NO_FANOUT~
a[5] => ~NO_FANOUT~
a[6] => ~NO_FANOUT~
a[7] => ~NO_FANOUT~
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] => ~NO_FANOUT~
b[1] => ~NO_FANOUT~
b[2] => ~NO_FANOUT~
b[3] => ~NO_FANOUT~
b[4] => ~NO_FANOUT~
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
b[19] => ~NO_FANOUT~
b[20] => ~NO_FANOUT~
b[21] => ~NO_FANOUT~
b[22] => ~NO_FANOUT~
b[23] => ~NO_FANOUT~
b[24] => ~NO_FANOUT~
b[25] => ~NO_FANOUT~
b[26] => ~NO_FANOUT~
b[27] => ~NO_FANOUT~
b[28] => ~NO_FANOUT~
b[29] => ~NO_FANOUT~
b[30] => ~NO_FANOUT~
b[31] => ~NO_FANOUT~


|GECKO|CPU:cpu_0|mux2x32:mux_b
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:cpu_0|extend:extend_0
imm16[0] => ~NO_FANOUT~
imm16[1] => ~NO_FANOUT~
imm16[2] => ~NO_FANOUT~
imm16[3] => ~NO_FANOUT~
imm16[4] => ~NO_FANOUT~
imm16[5] => ~NO_FANOUT~
imm16[6] => ~NO_FANOUT~
imm16[7] => ~NO_FANOUT~
imm16[8] => ~NO_FANOUT~
imm16[9] => ~NO_FANOUT~
imm16[10] => ~NO_FANOUT~
imm16[11] => ~NO_FANOUT~
imm16[12] => ~NO_FANOUT~
imm16[13] => ~NO_FANOUT~
imm16[14] => ~NO_FANOUT~
imm16[15] => ~NO_FANOUT~
signed => ~NO_FANOUT~
imm32[0] <= <GND>
imm32[1] <= <GND>
imm32[2] <= <GND>
imm32[3] <= <GND>
imm32[4] <= <GND>
imm32[5] <= <GND>
imm32[6] <= <GND>
imm32[7] <= <GND>
imm32[8] <= <GND>
imm32[9] <= <GND>
imm32[10] <= <GND>
imm32[11] <= <GND>
imm32[12] <= <GND>
imm32[13] <= <GND>
imm32[14] <= <GND>
imm32[15] <= <GND>
imm32[16] <= <GND>
imm32[17] <= <GND>
imm32[18] <= <GND>
imm32[19] <= <GND>
imm32[20] <= <GND>
imm32[21] <= <GND>
imm32[22] <= <GND>
imm32[23] <= <GND>
imm32[24] <= <GND>
imm32[25] <= <GND>
imm32[26] <= <GND>
imm32[27] <= <GND>
imm32[28] <= <GND>
imm32[29] <= <GND>
imm32[30] <= <GND>
imm32[31] <= <GND>


|GECKO|CPU:cpu_0|mux2x32:mux_mem
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i0[16] => ~NO_FANOUT~
i0[17] => ~NO_FANOUT~
i0[18] => ~NO_FANOUT~
i0[19] => ~NO_FANOUT~
i0[20] => ~NO_FANOUT~
i0[21] => ~NO_FANOUT~
i0[22] => ~NO_FANOUT~
i0[23] => ~NO_FANOUT~
i0[24] => ~NO_FANOUT~
i0[25] => ~NO_FANOUT~
i0[26] => ~NO_FANOUT~
i0[27] => ~NO_FANOUT~
i0[28] => ~NO_FANOUT~
i0[29] => ~NO_FANOUT~
i0[30] => ~NO_FANOUT~
i0[31] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
i1[16] => ~NO_FANOUT~
i1[17] => ~NO_FANOUT~
i1[18] => ~NO_FANOUT~
i1[19] => ~NO_FANOUT~
i1[20] => ~NO_FANOUT~
i1[21] => ~NO_FANOUT~
i1[22] => ~NO_FANOUT~
i1[23] => ~NO_FANOUT~
i1[24] => ~NO_FANOUT~
i1[25] => ~NO_FANOUT~
i1[26] => ~NO_FANOUT~
i1[27] => ~NO_FANOUT~
i1[28] => ~NO_FANOUT~
i1[29] => ~NO_FANOUT~
i1[30] => ~NO_FANOUT~
i1[31] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>
o[16] <= <GND>
o[17] <= <GND>
o[18] <= <GND>
o[19] <= <GND>
o[20] <= <GND>
o[21] <= <GND>
o[22] <= <GND>
o[23] <= <GND>
o[24] <= <GND>
o[25] <= <GND>
o[26] <= <GND>
o[27] <= <GND>
o[28] <= <GND>
o[29] <= <GND>
o[30] <= <GND>
o[31] <= <GND>


|GECKO|CPU:cpu_0|PC:PC_0
clk => s_currentstate[0].CLK
clk => s_currentstate[1].CLK
clk => s_currentstate[2].CLK
clk => s_currentstate[3].CLK
clk => s_currentstate[4].CLK
clk => s_currentstate[5].CLK
clk => s_currentstate[6].CLK
clk => s_currentstate[7].CLK
clk => s_currentstate[8].CLK
clk => s_currentstate[9].CLK
clk => s_currentstate[10].CLK
clk => s_currentstate[11].CLK
clk => s_currentstate[12].CLK
clk => s_currentstate[13].CLK
clk => s_currentstate[14].CLK
clk => s_currentstate[15].CLK
reset_n => s_currentstate[0].ACLR
reset_n => s_currentstate[1].ACLR
reset_n => s_currentstate[2].ACLR
reset_n => s_currentstate[3].ACLR
reset_n => s_currentstate[4].ACLR
reset_n => s_currentstate[5].ACLR
reset_n => s_currentstate[6].ACLR
reset_n => s_currentstate[7].ACLR
reset_n => s_currentstate[8].ACLR
reset_n => s_currentstate[9].ACLR
reset_n => s_currentstate[10].ACLR
reset_n => s_currentstate[11].ACLR
reset_n => s_currentstate[12].ACLR
reset_n => s_currentstate[13].ACLR
reset_n => s_currentstate[14].ACLR
reset_n => s_currentstate[15].ACLR
en => s_currentstate[0].ENA
en => s_currentstate[1].ENA
en => s_currentstate[2].ENA
en => s_currentstate[3].ENA
en => s_currentstate[4].ENA
en => s_currentstate[5].ENA
en => s_currentstate[6].ENA
en => s_currentstate[7].ENA
en => s_currentstate[8].ENA
en => s_currentstate[9].ENA
en => s_currentstate[10].ENA
en => s_currentstate[11].ENA
en => s_currentstate[12].ENA
en => s_currentstate[13].ENA
en => s_currentstate[14].ENA
en => s_currentstate[15].ENA
sel_a => s_nextstate.IN0
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_a => s_mux3.OUTPUTSELECT
sel_imm => s_nextstate.IN1
sel_ihandler => s_nextstate.IN1
sel_ihandler => s_mux3[15].OUTPUTSELECT
sel_ihandler => s_mux3[14].OUTPUTSELECT
sel_ihandler => s_mux3[13].OUTPUTSELECT
sel_ihandler => s_mux3[12].OUTPUTSELECT
sel_ihandler => s_mux3[11].OUTPUTSELECT
sel_ihandler => s_mux3[10].OUTPUTSELECT
sel_ihandler => s_mux3[9].OUTPUTSELECT
sel_ihandler => s_mux3[8].OUTPUTSELECT
sel_ihandler => s_mux3[7].OUTPUTSELECT
sel_ihandler => s_mux3[6].OUTPUTSELECT
sel_ihandler => s_mux3[5].OUTPUTSELECT
sel_ihandler => s_mux3[4].OUTPUTSELECT
sel_ihandler => s_mux3[3].OUTPUTSELECT
sel_ihandler => s_mux3[2].OUTPUTSELECT
sel_ihandler => s_mux3[1].OUTPUTSELECT
sel_ihandler => s_mux3[0].OUTPUTSELECT
add_imm => s_mux1[15].OUTPUTSELECT
add_imm => s_mux1[14].OUTPUTSELECT
add_imm => s_mux1[13].OUTPUTSELECT
add_imm => s_mux1[12].OUTPUTSELECT
add_imm => s_mux1[11].OUTPUTSELECT
add_imm => s_mux1[10].OUTPUTSELECT
add_imm => s_mux1[9].OUTPUTSELECT
add_imm => s_mux1[8].OUTPUTSELECT
add_imm => s_mux1[7].OUTPUTSELECT
add_imm => s_mux1[6].OUTPUTSELECT
add_imm => s_mux1[5].OUTPUTSELECT
add_imm => s_mux1[4].OUTPUTSELECT
add_imm => s_mux1[3].OUTPUTSELECT
add_imm => s_mux1[2].OUTPUTSELECT
add_imm => s_mux1[1].OUTPUTSELECT
add_imm => s_mux1[0].OUTPUTSELECT
imm[0] => s_mux1[0].DATAB
imm[0] => s_mux3.DATAA
imm[1] => s_mux1[1].DATAB
imm[1] => s_mux3.DATAA
imm[2] => s_mux1[2].DATAB
imm[2] => s_mux3.DATAA
imm[3] => s_mux1[3].DATAB
imm[3] => s_mux3.DATAA
imm[4] => s_mux1[4].DATAB
imm[4] => s_mux3.DATAA
imm[5] => s_mux1[5].DATAB
imm[5] => s_mux3.DATAA
imm[6] => s_mux1[6].DATAB
imm[6] => s_mux3.DATAA
imm[7] => s_mux1[7].DATAB
imm[7] => s_mux3.DATAA
imm[8] => s_mux1[8].DATAB
imm[8] => s_mux3.DATAA
imm[9] => s_mux1[9].DATAB
imm[9] => s_mux3.DATAA
imm[10] => s_mux1[10].DATAB
imm[10] => s_mux3.DATAA
imm[11] => s_mux1[11].DATAB
imm[11] => s_mux3.DATAA
imm[12] => s_mux1[12].DATAB
imm[12] => s_mux3.DATAA
imm[13] => s_mux1[13].DATAB
imm[13] => s_mux3.DATAA
imm[14] => s_mux1[14].DATAB
imm[15] => s_mux1[15].DATAB
a[0] => s_mux3.DATAB
a[1] => s_mux3.DATAB
a[2] => s_mux3.DATAB
a[3] => s_mux3.DATAB
a[4] => s_mux3.DATAB
a[5] => s_mux3.DATAB
a[6] => s_mux3.DATAB
a[7] => s_mux3.DATAB
a[8] => s_mux3.DATAB
a[9] => s_mux3.DATAB
a[10] => s_mux3.DATAB
a[11] => s_mux3.DATAB
a[12] => s_mux3.DATAB
a[13] => s_mux3.DATAB
a[14] => s_mux3.DATAB
a[15] => s_mux3.DATAB
addr[0] <= s_currentstate[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= s_currentstate[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= s_currentstate[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= s_currentstate[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= s_currentstate[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= s_currentstate[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= s_currentstate[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= s_currentstate[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= s_currentstate[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= s_currentstate[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= s_currentstate[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= s_currentstate[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= s_currentstate[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= s_currentstate[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= s_currentstate[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= s_currentstate[15].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= <GND>
addr[17] <= <GND>
addr[18] <= <GND>
addr[19] <= <GND>
addr[20] <= <GND>
addr[21] <= <GND>
addr[22] <= <GND>
addr[23] <= <GND>
addr[24] <= <GND>
addr[25] <= <GND>
addr[26] <= <GND>
addr[27] <= <GND>
addr[28] <= <GND>
addr[29] <= <GND>
addr[30] <= <GND>
addr[31] <= <GND>


|GECKO|CPU:cpu_0|mux2x16:mux_addr
i0[0] => ~NO_FANOUT~
i0[1] => ~NO_FANOUT~
i0[2] => ~NO_FANOUT~
i0[3] => ~NO_FANOUT~
i0[4] => ~NO_FANOUT~
i0[5] => ~NO_FANOUT~
i0[6] => ~NO_FANOUT~
i0[7] => ~NO_FANOUT~
i0[8] => ~NO_FANOUT~
i0[9] => ~NO_FANOUT~
i0[10] => ~NO_FANOUT~
i0[11] => ~NO_FANOUT~
i0[12] => ~NO_FANOUT~
i0[13] => ~NO_FANOUT~
i0[14] => ~NO_FANOUT~
i0[15] => ~NO_FANOUT~
i1[0] => ~NO_FANOUT~
i1[1] => ~NO_FANOUT~
i1[2] => ~NO_FANOUT~
i1[3] => ~NO_FANOUT~
i1[4] => ~NO_FANOUT~
i1[5] => ~NO_FANOUT~
i1[6] => ~NO_FANOUT~
i1[7] => ~NO_FANOUT~
i1[8] => ~NO_FANOUT~
i1[9] => ~NO_FANOUT~
i1[10] => ~NO_FANOUT~
i1[11] => ~NO_FANOUT~
i1[12] => ~NO_FANOUT~
i1[13] => ~NO_FANOUT~
i1[14] => ~NO_FANOUT~
i1[15] => ~NO_FANOUT~
sel => ~NO_FANOUT~
o[0] <= <GND>
o[1] <= <GND>
o[2] <= <GND>
o[3] <= <GND>
o[4] <= <GND>
o[5] <= <GND>
o[6] <= <GND>
o[7] <= <GND>
o[8] <= <GND>
o[9] <= <GND>
o[10] <= <GND>
o[11] <= <GND>
o[12] <= <GND>
o[13] <= <GND>
o[14] <= <GND>
o[15] <= <GND>


|GECKO|timer:inst
clk => latency_read.CLK
clk => latency_cs.CLK
clk => latency_address[0].CLK
clk => latency_address[1].CLK
clk => r_counter[0].CLK
clk => r_counter[1].CLK
clk => r_counter[2].CLK
clk => r_counter[3].CLK
clk => r_counter[4].CLK
clk => r_counter[5].CLK
clk => r_counter[6].CLK
clk => r_counter[7].CLK
clk => r_counter[8].CLK
clk => r_counter[9].CLK
clk => r_counter[10].CLK
clk => r_counter[11].CLK
clk => r_counter[12].CLK
clk => r_counter[13].CLK
clk => r_counter[14].CLK
clk => r_counter[15].CLK
clk => r_counter[16].CLK
clk => r_counter[17].CLK
clk => r_counter[18].CLK
clk => r_counter[19].CLK
clk => r_counter[20].CLK
clk => r_counter[21].CLK
clk => r_counter[22].CLK
clk => r_counter[23].CLK
clk => r_counter[24].CLK
clk => r_counter[25].CLK
clk => r_counter[26].CLK
clk => r_counter[27].CLK
clk => r_counter[28].CLK
clk => r_counter[29].CLK
clk => r_counter[30].CLK
clk => r_counter[31].CLK
clk => r_control[0].CLK
clk => r_control[1].CLK
clk => r_status[0].CLK
clk => r_status[1].CLK
clk => r_period[0].CLK
clk => r_period[1].CLK
clk => r_period[2].CLK
clk => r_period[3].CLK
clk => r_period[4].CLK
clk => r_period[5].CLK
clk => r_period[6].CLK
clk => r_period[7].CLK
clk => r_period[8].CLK
clk => r_period[9].CLK
clk => r_period[10].CLK
clk => r_period[11].CLK
clk => r_period[12].CLK
clk => r_period[13].CLK
clk => r_period[14].CLK
clk => r_period[15].CLK
clk => r_period[16].CLK
clk => r_period[17].CLK
clk => r_period[18].CLK
clk => r_period[19].CLK
clk => r_period[20].CLK
clk => r_period[21].CLK
clk => r_period[22].CLK
clk => r_period[23].CLK
clk => r_period[24].CLK
clk => r_period[25].CLK
clk => r_period[26].CLK
clk => r_period[27].CLK
clk => r_period[28].CLK
clk => r_period[29].CLK
clk => r_period[30].CLK
clk => r_period[31].CLK
reset_n => r_counter[0].ACLR
reset_n => r_counter[1].ACLR
reset_n => r_counter[2].ACLR
reset_n => r_counter[3].ACLR
reset_n => r_counter[4].ACLR
reset_n => r_counter[5].ACLR
reset_n => r_counter[6].ACLR
reset_n => r_counter[7].ACLR
reset_n => r_counter[8].ACLR
reset_n => r_counter[9].ACLR
reset_n => r_counter[10].ACLR
reset_n => r_counter[11].ACLR
reset_n => r_counter[12].ACLR
reset_n => r_counter[13].ACLR
reset_n => r_counter[14].ACLR
reset_n => r_counter[15].ACLR
reset_n => r_counter[16].ACLR
reset_n => r_counter[17].ACLR
reset_n => r_counter[18].ACLR
reset_n => r_counter[19].ACLR
reset_n => r_counter[20].ACLR
reset_n => r_counter[21].ACLR
reset_n => r_counter[22].ACLR
reset_n => r_counter[23].ACLR
reset_n => r_counter[24].ACLR
reset_n => r_counter[25].ACLR
reset_n => r_counter[26].ACLR
reset_n => r_counter[27].ACLR
reset_n => r_counter[28].ACLR
reset_n => r_counter[29].ACLR
reset_n => r_counter[30].ACLR
reset_n => r_counter[31].ACLR
reset_n => r_control[0].ACLR
reset_n => r_control[1].ACLR
reset_n => r_status[0].ACLR
reset_n => r_status[1].ACLR
reset_n => r_period[0].ACLR
reset_n => r_period[1].ACLR
reset_n => r_period[2].ACLR
reset_n => r_period[3].ACLR
reset_n => r_period[4].ACLR
reset_n => r_period[5].ACLR
reset_n => r_period[6].ACLR
reset_n => r_period[7].ACLR
reset_n => r_period[8].ACLR
reset_n => r_period[9].ACLR
reset_n => r_period[10].ACLR
reset_n => r_period[11].ACLR
reset_n => r_period[12].ACLR
reset_n => r_period[13].ACLR
reset_n => r_period[14].ACLR
reset_n => r_period[15].ACLR
reset_n => r_period[16].ACLR
reset_n => r_period[17].ACLR
reset_n => r_period[18].ACLR
reset_n => r_period[19].ACLR
reset_n => r_period[20].ACLR
reset_n => r_period[21].ACLR
reset_n => r_period[22].ACLR
reset_n => r_period[23].ACLR
reset_n => r_period[24].ACLR
reset_n => r_period[25].ACLR
reset_n => r_period[26].ACLR
reset_n => r_period[27].ACLR
reset_n => r_period[28].ACLR
reset_n => r_period[29].ACLR
reset_n => r_period[30].ACLR
reset_n => r_period[31].ACLR
cs => s_writeEn.IN0
cs => latency_cs.DATAIN
read => latency_read.DATAIN
write => s_writeEn.IN1
address[0] => Mux0.IN3
address[0] => Mux1.IN2
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[0] => Mux8.IN1
address[0] => Mux9.IN1
address[0] => Mux10.IN1
address[0] => Mux11.IN1
address[0] => Mux12.IN1
address[0] => Mux13.IN1
address[0] => Mux14.IN1
address[0] => Mux15.IN1
address[0] => Mux16.IN1
address[0] => Mux17.IN1
address[0] => Mux18.IN1
address[0] => Mux19.IN1
address[0] => Mux20.IN1
address[0] => Mux21.IN1
address[0] => Mux22.IN1
address[0] => Mux23.IN1
address[0] => Mux24.IN1
address[0] => Mux25.IN1
address[0] => Mux26.IN1
address[0] => Mux27.IN1
address[0] => Mux28.IN1
address[0] => Mux29.IN1
address[0] => Mux30.IN1
address[0] => Mux31.IN1
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Mux64.IN1
address[0] => Mux65.IN1
address[0] => Mux66.IN1
address[0] => Mux67.IN1
address[0] => latency_address[0].DATAIN
address[1] => Mux0.IN2
address[1] => Mux1.IN1
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
address[1] => Mux8.IN0
address[1] => Mux9.IN0
address[1] => Mux10.IN0
address[1] => Mux11.IN0
address[1] => Mux12.IN0
address[1] => Mux13.IN0
address[1] => Mux14.IN0
address[1] => Mux15.IN0
address[1] => Mux16.IN0
address[1] => Mux17.IN0
address[1] => Mux18.IN0
address[1] => Mux19.IN0
address[1] => Mux20.IN0
address[1] => Mux21.IN0
address[1] => Mux22.IN0
address[1] => Mux23.IN0
address[1] => Mux24.IN0
address[1] => Mux25.IN0
address[1] => Mux26.IN0
address[1] => Mux27.IN0
address[1] => Mux28.IN0
address[1] => Mux29.IN0
address[1] => Mux30.IN0
address[1] => Mux31.IN0
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Mux64.IN0
address[1] => Mux65.IN0
address[1] => Mux66.IN0
address[1] => Mux67.IN0
address[1] => latency_address[1].DATAIN
wrdata[0] => r_status.IN1
wrdata[0] => Mux3.IN2
wrdata[0] => Mux35.IN2
wrdata[0] => Mux67.IN2
wrdata[1] => Mux2.IN2
wrdata[1] => Mux34.IN2
wrdata[1] => Mux66.IN2
wrdata[2] => Mux33.IN2
wrdata[2] => Mux65.IN2
wrdata[3] => Mux32.IN2
wrdata[3] => Mux64.IN2
wrdata[3] => Mux0.IN1
wrdata[4] => Mux31.IN2
wrdata[4] => Mux63.IN2
wrdata[5] => Mux30.IN2
wrdata[5] => Mux62.IN2
wrdata[6] => Mux29.IN2
wrdata[6] => Mux61.IN2
wrdata[7] => Mux28.IN2
wrdata[7] => Mux60.IN2
wrdata[8] => Mux27.IN2
wrdata[8] => Mux59.IN2
wrdata[9] => Mux26.IN2
wrdata[9] => Mux58.IN2
wrdata[10] => Mux25.IN2
wrdata[10] => Mux57.IN2
wrdata[11] => Mux24.IN2
wrdata[11] => Mux56.IN2
wrdata[12] => Mux23.IN2
wrdata[12] => Mux55.IN2
wrdata[13] => Mux22.IN2
wrdata[13] => Mux54.IN2
wrdata[14] => Mux21.IN2
wrdata[14] => Mux53.IN2
wrdata[15] => Mux20.IN2
wrdata[15] => Mux52.IN2
wrdata[16] => Mux19.IN2
wrdata[16] => Mux51.IN2
wrdata[17] => Mux18.IN2
wrdata[17] => Mux50.IN2
wrdata[18] => Mux17.IN2
wrdata[18] => Mux49.IN2
wrdata[19] => Mux16.IN2
wrdata[19] => Mux48.IN2
wrdata[20] => Mux15.IN2
wrdata[20] => Mux47.IN2
wrdata[21] => Mux14.IN2
wrdata[21] => Mux46.IN2
wrdata[22] => Mux13.IN2
wrdata[22] => Mux45.IN2
wrdata[23] => Mux12.IN2
wrdata[23] => Mux44.IN2
wrdata[24] => Mux11.IN2
wrdata[24] => Mux43.IN2
wrdata[25] => Mux10.IN2
wrdata[25] => Mux42.IN2
wrdata[26] => Mux9.IN2
wrdata[26] => Mux41.IN2
wrdata[27] => Mux8.IN2
wrdata[27] => Mux40.IN2
wrdata[28] => Mux7.IN2
wrdata[28] => Mux39.IN2
wrdata[29] => Mux6.IN2
wrdata[29] => Mux38.IN2
wrdata[30] => Mux5.IN2
wrdata[30] => Mux37.IN2
wrdata[31] => Mux4.IN2
wrdata[31] => Mux36.IN2
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|ButToNs:buttons_0
cLK => id_s_f5b448d_3114b5af_e[0].CLK
cLK => id_s_f5b448d_3114b5af_e[1].CLK
cLK => id_s_f5b448d_3114b5af_e[2].CLK
cLK => id_s_f5b448d_3114b5af_e[3].CLK
cLK => Id_s_11620271_366f279f_e[0].CLK
cLK => Id_s_11620271_366f279f_e[1].CLK
cLK => Id_s_11620271_366f279f_e[2].CLK
cLK => Id_s_11620271_366f279f_e[3].CLK
cLK => ID_s_794a101E_70C23669_e.CLK
cLK => iD_s_30ea5bc8_2EAf8ed6_E.CLK
RESeT_N => Id_s_11620271_366f279f_e[0].PRESET
RESeT_N => Id_s_11620271_366f279f_e[1].PRESET
RESeT_N => Id_s_11620271_366f279f_e[2].PRESET
RESeT_N => Id_s_11620271_366f279f_e[3].PRESET
RESeT_N => ID_s_794a101E_70C23669_e.ACLR
RESeT_N => iD_s_30ea5bc8_2EAf8ed6_E.ACLR
RESeT_N => id_s_f5b448d_3114b5af_e[0].ACLR
RESeT_N => id_s_f5b448d_3114b5af_e[1].ACLR
RESeT_N => id_s_f5b448d_3114b5af_e[2].ACLR
RESeT_N => id_s_f5b448d_3114b5af_e[3].ACLR
cs => ID_s_794a101E_70C23669_e.IN0
cs => process_2.IN0
ReAd => ID_s_794a101E_70C23669_e.IN1
WRItE => process_2.IN1
aDDresS => id_s_f5b448d_3114b5af_e.OUTPUTSELECT
aDDresS => id_s_f5b448d_3114b5af_e.OUTPUTSELECT
aDDresS => id_s_f5b448d_3114b5af_e.OUTPUTSELECT
aDDresS => id_s_f5b448d_3114b5af_e.OUTPUTSELECT
aDDresS => iD_s_30ea5bc8_2EAf8ed6_E.DATAIN
WRData[0] => ~NO_FANOUT~
WRData[1] => ~NO_FANOUT~
WRData[2] => ~NO_FANOUT~
WRData[3] => ~NO_FANOUT~
WRData[4] => ~NO_FANOUT~
WRData[5] => ~NO_FANOUT~
WRData[6] => ~NO_FANOUT~
WRData[7] => ~NO_FANOUT~
WRData[8] => ~NO_FANOUT~
WRData[9] => ~NO_FANOUT~
WRData[10] => ~NO_FANOUT~
WRData[11] => ~NO_FANOUT~
WRData[12] => ~NO_FANOUT~
WRData[13] => ~NO_FANOUT~
WRData[14] => ~NO_FANOUT~
WRData[15] => ~NO_FANOUT~
WRData[16] => ~NO_FANOUT~
WRData[17] => ~NO_FANOUT~
WRData[18] => ~NO_FANOUT~
WRData[19] => ~NO_FANOUT~
WRData[20] => ~NO_FANOUT~
WRData[21] => ~NO_FANOUT~
WRData[22] => ~NO_FANOUT~
WRData[23] => ~NO_FANOUT~
WRData[24] => ~NO_FANOUT~
WRData[25] => ~NO_FANOUT~
WRData[26] => ~NO_FANOUT~
WRData[27] => ~NO_FANOUT~
WRData[28] => ~NO_FANOUT~
WRData[29] => ~NO_FANOUT~
WRData[30] => ~NO_FANOUT~
WRData[31] => ~NO_FANOUT~
BUTToNS[0] => RdDaTa.DATAB
BUTToNS[0] => Id_s_11620271_366f279f_e[0].DATAIN
BUTToNS[0] => id_s_f5b448d_3114b5af_e.IN1
BUTToNS[1] => RdDaTa.DATAB
BUTToNS[1] => Id_s_11620271_366f279f_e[1].DATAIN
BUTToNS[1] => id_s_f5b448d_3114b5af_e.IN1
BUTToNS[2] => RdDaTa.DATAB
BUTToNS[2] => Id_s_11620271_366f279f_e[2].DATAIN
BUTToNS[2] => id_s_f5b448d_3114b5af_e.IN1
BUTToNS[3] => RdDaTa.DATAB
BUTToNS[3] => Id_s_11620271_366f279f_e[3].DATAIN
BUTToNS[3] => id_s_f5b448d_3114b5af_e.IN1
iRq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[0] <= RdDaTa[0].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[1] <= RdDaTa[1].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[2] <= RdDaTa[2].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[3] <= RdDaTa[3].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[4] <= RdDaTa[4].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[5] <= RdDaTa[5].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[6] <= RdDaTa[6].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[7] <= RdDaTa[7].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[8] <= RdDaTa[8].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[9] <= RdDaTa[9].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[10] <= RdDaTa[10].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[11] <= RdDaTa[11].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[12] <= RdDaTa[12].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[13] <= RdDaTa[13].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[14] <= RdDaTa[14].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[15] <= RdDaTa[15].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[16] <= RdDaTa[16].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[17] <= RdDaTa[17].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[18] <= RdDaTa[18].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[19] <= RdDaTa[19].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[20] <= RdDaTa[20].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[21] <= RdDaTa[21].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[22] <= RdDaTa[22].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[23] <= RdDaTa[23].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[24] <= RdDaTa[24].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[25] <= RdDaTa[25].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[26] <= RdDaTa[26].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[27] <= RdDaTa[27].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[28] <= RdDaTa[28].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[29] <= RdDaTa[29].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[30] <= RdDaTa[30].DB_MAX_OUTPUT_PORT_TYPE
RdDaTa[31] <= RdDaTa[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|ROM:rom_0
clk => iD_S_b88a693_7e3412F0_e:ROM_inst.iD_S_B88665F_7e7082e6_e
cs => iD_S_b88a693_7e3412F0_e:ROM_inst.Id_S_59777b_7FFCe7eC_E
read => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_c89sdnc7u_sda09scah_E
address[0] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[0]
address[1] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[1]
address[2] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[2]
address[3] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[3]
address[4] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[4]
address[5] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[5]
address[6] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[6]
address[7] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[7]
address[8] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[8]
address[9] => iD_S_b88a693_7e3412F0_e:ROM_inst.id_s_daf34r31df1d_0y8wefh80_E[9]
rddata[0] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[0]
rddata[1] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[1]
rddata[2] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[2]
rddata[3] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[3]
rddata[4] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[4]
rddata[5] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[5]
rddata[6] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[6]
rddata[7] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[7]
rddata[8] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[8]
rddata[9] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[9]
rddata[10] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[10]
rddata[11] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[11]
rddata[12] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[12]
rddata[13] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[13]
rddata[14] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[14]
rddata[15] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[15]
rddata[16] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[16]
rddata[17] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[17]
rddata[18] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[18]
rddata[19] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[19]
rddata[20] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[20]
rddata[21] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[21]
rddata[22] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[22]
rddata[23] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[23]
rddata[24] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[24]
rddata[25] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[25]
rddata[26] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[26]
rddata[27] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[27]
rddata[28] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[28]
rddata[29] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[29]
rddata[30] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[30]
rddata[31] <= iD_S_b88a693_7e3412F0_e:ROM_inst.ID_S_191530b5_24e2B0Bf_E[31]


|GECKO|ROM:rom_0|iD_S_b88a693_7e3412F0_e:ROM_inst
iD_S_B88665F_7e7082e6_e => ROM_Block:iD_s_30739CAe_5A20DAf5_E.clOCK
iD_S_B88665F_7e7082e6_e => Id_S_294e5c0d_762308e6_E.CLK
Id_S_59777b_7FFCe7eC_E => Id_S_294e5c0d_762308e6_E.IN0
id_s_c89sdnc7u_sda09scah_E => Id_S_294e5c0d_762308e6_E.IN1
id_s_daf34r31df1d_0y8wefh80_E[0] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[0]
id_s_daf34r31df1d_0y8wefh80_E[1] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[1]
id_s_daf34r31df1d_0y8wefh80_E[2] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[2]
id_s_daf34r31df1d_0y8wefh80_E[3] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[3]
id_s_daf34r31df1d_0y8wefh80_E[4] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[4]
id_s_daf34r31df1d_0y8wefh80_E[5] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[5]
id_s_daf34r31df1d_0y8wefh80_E[6] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[6]
id_s_daf34r31df1d_0y8wefh80_E[7] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[7]
id_s_daf34r31df1d_0y8wefh80_E[8] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[8]
id_s_daf34r31df1d_0y8wefh80_E[9] => ROM_Block:iD_s_30739CAe_5A20DAf5_E.address[9]
ID_S_191530b5_24e2B0Bf_E[0] <= ID_S_191530b5_24e2B0Bf_E[0].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[1] <= ID_S_191530b5_24e2B0Bf_E[1].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[2] <= ID_S_191530b5_24e2B0Bf_E[2].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[3] <= ID_S_191530b5_24e2B0Bf_E[3].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[4] <= ID_S_191530b5_24e2B0Bf_E[4].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[5] <= ID_S_191530b5_24e2B0Bf_E[5].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[6] <= ID_S_191530b5_24e2B0Bf_E[6].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[7] <= ID_S_191530b5_24e2B0Bf_E[7].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[8] <= ID_S_191530b5_24e2B0Bf_E[8].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[9] <= ID_S_191530b5_24e2B0Bf_E[9].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[10] <= ID_S_191530b5_24e2B0Bf_E[10].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[11] <= ID_S_191530b5_24e2B0Bf_E[11].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[12] <= ID_S_191530b5_24e2B0Bf_E[12].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[13] <= ID_S_191530b5_24e2B0Bf_E[13].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[14] <= ID_S_191530b5_24e2B0Bf_E[14].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[15] <= ID_S_191530b5_24e2B0Bf_E[15].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[16] <= ID_S_191530b5_24e2B0Bf_E[16].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[17] <= ID_S_191530b5_24e2B0Bf_E[17].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[18] <= ID_S_191530b5_24e2B0Bf_E[18].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[19] <= ID_S_191530b5_24e2B0Bf_E[19].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[20] <= ID_S_191530b5_24e2B0Bf_E[20].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[21] <= ID_S_191530b5_24e2B0Bf_E[21].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[22] <= ID_S_191530b5_24e2B0Bf_E[22].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[23] <= ID_S_191530b5_24e2B0Bf_E[23].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[24] <= ID_S_191530b5_24e2B0Bf_E[24].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[25] <= ID_S_191530b5_24e2B0Bf_E[25].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[26] <= ID_S_191530b5_24e2B0Bf_E[26].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[27] <= ID_S_191530b5_24e2B0Bf_E[27].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[28] <= ID_S_191530b5_24e2B0Bf_E[28].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[29] <= ID_S_191530b5_24e2B0Bf_E[29].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[30] <= ID_S_191530b5_24e2B0Bf_E[30].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530b5_24e2B0Bf_E[31] <= ID_S_191530b5_24e2B0Bf_E[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|ROM:rom_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|GECKO|ROM:rom_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rna1:auto_generated.address_a[0]
address_a[1] => altsyncram_rna1:auto_generated.address_a[1]
address_a[2] => altsyncram_rna1:auto_generated.address_a[2]
address_a[3] => altsyncram_rna1:auto_generated.address_a[3]
address_a[4] => altsyncram_rna1:auto_generated.address_a[4]
address_a[5] => altsyncram_rna1:auto_generated.address_a[5]
address_a[6] => altsyncram_rna1:auto_generated.address_a[6]
address_a[7] => altsyncram_rna1:auto_generated.address_a[7]
address_a[8] => altsyncram_rna1:auto_generated.address_a[8]
address_a[9] => altsyncram_rna1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rna1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rna1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rna1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rna1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rna1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rna1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rna1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rna1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rna1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rna1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rna1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rna1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rna1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rna1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rna1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rna1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rna1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rna1:auto_generated.q_a[16]
q_a[17] <= altsyncram_rna1:auto_generated.q_a[17]
q_a[18] <= altsyncram_rna1:auto_generated.q_a[18]
q_a[19] <= altsyncram_rna1:auto_generated.q_a[19]
q_a[20] <= altsyncram_rna1:auto_generated.q_a[20]
q_a[21] <= altsyncram_rna1:auto_generated.q_a[21]
q_a[22] <= altsyncram_rna1:auto_generated.q_a[22]
q_a[23] <= altsyncram_rna1:auto_generated.q_a[23]
q_a[24] <= altsyncram_rna1:auto_generated.q_a[24]
q_a[25] <= altsyncram_rna1:auto_generated.q_a[25]
q_a[26] <= altsyncram_rna1:auto_generated.q_a[26]
q_a[27] <= altsyncram_rna1:auto_generated.q_a[27]
q_a[28] <= altsyncram_rna1:auto_generated.q_a[28]
q_a[29] <= altsyncram_rna1:auto_generated.q_a[29]
q_a[30] <= altsyncram_rna1:auto_generated.q_a[30]
q_a[31] <= altsyncram_rna1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GECKO|ROM:rom_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|GECKO|RAM:ram_0
clk => iD_s_B88A4C5_7e3415fF_E:ram_inst.id_s_b88665f_7e7082e6_E
cs => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_59777b_7ffcE7Ec_E
read => iD_s_B88A4C5_7e3415fF_E:ram_inst.id_s_16sgdbnv7_2c8dh7vjdo_E
write => iD_s_B88A4C5_7e3415fF_E:ram_inst.id_s_c89sdnc7u_sda09scah_E
address[0] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[0]
address[1] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[1]
address[2] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[2]
address[3] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[3]
address[4] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[4]
address[5] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[5]
address[6] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[6]
address[7] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[7]
address[8] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[8]
address[9] => iD_s_B88A4C5_7e3415fF_E:ram_inst.iD_S_1F2653EB_6eC5B6Be_E[9]
wrdata[0] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[0]
wrdata[1] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[1]
wrdata[2] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[2]
wrdata[3] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[3]
wrdata[4] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[4]
wrdata[5] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[5]
wrdata[6] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[6]
wrdata[7] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[7]
wrdata[8] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[8]
wrdata[9] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[9]
wrdata[10] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[10]
wrdata[11] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[11]
wrdata[12] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[12]
wrdata[13] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[13]
wrdata[14] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[14]
wrdata[15] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[15]
wrdata[16] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[16]
wrdata[17] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[17]
wrdata[18] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[18]
wrdata[19] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[19]
wrdata[20] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[20]
wrdata[21] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[21]
wrdata[22] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[22]
wrdata[23] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[23]
wrdata[24] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[24]
wrdata[25] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[25]
wrdata[26] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[26]
wrdata[27] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[27]
wrdata[28] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[28]
wrdata[29] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[29]
wrdata[30] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[30]
wrdata[31] => iD_s_B88A4C5_7e3415fF_E:ram_inst.Id_S_25Bc52e8_112eF888_e[31]
rddata[0] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[0]
rddata[1] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[1]
rddata[2] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[2]
rddata[3] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[3]
rddata[4] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[4]
rddata[5] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[5]
rddata[6] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[6]
rddata[7] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[7]
rddata[8] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[8]
rddata[9] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[9]
rddata[10] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[10]
rddata[11] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[11]
rddata[12] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[12]
rddata[13] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[13]
rddata[14] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[14]
rddata[15] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[15]
rddata[16] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[16]
rddata[17] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[17]
rddata[18] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[18]
rddata[19] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[19]
rddata[20] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[20]
rddata[21] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[21]
rddata[22] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[22]
rddata[23] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[23]
rddata[24] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[24]
rddata[25] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[25]
rddata[26] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[26]
rddata[27] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[27]
rddata[28] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[28]
rddata[29] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[29]
rddata[30] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[30]
rddata[31] <= iD_s_B88A4C5_7e3415fF_E:ram_inst.ID_S_191530B5_24e2b0bf_e[31]


|GECKO|RAM:ram_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~42.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~0.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~1.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~2.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~3.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~4.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~5.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~6.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~7.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~8.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~9.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~10.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~11.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~12.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~13.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~14.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~15.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~16.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~17.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~18.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~19.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~20.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~21.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~22.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~23.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~24.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~25.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~26.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~27.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~28.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~29.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~30.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~31.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~32.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~33.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~34.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~35.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~36.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~37.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~38.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~39.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~40.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e~41.CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[0].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[1].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[2].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[3].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[4].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[5].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[6].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[7].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[8].CLK
id_s_b88665f_7e7082e6_E => ID_S_cC3eE48_281C1fb9_E[9].CLK
id_s_b88665f_7e7082e6_E => Id_S_6f8bcBE_62E8365d_e.CLK
id_s_b88665f_7e7082e6_E => Id_S_B889004_7e48Ff67_e.CLK0
iD_S_59777b_7ffcE7Ec_E => Id_S_6f8bcBE_62E8365d_e.IN0
iD_S_59777b_7ffcE7Ec_E => process_2.IN0
id_s_16sgdbnv7_2c8dh7vjdo_E => Id_S_6f8bcBE_62E8365d_e.IN1
id_s_c89sdnc7u_sda09scah_E => process_2.IN1
iD_S_1F2653EB_6eC5B6Be_E[0] => Id_S_B889004_7e48Ff67_e~9.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[0] => ID_S_cC3eE48_281C1fb9_E[0].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[0] => Id_S_B889004_7e48Ff67_e.WADDR
iD_S_1F2653EB_6eC5B6Be_E[1] => Id_S_B889004_7e48Ff67_e~8.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[1] => ID_S_cC3eE48_281C1fb9_E[1].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[1] => Id_S_B889004_7e48Ff67_e.WADDR1
iD_S_1F2653EB_6eC5B6Be_E[2] => Id_S_B889004_7e48Ff67_e~7.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[2] => ID_S_cC3eE48_281C1fb9_E[2].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[2] => Id_S_B889004_7e48Ff67_e.WADDR2
iD_S_1F2653EB_6eC5B6Be_E[3] => Id_S_B889004_7e48Ff67_e~6.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[3] => ID_S_cC3eE48_281C1fb9_E[3].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[3] => Id_S_B889004_7e48Ff67_e.WADDR3
iD_S_1F2653EB_6eC5B6Be_E[4] => Id_S_B889004_7e48Ff67_e~5.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[4] => ID_S_cC3eE48_281C1fb9_E[4].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[4] => Id_S_B889004_7e48Ff67_e.WADDR4
iD_S_1F2653EB_6eC5B6Be_E[5] => Id_S_B889004_7e48Ff67_e~4.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[5] => ID_S_cC3eE48_281C1fb9_E[5].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[5] => Id_S_B889004_7e48Ff67_e.WADDR5
iD_S_1F2653EB_6eC5B6Be_E[6] => Id_S_B889004_7e48Ff67_e~3.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[6] => ID_S_cC3eE48_281C1fb9_E[6].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[6] => Id_S_B889004_7e48Ff67_e.WADDR6
iD_S_1F2653EB_6eC5B6Be_E[7] => Id_S_B889004_7e48Ff67_e~2.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[7] => ID_S_cC3eE48_281C1fb9_E[7].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[7] => Id_S_B889004_7e48Ff67_e.WADDR7
iD_S_1F2653EB_6eC5B6Be_E[8] => Id_S_B889004_7e48Ff67_e~1.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[8] => ID_S_cC3eE48_281C1fb9_E[8].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[8] => Id_S_B889004_7e48Ff67_e.WADDR8
iD_S_1F2653EB_6eC5B6Be_E[9] => Id_S_B889004_7e48Ff67_e~0.DATAIN
iD_S_1F2653EB_6eC5B6Be_E[9] => ID_S_cC3eE48_281C1fb9_E[9].DATAIN
iD_S_1F2653EB_6eC5B6Be_E[9] => Id_S_B889004_7e48Ff67_e.WADDR9
Id_S_25Bc52e8_112eF888_e[0] => Id_S_B889004_7e48Ff67_e~41.DATAIN
Id_S_25Bc52e8_112eF888_e[0] => Id_S_B889004_7e48Ff67_e.DATAIN
Id_S_25Bc52e8_112eF888_e[1] => Id_S_B889004_7e48Ff67_e~40.DATAIN
Id_S_25Bc52e8_112eF888_e[1] => Id_S_B889004_7e48Ff67_e.DATAIN1
Id_S_25Bc52e8_112eF888_e[2] => Id_S_B889004_7e48Ff67_e~39.DATAIN
Id_S_25Bc52e8_112eF888_e[2] => Id_S_B889004_7e48Ff67_e.DATAIN2
Id_S_25Bc52e8_112eF888_e[3] => Id_S_B889004_7e48Ff67_e~38.DATAIN
Id_S_25Bc52e8_112eF888_e[3] => Id_S_B889004_7e48Ff67_e.DATAIN3
Id_S_25Bc52e8_112eF888_e[4] => Id_S_B889004_7e48Ff67_e~37.DATAIN
Id_S_25Bc52e8_112eF888_e[4] => Id_S_B889004_7e48Ff67_e.DATAIN4
Id_S_25Bc52e8_112eF888_e[5] => Id_S_B889004_7e48Ff67_e~36.DATAIN
Id_S_25Bc52e8_112eF888_e[5] => Id_S_B889004_7e48Ff67_e.DATAIN5
Id_S_25Bc52e8_112eF888_e[6] => Id_S_B889004_7e48Ff67_e~35.DATAIN
Id_S_25Bc52e8_112eF888_e[6] => Id_S_B889004_7e48Ff67_e.DATAIN6
Id_S_25Bc52e8_112eF888_e[7] => Id_S_B889004_7e48Ff67_e~34.DATAIN
Id_S_25Bc52e8_112eF888_e[7] => Id_S_B889004_7e48Ff67_e.DATAIN7
Id_S_25Bc52e8_112eF888_e[8] => Id_S_B889004_7e48Ff67_e~33.DATAIN
Id_S_25Bc52e8_112eF888_e[8] => Id_S_B889004_7e48Ff67_e.DATAIN8
Id_S_25Bc52e8_112eF888_e[9] => Id_S_B889004_7e48Ff67_e~32.DATAIN
Id_S_25Bc52e8_112eF888_e[9] => Id_S_B889004_7e48Ff67_e.DATAIN9
Id_S_25Bc52e8_112eF888_e[10] => Id_S_B889004_7e48Ff67_e~31.DATAIN
Id_S_25Bc52e8_112eF888_e[10] => Id_S_B889004_7e48Ff67_e.DATAIN10
Id_S_25Bc52e8_112eF888_e[11] => Id_S_B889004_7e48Ff67_e~30.DATAIN
Id_S_25Bc52e8_112eF888_e[11] => Id_S_B889004_7e48Ff67_e.DATAIN11
Id_S_25Bc52e8_112eF888_e[12] => Id_S_B889004_7e48Ff67_e~29.DATAIN
Id_S_25Bc52e8_112eF888_e[12] => Id_S_B889004_7e48Ff67_e.DATAIN12
Id_S_25Bc52e8_112eF888_e[13] => Id_S_B889004_7e48Ff67_e~28.DATAIN
Id_S_25Bc52e8_112eF888_e[13] => Id_S_B889004_7e48Ff67_e.DATAIN13
Id_S_25Bc52e8_112eF888_e[14] => Id_S_B889004_7e48Ff67_e~27.DATAIN
Id_S_25Bc52e8_112eF888_e[14] => Id_S_B889004_7e48Ff67_e.DATAIN14
Id_S_25Bc52e8_112eF888_e[15] => Id_S_B889004_7e48Ff67_e~26.DATAIN
Id_S_25Bc52e8_112eF888_e[15] => Id_S_B889004_7e48Ff67_e.DATAIN15
Id_S_25Bc52e8_112eF888_e[16] => Id_S_B889004_7e48Ff67_e~25.DATAIN
Id_S_25Bc52e8_112eF888_e[16] => Id_S_B889004_7e48Ff67_e.DATAIN16
Id_S_25Bc52e8_112eF888_e[17] => Id_S_B889004_7e48Ff67_e~24.DATAIN
Id_S_25Bc52e8_112eF888_e[17] => Id_S_B889004_7e48Ff67_e.DATAIN17
Id_S_25Bc52e8_112eF888_e[18] => Id_S_B889004_7e48Ff67_e~23.DATAIN
Id_S_25Bc52e8_112eF888_e[18] => Id_S_B889004_7e48Ff67_e.DATAIN18
Id_S_25Bc52e8_112eF888_e[19] => Id_S_B889004_7e48Ff67_e~22.DATAIN
Id_S_25Bc52e8_112eF888_e[19] => Id_S_B889004_7e48Ff67_e.DATAIN19
Id_S_25Bc52e8_112eF888_e[20] => Id_S_B889004_7e48Ff67_e~21.DATAIN
Id_S_25Bc52e8_112eF888_e[20] => Id_S_B889004_7e48Ff67_e.DATAIN20
Id_S_25Bc52e8_112eF888_e[21] => Id_S_B889004_7e48Ff67_e~20.DATAIN
Id_S_25Bc52e8_112eF888_e[21] => Id_S_B889004_7e48Ff67_e.DATAIN21
Id_S_25Bc52e8_112eF888_e[22] => Id_S_B889004_7e48Ff67_e~19.DATAIN
Id_S_25Bc52e8_112eF888_e[22] => Id_S_B889004_7e48Ff67_e.DATAIN22
Id_S_25Bc52e8_112eF888_e[23] => Id_S_B889004_7e48Ff67_e~18.DATAIN
Id_S_25Bc52e8_112eF888_e[23] => Id_S_B889004_7e48Ff67_e.DATAIN23
Id_S_25Bc52e8_112eF888_e[24] => Id_S_B889004_7e48Ff67_e~17.DATAIN
Id_S_25Bc52e8_112eF888_e[24] => Id_S_B889004_7e48Ff67_e.DATAIN24
Id_S_25Bc52e8_112eF888_e[25] => Id_S_B889004_7e48Ff67_e~16.DATAIN
Id_S_25Bc52e8_112eF888_e[25] => Id_S_B889004_7e48Ff67_e.DATAIN25
Id_S_25Bc52e8_112eF888_e[26] => Id_S_B889004_7e48Ff67_e~15.DATAIN
Id_S_25Bc52e8_112eF888_e[26] => Id_S_B889004_7e48Ff67_e.DATAIN26
Id_S_25Bc52e8_112eF888_e[27] => Id_S_B889004_7e48Ff67_e~14.DATAIN
Id_S_25Bc52e8_112eF888_e[27] => Id_S_B889004_7e48Ff67_e.DATAIN27
Id_S_25Bc52e8_112eF888_e[28] => Id_S_B889004_7e48Ff67_e~13.DATAIN
Id_S_25Bc52e8_112eF888_e[28] => Id_S_B889004_7e48Ff67_e.DATAIN28
Id_S_25Bc52e8_112eF888_e[29] => Id_S_B889004_7e48Ff67_e~12.DATAIN
Id_S_25Bc52e8_112eF888_e[29] => Id_S_B889004_7e48Ff67_e.DATAIN29
Id_S_25Bc52e8_112eF888_e[30] => Id_S_B889004_7e48Ff67_e~11.DATAIN
Id_S_25Bc52e8_112eF888_e[30] => Id_S_B889004_7e48Ff67_e.DATAIN30
Id_S_25Bc52e8_112eF888_e[31] => Id_S_B889004_7e48Ff67_e~10.DATAIN
Id_S_25Bc52e8_112eF888_e[31] => Id_S_B889004_7e48Ff67_e.DATAIN31
ID_S_191530B5_24e2b0bf_e[0] <= ID_S_191530B5_24e2b0bf_e[0].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[1] <= ID_S_191530B5_24e2b0bf_e[1].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[2] <= ID_S_191530B5_24e2b0bf_e[2].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[3] <= ID_S_191530B5_24e2b0bf_e[3].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[4] <= ID_S_191530B5_24e2b0bf_e[4].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[5] <= ID_S_191530B5_24e2b0bf_e[5].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[6] <= ID_S_191530B5_24e2b0bf_e[6].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[7] <= ID_S_191530B5_24e2b0bf_e[7].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[8] <= ID_S_191530B5_24e2b0bf_e[8].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[9] <= ID_S_191530B5_24e2b0bf_e[9].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[10] <= ID_S_191530B5_24e2b0bf_e[10].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[11] <= ID_S_191530B5_24e2b0bf_e[11].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[12] <= ID_S_191530B5_24e2b0bf_e[12].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[13] <= ID_S_191530B5_24e2b0bf_e[13].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[14] <= ID_S_191530B5_24e2b0bf_e[14].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[15] <= ID_S_191530B5_24e2b0bf_e[15].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[16] <= ID_S_191530B5_24e2b0bf_e[16].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[17] <= ID_S_191530B5_24e2b0bf_e[17].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[18] <= ID_S_191530B5_24e2b0bf_e[18].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[19] <= ID_S_191530B5_24e2b0bf_e[19].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[20] <= ID_S_191530B5_24e2b0bf_e[20].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[21] <= ID_S_191530B5_24e2b0bf_e[21].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[22] <= ID_S_191530B5_24e2b0bf_e[22].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[23] <= ID_S_191530B5_24e2b0bf_e[23].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[24] <= ID_S_191530B5_24e2b0bf_e[24].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[25] <= ID_S_191530B5_24e2b0bf_e[25].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[26] <= ID_S_191530B5_24e2b0bf_e[26].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[27] <= ID_S_191530B5_24e2b0bf_e[27].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[28] <= ID_S_191530B5_24e2b0bf_e[28].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[29] <= ID_S_191530B5_24e2b0bf_e[29].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[30] <= ID_S_191530B5_24e2b0bf_e[30].DB_MAX_OUTPUT_PORT_TYPE
ID_S_191530B5_24e2b0bf_e[31] <= ID_S_191530B5_24e2b0bf_e[31].DB_MAX_OUTPUT_PORT_TYPE


|GECKO|LEDs:LEDs_0
clk => duty_cycle[0].CLK
clk => duty_cycle[1].CLK
clk => duty_cycle[2].CLK
clk => duty_cycle[3].CLK
clk => duty_cycle[4].CLK
clk => duty_cycle[5].CLK
clk => duty_cycle[6].CLK
clk => duty_cycle[7].CLK
clk => LEDs_reg[0].CLK
clk => LEDs_reg[1].CLK
clk => LEDs_reg[2].CLK
clk => LEDs_reg[3].CLK
clk => LEDs_reg[4].CLK
clk => LEDs_reg[5].CLK
clk => LEDs_reg[6].CLK
clk => LEDs_reg[7].CLK
clk => LEDs_reg[8].CLK
clk => LEDs_reg[9].CLK
clk => LEDs_reg[10].CLK
clk => LEDs_reg[11].CLK
clk => LEDs_reg[12].CLK
clk => LEDs_reg[13].CLK
clk => LEDs_reg[14].CLK
clk => LEDs_reg[15].CLK
clk => LEDs_reg[16].CLK
clk => LEDs_reg[17].CLK
clk => LEDs_reg[18].CLK
clk => LEDs_reg[19].CLK
clk => LEDs_reg[20].CLK
clk => LEDs_reg[21].CLK
clk => LEDs_reg[22].CLK
clk => LEDs_reg[23].CLK
clk => LEDs_reg[24].CLK
clk => LEDs_reg[25].CLK
clk => LEDs_reg[26].CLK
clk => LEDs_reg[27].CLK
clk => LEDs_reg[28].CLK
clk => LEDs_reg[29].CLK
clk => LEDs_reg[30].CLK
clk => LEDs_reg[31].CLK
clk => LEDs_reg[32].CLK
clk => LEDs_reg[33].CLK
clk => LEDs_reg[34].CLK
clk => LEDs_reg[35].CLK
clk => LEDs_reg[36].CLK
clk => LEDs_reg[37].CLK
clk => LEDs_reg[38].CLK
clk => LEDs_reg[39].CLK
clk => LEDs_reg[40].CLK
clk => LEDs_reg[41].CLK
clk => LEDs_reg[42].CLK
clk => LEDs_reg[43].CLK
clk => LEDs_reg[44].CLK
clk => LEDs_reg[45].CLK
clk => LEDs_reg[46].CLK
clk => LEDs_reg[47].CLK
clk => LEDs_reg[48].CLK
clk => LEDs_reg[49].CLK
clk => LEDs_reg[50].CLK
clk => LEDs_reg[51].CLK
clk => LEDs_reg[52].CLK
clk => LEDs_reg[53].CLK
clk => LEDs_reg[54].CLK
clk => LEDs_reg[55].CLK
clk => LEDs_reg[56].CLK
clk => LEDs_reg[57].CLK
clk => LEDs_reg[58].CLK
clk => LEDs_reg[59].CLK
clk => LEDs_reg[60].CLK
clk => LEDs_reg[61].CLK
clk => LEDs_reg[62].CLK
clk => LEDs_reg[63].CLK
clk => LEDs_reg[64].CLK
clk => LEDs_reg[65].CLK
clk => LEDs_reg[66].CLK
clk => LEDs_reg[67].CLK
clk => LEDs_reg[68].CLK
clk => LEDs_reg[69].CLK
clk => LEDs_reg[70].CLK
clk => LEDs_reg[71].CLK
clk => LEDs_reg[72].CLK
clk => LEDs_reg[73].CLK
clk => LEDs_reg[74].CLK
clk => LEDs_reg[75].CLK
clk => LEDs_reg[76].CLK
clk => LEDs_reg[77].CLK
clk => LEDs_reg[78].CLK
clk => LEDs_reg[79].CLK
clk => LEDs_reg[80].CLK
clk => LEDs_reg[81].CLK
clk => LEDs_reg[82].CLK
clk => LEDs_reg[83].CLK
clk => LEDs_reg[84].CLK
clk => LEDs_reg[85].CLK
clk => LEDs_reg[86].CLK
clk => LEDs_reg[87].CLK
clk => LEDs_reg[88].CLK
clk => LEDs_reg[89].CLK
clk => LEDs_reg[90].CLK
clk => LEDs_reg[91].CLK
clk => LEDs_reg[92].CLK
clk => LEDs_reg[93].CLK
clk => LEDs_reg[94].CLK
clk => LEDs_reg[95].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_read.CLK
reset_n => duty_cycle[0].PRESET
reset_n => duty_cycle[1].PRESET
reset_n => duty_cycle[2].PRESET
reset_n => duty_cycle[3].PRESET
reset_n => duty_cycle[4].ACLR
reset_n => duty_cycle[5].ACLR
reset_n => duty_cycle[6].ACLR
reset_n => duty_cycle[7].ACLR
reset_n => LEDs_reg[0].ACLR
reset_n => LEDs_reg[1].ACLR
reset_n => LEDs_reg[2].ACLR
reset_n => LEDs_reg[3].ACLR
reset_n => LEDs_reg[4].ACLR
reset_n => LEDs_reg[5].ACLR
reset_n => LEDs_reg[6].ACLR
reset_n => LEDs_reg[7].ACLR
reset_n => LEDs_reg[8].ACLR
reset_n => LEDs_reg[9].ACLR
reset_n => LEDs_reg[10].ACLR
reset_n => LEDs_reg[11].ACLR
reset_n => LEDs_reg[12].ACLR
reset_n => LEDs_reg[13].ACLR
reset_n => LEDs_reg[14].ACLR
reset_n => LEDs_reg[15].ACLR
reset_n => LEDs_reg[16].ACLR
reset_n => LEDs_reg[17].ACLR
reset_n => LEDs_reg[18].ACLR
reset_n => LEDs_reg[19].ACLR
reset_n => LEDs_reg[20].ACLR
reset_n => LEDs_reg[21].ACLR
reset_n => LEDs_reg[22].ACLR
reset_n => LEDs_reg[23].ACLR
reset_n => LEDs_reg[24].ACLR
reset_n => LEDs_reg[25].ACLR
reset_n => LEDs_reg[26].ACLR
reset_n => LEDs_reg[27].ACLR
reset_n => LEDs_reg[28].ACLR
reset_n => LEDs_reg[29].ACLR
reset_n => LEDs_reg[30].ACLR
reset_n => LEDs_reg[31].ACLR
reset_n => LEDs_reg[32].ACLR
reset_n => LEDs_reg[33].ACLR
reset_n => LEDs_reg[34].ACLR
reset_n => LEDs_reg[35].ACLR
reset_n => LEDs_reg[36].ACLR
reset_n => LEDs_reg[37].ACLR
reset_n => LEDs_reg[38].ACLR
reset_n => LEDs_reg[39].ACLR
reset_n => LEDs_reg[40].ACLR
reset_n => LEDs_reg[41].ACLR
reset_n => LEDs_reg[42].ACLR
reset_n => LEDs_reg[43].ACLR
reset_n => LEDs_reg[44].ACLR
reset_n => LEDs_reg[45].ACLR
reset_n => LEDs_reg[46].ACLR
reset_n => LEDs_reg[47].ACLR
reset_n => LEDs_reg[48].ACLR
reset_n => LEDs_reg[49].ACLR
reset_n => LEDs_reg[50].ACLR
reset_n => LEDs_reg[51].ACLR
reset_n => LEDs_reg[52].ACLR
reset_n => LEDs_reg[53].ACLR
reset_n => LEDs_reg[54].ACLR
reset_n => LEDs_reg[55].ACLR
reset_n => LEDs_reg[56].ACLR
reset_n => LEDs_reg[57].ACLR
reset_n => LEDs_reg[58].ACLR
reset_n => LEDs_reg[59].ACLR
reset_n => LEDs_reg[60].ACLR
reset_n => LEDs_reg[61].ACLR
reset_n => LEDs_reg[62].ACLR
reset_n => LEDs_reg[63].ACLR
reset_n => LEDs_reg[64].ACLR
reset_n => LEDs_reg[65].ACLR
reset_n => LEDs_reg[66].ACLR
reset_n => LEDs_reg[67].ACLR
reset_n => LEDs_reg[68].ACLR
reset_n => LEDs_reg[69].ACLR
reset_n => LEDs_reg[70].ACLR
reset_n => LEDs_reg[71].ACLR
reset_n => LEDs_reg[72].ACLR
reset_n => LEDs_reg[73].ACLR
reset_n => LEDs_reg[74].ACLR
reset_n => LEDs_reg[75].ACLR
reset_n => LEDs_reg[76].ACLR
reset_n => LEDs_reg[77].ACLR
reset_n => LEDs_reg[78].ACLR
reset_n => LEDs_reg[79].ACLR
reset_n => LEDs_reg[80].ACLR
reset_n => LEDs_reg[81].ACLR
reset_n => LEDs_reg[82].ACLR
reset_n => LEDs_reg[83].ACLR
reset_n => LEDs_reg[84].ACLR
reset_n => LEDs_reg[85].ACLR
reset_n => LEDs_reg[86].ACLR
reset_n => LEDs_reg[87].ACLR
reset_n => LEDs_reg[88].ACLR
reset_n => LEDs_reg[89].ACLR
reset_n => LEDs_reg[90].ACLR
reset_n => LEDs_reg[91].ACLR
reset_n => LEDs_reg[92].ACLR
reset_n => LEDs_reg[93].ACLR
reset_n => LEDs_reg[94].ACLR
reset_n => LEDs_reg[95].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => reg_address[0].ACLR
reset_n => reg_address[1].ACLR
reset_n => reg_read.ACLR
cs => reg_read.IN0
cs => process_2.IN0
read => reg_read.IN1
write => process_2.IN1
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Mux64.IN1
address[0] => Mux65.IN1
address[0] => Mux66.IN1
address[0] => Mux67.IN1
address[0] => Mux68.IN1
address[0] => Mux69.IN1
address[0] => Mux70.IN1
address[0] => Mux71.IN1
address[0] => Mux72.IN1
address[0] => Mux73.IN1
address[0] => Mux74.IN1
address[0] => Mux75.IN1
address[0] => Mux76.IN1
address[0] => Mux77.IN1
address[0] => Mux78.IN1
address[0] => Mux79.IN1
address[0] => Mux80.IN1
address[0] => Mux81.IN1
address[0] => Mux82.IN1
address[0] => Mux83.IN1
address[0] => Mux84.IN1
address[0] => Mux85.IN1
address[0] => Mux86.IN1
address[0] => Mux87.IN1
address[0] => Mux88.IN1
address[0] => Mux89.IN1
address[0] => Mux90.IN1
address[0] => Mux91.IN1
address[0] => Mux92.IN1
address[0] => Mux93.IN1
address[0] => Mux94.IN1
address[0] => Mux95.IN1
address[0] => Mux96.IN1
address[0] => Mux97.IN1
address[0] => Mux98.IN1
address[0] => Mux99.IN1
address[0] => Mux100.IN1
address[0] => Mux101.IN1
address[0] => Mux102.IN1
address[0] => Mux103.IN1
address[0] => Mux104.IN1
address[0] => Mux105.IN1
address[0] => Mux106.IN1
address[0] => Mux107.IN1
address[0] => Mux108.IN1
address[0] => Mux109.IN1
address[0] => Mux110.IN1
address[0] => Mux111.IN1
address[0] => Mux112.IN1
address[0] => Mux113.IN1
address[0] => Mux114.IN1
address[0] => Mux115.IN1
address[0] => Mux116.IN1
address[0] => Mux117.IN1
address[0] => Mux118.IN1
address[0] => Mux119.IN1
address[0] => Mux120.IN1
address[0] => Mux121.IN1
address[0] => Mux122.IN1
address[0] => Mux123.IN1
address[0] => Mux124.IN1
address[0] => Mux125.IN1
address[0] => Mux126.IN1
address[0] => Mux127.IN1
address[0] => Mux128.IN1
address[0] => Mux129.IN1
address[0] => Mux130.IN1
address[0] => Mux131.IN1
address[0] => Mux132.IN1
address[0] => Mux133.IN1
address[0] => Mux134.IN1
address[0] => Mux135.IN1
address[0] => reg_address[0].DATAIN
address[0] => Equal0.IN1
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Mux64.IN0
address[1] => Mux65.IN0
address[1] => Mux66.IN0
address[1] => Mux67.IN0
address[1] => Mux68.IN0
address[1] => Mux69.IN0
address[1] => Mux70.IN0
address[1] => Mux71.IN0
address[1] => Mux72.IN0
address[1] => Mux73.IN0
address[1] => Mux74.IN0
address[1] => Mux75.IN0
address[1] => Mux76.IN0
address[1] => Mux77.IN0
address[1] => Mux78.IN0
address[1] => Mux79.IN0
address[1] => Mux80.IN0
address[1] => Mux81.IN0
address[1] => Mux82.IN0
address[1] => Mux83.IN0
address[1] => Mux84.IN0
address[1] => Mux85.IN0
address[1] => Mux86.IN0
address[1] => Mux87.IN0
address[1] => Mux88.IN0
address[1] => Mux89.IN0
address[1] => Mux90.IN0
address[1] => Mux91.IN0
address[1] => Mux92.IN0
address[1] => Mux93.IN0
address[1] => Mux94.IN0
address[1] => Mux95.IN0
address[1] => Mux96.IN0
address[1] => Mux97.IN0
address[1] => Mux98.IN0
address[1] => Mux99.IN0
address[1] => Mux100.IN0
address[1] => Mux101.IN0
address[1] => Mux102.IN0
address[1] => Mux103.IN0
address[1] => Mux104.IN0
address[1] => Mux105.IN0
address[1] => Mux106.IN0
address[1] => Mux107.IN0
address[1] => Mux108.IN0
address[1] => Mux109.IN0
address[1] => Mux110.IN0
address[1] => Mux111.IN0
address[1] => Mux112.IN0
address[1] => Mux113.IN0
address[1] => Mux114.IN0
address[1] => Mux115.IN0
address[1] => Mux116.IN0
address[1] => Mux117.IN0
address[1] => Mux118.IN0
address[1] => Mux119.IN0
address[1] => Mux120.IN0
address[1] => Mux121.IN0
address[1] => Mux122.IN0
address[1] => Mux123.IN0
address[1] => Mux124.IN0
address[1] => Mux125.IN0
address[1] => Mux126.IN0
address[1] => Mux127.IN0
address[1] => Mux128.IN0
address[1] => Mux129.IN0
address[1] => Mux130.IN0
address[1] => Mux131.IN0
address[1] => Mux132.IN0
address[1] => Mux133.IN0
address[1] => Mux134.IN0
address[1] => Mux135.IN0
address[1] => reg_address[1].DATAIN
address[1] => Equal0.IN0
rddata[0] <= rddata[0].DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1].DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2].DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3].DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4].DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5].DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6].DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7].DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8].DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9].DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10].DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11].DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12].DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13].DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14].DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15].DB_MAX_OUTPUT_PORT_TYPE
rddata[16] <= rddata[16].DB_MAX_OUTPUT_PORT_TYPE
rddata[17] <= rddata[17].DB_MAX_OUTPUT_PORT_TYPE
rddata[18] <= rddata[18].DB_MAX_OUTPUT_PORT_TYPE
rddata[19] <= rddata[19].DB_MAX_OUTPUT_PORT_TYPE
rddata[20] <= rddata[20].DB_MAX_OUTPUT_PORT_TYPE
rddata[21] <= rddata[21].DB_MAX_OUTPUT_PORT_TYPE
rddata[22] <= rddata[22].DB_MAX_OUTPUT_PORT_TYPE
rddata[23] <= rddata[23].DB_MAX_OUTPUT_PORT_TYPE
rddata[24] <= rddata[24].DB_MAX_OUTPUT_PORT_TYPE
rddata[25] <= rddata[25].DB_MAX_OUTPUT_PORT_TYPE
rddata[26] <= rddata[26].DB_MAX_OUTPUT_PORT_TYPE
rddata[27] <= rddata[27].DB_MAX_OUTPUT_PORT_TYPE
rddata[28] <= rddata[28].DB_MAX_OUTPUT_PORT_TYPE
rddata[29] <= rddata[29].DB_MAX_OUTPUT_PORT_TYPE
rddata[30] <= rddata[30].DB_MAX_OUTPUT_PORT_TYPE
rddata[31] <= rddata[31].DB_MAX_OUTPUT_PORT_TYPE
wrdata[0] => Mux63.IN2
wrdata[0] => Mux95.IN2
wrdata[0] => Mux127.IN2
wrdata[0] => Mux135.IN2
wrdata[1] => Mux62.IN2
wrdata[1] => Mux94.IN2
wrdata[1] => Mux126.IN2
wrdata[1] => Mux134.IN2
wrdata[2] => Mux61.IN2
wrdata[2] => Mux93.IN2
wrdata[2] => Mux125.IN2
wrdata[2] => Mux133.IN2
wrdata[3] => Mux60.IN2
wrdata[3] => Mux92.IN2
wrdata[3] => Mux124.IN2
wrdata[3] => Mux132.IN2
wrdata[4] => Mux59.IN2
wrdata[4] => Mux91.IN2
wrdata[4] => Mux123.IN2
wrdata[4] => Mux131.IN2
wrdata[5] => Mux58.IN2
wrdata[5] => Mux90.IN2
wrdata[5] => Mux122.IN2
wrdata[5] => Mux130.IN2
wrdata[6] => Mux57.IN2
wrdata[6] => Mux89.IN2
wrdata[6] => Mux121.IN2
wrdata[6] => Mux129.IN2
wrdata[7] => Mux56.IN2
wrdata[7] => Mux88.IN2
wrdata[7] => Mux120.IN2
wrdata[7] => Mux128.IN2
wrdata[8] => Mux55.IN2
wrdata[8] => Mux87.IN2
wrdata[8] => Mux119.IN2
wrdata[9] => Mux54.IN2
wrdata[9] => Mux86.IN2
wrdata[9] => Mux118.IN2
wrdata[10] => Mux53.IN2
wrdata[10] => Mux85.IN2
wrdata[10] => Mux117.IN2
wrdata[11] => Mux52.IN2
wrdata[11] => Mux84.IN2
wrdata[11] => Mux116.IN2
wrdata[12] => Mux51.IN2
wrdata[12] => Mux83.IN2
wrdata[12] => Mux115.IN2
wrdata[13] => Mux50.IN2
wrdata[13] => Mux82.IN2
wrdata[13] => Mux114.IN2
wrdata[14] => Mux49.IN2
wrdata[14] => Mux81.IN2
wrdata[14] => Mux113.IN2
wrdata[15] => Mux48.IN2
wrdata[15] => Mux80.IN2
wrdata[15] => Mux112.IN2
wrdata[16] => Mux47.IN2
wrdata[16] => Mux79.IN2
wrdata[16] => Mux111.IN2
wrdata[17] => Mux46.IN2
wrdata[17] => Mux78.IN2
wrdata[17] => Mux110.IN2
wrdata[18] => Mux45.IN2
wrdata[18] => Mux77.IN2
wrdata[18] => Mux109.IN2
wrdata[19] => Mux44.IN2
wrdata[19] => Mux76.IN2
wrdata[19] => Mux108.IN2
wrdata[20] => Mux43.IN2
wrdata[20] => Mux75.IN2
wrdata[20] => Mux107.IN2
wrdata[21] => Mux42.IN2
wrdata[21] => Mux74.IN2
wrdata[21] => Mux106.IN2
wrdata[22] => Mux41.IN2
wrdata[22] => Mux73.IN2
wrdata[22] => Mux105.IN2
wrdata[23] => Mux40.IN2
wrdata[23] => Mux72.IN2
wrdata[23] => Mux104.IN2
wrdata[24] => Mux39.IN2
wrdata[24] => Mux71.IN2
wrdata[24] => Mux103.IN2
wrdata[25] => Mux38.IN2
wrdata[25] => Mux70.IN2
wrdata[25] => Mux102.IN2
wrdata[26] => Mux37.IN2
wrdata[26] => Mux69.IN2
wrdata[26] => Mux101.IN2
wrdata[27] => Mux36.IN2
wrdata[27] => Mux68.IN2
wrdata[27] => Mux100.IN2
wrdata[28] => Mux35.IN2
wrdata[28] => Mux67.IN2
wrdata[28] => Mux99.IN2
wrdata[29] => Mux34.IN2
wrdata[29] => Mux66.IN2
wrdata[29] => Mux98.IN2
wrdata[30] => Mux33.IN2
wrdata[30] => Mux65.IN2
wrdata[30] => Mux97.IN2
wrdata[31] => Mux32.IN2
wrdata[31] => Mux64.IN2
wrdata[31] => Mux96.IN2
LEDs[0] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[8] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[9] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[10] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[11] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[12] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[13] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[14] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[15] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[16] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[17] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[18] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[19] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[20] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[21] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[22] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[23] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[24] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[25] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[26] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[27] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[28] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[29] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[30] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[31] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[32] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[33] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[34] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[35] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[36] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[37] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[38] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[39] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[40] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[41] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[42] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[43] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[44] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[45] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[46] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[47] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[48] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[49] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[50] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[51] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[52] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[53] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[54] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[55] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[56] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[57] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[58] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[59] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[60] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[61] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[62] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[63] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[64] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[65] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[66] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[67] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[68] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[69] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[70] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[71] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[72] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[73] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[74] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[75] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[76] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[77] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[78] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[79] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[80] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[81] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[82] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[83] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[84] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[85] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[86] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[87] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[88] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[89] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[90] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[91] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[92] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[93] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[94] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[95] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE


