// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_2_din,
        connect_2_num_data_valid,
        connect_2_fifo_cap,
        connect_2_full_n,
        connect_2_write,
        bound4,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0,
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] connect_2_din;
input  [2:0] connect_2_num_data_valid;
input  [2:0] connect_2_fifo_cap;
input   connect_2_full_n;
output   connect_2_write;
input  [33:0] bound4;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
output  [6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0;
output  [1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0;
output   void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;
input  [7:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0;

reg ap_idle;
reg connect_2_write;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0;
reg[6:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0;
reg[1:0] void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0;
reg void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln124_2_reg_1506;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln121_fu_626_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_2_blk_n;
wire    ap_block_pp0_stage0;
reg   [7:0] reg_591;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] trunc_ln124_reg_1474;
reg   [1:0] trunc_ln124_reg_1474_pp0_iter2_reg;
reg   [7:0] reg_595;
reg   [7:0] reg_599;
wire   [0:0] icmp_ln124_fu_649_p2;
reg   [0:0] icmp_ln124_reg_1455;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter2_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter3_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter4_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter5_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter6_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter7_reg;
reg   [0:0] icmp_ln124_reg_1455_pp0_iter8_reg;
wire   [2:0] select_ln121_fu_655_p3;
reg   [2:0] select_ln121_reg_1460;
wire   [4:0] trunc_ln127_fu_671_p1;
reg   [4:0] trunc_ln127_reg_1466;
wire   [1:0] trunc_ln124_fu_675_p1;
reg   [1:0] trunc_ln124_reg_1474_pp0_iter3_reg;
wire   [4:0] add_ln123_fu_683_p2;
reg   [4:0] add_ln123_reg_1490;
wire   [2:0] xor_ln123_fu_697_p2;
reg   [2:0] xor_ln123_reg_1495;
reg   [2:0] tmp_27_reg_1500;
wire   [0:0] icmp_ln124_2_fu_729_p2;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter5_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter6_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter7_reg;
reg   [0:0] icmp_ln124_2_reg_1506_pp0_iter8_reg;
wire   [63:0] zext_ln127_10_fu_757_p1;
reg   [63:0] zext_ln127_10_reg_1510;
wire   [63:0] zext_ln127_11_fu_791_p1;
reg   [63:0] zext_ln127_11_reg_1542;
wire   [63:0] zext_ln127_13_fu_832_p1;
reg   [63:0] zext_ln127_13_reg_1578;
wire   [63:0] zext_ln127_15_fu_876_p1;
reg   [63:0] zext_ln127_15_reg_1614;
wire   [63:0] zext_ln127_26_fu_897_p1;
reg   [63:0] zext_ln127_26_reg_1646;
wire   [6:0] add_ln127_13_fu_935_p2;
reg   [6:0] add_ln127_13_reg_1686;
wire   [7:0] tmp_fu_941_p11;
reg   [7:0] tmp_reg_1706;
reg  signed [7:0] tmp_reg_1706_pp0_iter4_reg;
wire   [7:0] tmp_11_fu_964_p11;
reg   [7:0] tmp_11_reg_1721;
reg   [7:0] tmp_11_reg_1721_pp0_iter4_reg;
reg  signed [7:0] tmp_11_reg_1721_pp0_iter5_reg;
wire   [7:0] tmp_13_fu_987_p11;
reg  signed [7:0] tmp_13_reg_1736;
wire   [7:0] tmp_15_fu_1010_p11;
reg   [7:0] tmp_15_reg_1756;
reg  signed [7:0] tmp_15_reg_1756_pp0_iter4_reg;
wire   [7:0] tmp_17_fu_1033_p11;
reg   [7:0] tmp_17_reg_1766;
reg   [7:0] tmp_17_reg_1766_pp0_iter4_reg;
reg  signed [7:0] tmp_17_reg_1766_pp0_iter5_reg;
wire   [7:0] tmp_19_fu_1063_p11;
reg  signed [7:0] tmp_19_reg_1791;
wire   [7:0] tmp_s_fu_1086_p11;
reg  signed [7:0] tmp_s_reg_1796;
wire   [7:0] tmp_12_fu_1109_p11;
reg   [7:0] tmp_12_reg_1801;
reg  signed [7:0] tmp_12_reg_1801_pp0_iter5_reg;
wire   [7:0] tmp_16_fu_1162_p11;
reg  signed [7:0] tmp_16_reg_1816;
wire   [7:0] tmp_18_fu_1185_p11;
reg   [7:0] tmp_18_reg_1821;
reg  signed [7:0] tmp_18_reg_1821_pp0_iter5_reg;
wire  signed [16:0] grp_fu_1384_p3;
wire  signed [16:0] grp_fu_1392_p3;
wire   [17:0] add_ln127_9_fu_1288_p2;
reg   [17:0] add_ln127_9_reg_1876;
reg   [0:0] tmp_29_reg_1881;
reg   [12:0] trunc_ln130_5_reg_1886;
reg   [12:0] trunc_ln130_6_reg_1891;
wire   [63:0] zext_ln127_8_fu_774_p1;
wire   [63:0] zext_ln127_fu_817_p1;
wire   [63:0] zext_ln127_5_fu_861_p1;
wire   [63:0] zext_ln127_6_fu_881_p1;
wire   [63:0] zext_ln127_7_fu_923_p1;
wire   [63:0] zext_ln127_29_fu_1056_p1;
reg   [19:0] sum_fu_136;
wire   [19:0] sum_2_fu_1307_p2;
wire    ap_loop_init;
reg   [2:0] ic_fu_140;
wire   [2:0] add_ln124_fu_723_p2;
reg   [31:0] ib_fu_144;
wire   [31:0] select_ln121_4_fu_663_p3;
reg   [33:0] indvar_flatten6_fu_148;
wire   [33:0] add_ln121_2_fu_631_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] add_ln121_fu_643_p2;
wire   [4:0] zext_ln124_fu_679_p1;
wire   [4:0] zext_ln127_16_cast_fu_689_p3;
wire   [4:0] mul_ln127_14_fu_707_p0;
wire   [6:0] mul_ln127_14_fu_707_p1;
wire   [10:0] mul_ln127_14_fu_707_p2;
wire   [6:0] tmp_21_fu_750_p3;
wire   [0:0] icmp_ln127_fu_769_p2;
wire   [6:0] tmp_22_fu_782_p4;
wire   [3:0] zext_ln127_12_cast_fu_762_p3;
wire   [3:0] mul_ln127_12_fu_801_p0;
wire   [5:0] mul_ln127_12_fu_801_p1;
wire   [8:0] mul_ln127_12_fu_801_p2;
wire   [1:0] tmp_23_fu_807_p4;
wire   [6:0] tmp_24_fu_825_p3;
wire  signed [3:0] sext_ln127_39_fu_838_p1;
wire   [3:0] mul_ln127_13_fu_845_p0;
wire   [5:0] mul_ln127_13_fu_845_p1;
wire   [8:0] mul_ln127_13_fu_845_p2;
wire   [1:0] tmp_25_fu_851_p4;
wire   [6:0] tmp_26_fu_869_p3;
wire   [6:0] zext_ln127_25_fu_888_p1;
wire   [6:0] add_ln127_12_fu_891_p2;
wire   [4:0] mul_ln127_15_fu_907_p0;
wire   [6:0] mul_ln127_15_fu_907_p1;
wire   [10:0] mul_ln127_15_fu_907_p2;
wire   [2:0] tmp_28_fu_913_p4;
wire   [6:0] zext_ln127_28_fu_931_p1;
wire   [7:0] tmp_fu_941_p9;
wire   [7:0] tmp_11_fu_964_p9;
wire   [7:0] tmp_13_fu_987_p9;
wire   [7:0] tmp_15_fu_1010_p9;
wire   [7:0] tmp_17_fu_1033_p9;
wire   [7:0] tmp_19_fu_1063_p9;
wire   [7:0] tmp_s_fu_1086_p9;
wire   [7:0] tmp_12_fu_1109_p9;
wire   [7:0] tmp_14_fu_1135_p9;
wire  signed [7:0] tmp_14_fu_1135_p11;
wire   [7:0] tmp_16_fu_1162_p9;
wire   [7:0] tmp_18_fu_1185_p9;
wire   [7:0] tmp_20_fu_1211_p9;
wire  signed [7:0] tmp_20_fu_1211_p11;
wire  signed [15:0] mul_ln127_6_fu_1256_p2;
wire  signed [15:0] mul_ln127_9_fu_1272_p2;
wire  signed [16:0] grp_fu_1400_p3;
wire  signed [16:0] grp_fu_1409_p3;
wire  signed [17:0] sext_ln127_37_fu_1285_p1;
wire  signed [17:0] sext_ln127_36_fu_1282_p1;
wire   [19:0] select_ln121_3_fu_1297_p3;
wire  signed [19:0] sext_ln127_38_fu_1304_p1;
wire   [19:0] sub_ln130_fu_1321_p2;
wire  signed [24:0] sext_ln130_fu_1352_p1;
wire   [25:0] zext_ln130_fu_1355_p1;
wire  signed [24:0] sext_ln130_3_fu_1365_p1;
wire   [25:0] sub_ln130_2_fu_1359_p2;
wire   [25:0] zext_ln130_2_fu_1368_p1;
wire   [25:0] output_data_fu_1372_p3;
reg    grp_fu_1384_ce;
reg    grp_fu_1392_ce;
reg    grp_fu_1400_ce;
reg    grp_fu_1409_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] mul_ln127_12_fu_801_p00;
wire   [8:0] mul_ln127_13_fu_845_p00;
wire   [10:0] mul_ln127_14_fu_707_p00;
wire   [10:0] mul_ln127_15_fu_907_p00;
wire   [1:0] tmp_fu_941_p1;
wire   [1:0] tmp_fu_941_p3;
wire  signed [1:0] tmp_fu_941_p5;
wire  signed [1:0] tmp_fu_941_p7;
wire  signed [1:0] tmp_11_fu_964_p1;
wire   [1:0] tmp_11_fu_964_p3;
wire   [1:0] tmp_11_fu_964_p5;
wire  signed [1:0] tmp_11_fu_964_p7;
wire   [1:0] tmp_13_fu_987_p1;
wire   [1:0] tmp_13_fu_987_p3;
wire  signed [1:0] tmp_13_fu_987_p5;
wire  signed [1:0] tmp_13_fu_987_p7;
wire  signed [1:0] tmp_15_fu_1010_p1;
wire  signed [1:0] tmp_15_fu_1010_p3;
wire   [1:0] tmp_15_fu_1010_p5;
wire   [1:0] tmp_15_fu_1010_p7;
wire   [1:0] tmp_17_fu_1033_p1;
wire   [1:0] tmp_17_fu_1033_p3;
wire  signed [1:0] tmp_17_fu_1033_p5;
wire  signed [1:0] tmp_17_fu_1033_p7;
wire   [1:0] tmp_19_fu_1063_p1;
wire  signed [1:0] tmp_19_fu_1063_p3;
wire  signed [1:0] tmp_19_fu_1063_p5;
wire   [1:0] tmp_19_fu_1063_p7;
wire   [1:0] tmp_s_fu_1086_p1;
wire   [1:0] tmp_s_fu_1086_p3;
wire  signed [1:0] tmp_s_fu_1086_p5;
wire  signed [1:0] tmp_s_fu_1086_p7;
wire  signed [1:0] tmp_12_fu_1109_p1;
wire   [1:0] tmp_12_fu_1109_p3;
wire   [1:0] tmp_12_fu_1109_p5;
wire  signed [1:0] tmp_12_fu_1109_p7;
wire   [1:0] tmp_14_fu_1135_p1;
wire   [1:0] tmp_14_fu_1135_p3;
wire  signed [1:0] tmp_14_fu_1135_p5;
wire  signed [1:0] tmp_14_fu_1135_p7;
wire  signed [1:0] tmp_16_fu_1162_p1;
wire  signed [1:0] tmp_16_fu_1162_p3;
wire   [1:0] tmp_16_fu_1162_p5;
wire   [1:0] tmp_16_fu_1162_p7;
wire   [1:0] tmp_18_fu_1185_p1;
wire   [1:0] tmp_18_fu_1185_p3;
wire  signed [1:0] tmp_18_fu_1185_p5;
wire  signed [1:0] tmp_18_fu_1185_p7;
wire   [1:0] tmp_20_fu_1211_p1;
wire  signed [1:0] tmp_20_fu_1211_p3;
wire  signed [1:0] tmp_20_fu_1211_p5;
wire   [1:0] tmp_20_fu_1211_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 sum_fu_136 = 20'd0;
#0 ic_fu_140 = 3'd0;
#0 ib_fu_144 = 32'd0;
#0 indvar_flatten6_fu_148 = 34'd0;
#0 ap_done_reg = 1'b0;
end

LeNet_wrapper_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U40(
    .din0(mul_ln127_14_fu_707_p0),
    .din1(mul_ln127_14_fu_707_p1),
    .dout(mul_ln127_14_fu_707_p2)
);

LeNet_wrapper_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U41(
    .din0(mul_ln127_12_fu_801_p0),
    .din1(mul_ln127_12_fu_801_p1),
    .dout(mul_ln127_12_fu_801_p2)
);

LeNet_wrapper_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U42(
    .din0(mul_ln127_13_fu_845_p0),
    .din1(mul_ln127_13_fu_845_p1),
    .dout(mul_ln127_13_fu_845_p2)
);

LeNet_wrapper_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U43(
    .din0(mul_ln127_15_fu_907_p0),
    .din1(mul_ln127_15_fu_907_p1),
    .dout(mul_ln127_15_fu_907_p2)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U44(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0),
    .def(tmp_fu_941_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_fu_941_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U45(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0),
    .def(tmp_11_fu_964_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_11_fu_964_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U46(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0),
    .def(tmp_13_fu_987_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_13_fu_987_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U47(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0),
    .def(tmp_15_fu_1010_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_15_fu_1010_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U48(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_q0),
    .def(tmp_17_fu_1033_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_17_fu_1033_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U49(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_q0),
    .def(tmp_19_fu_1063_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter2_reg),
    .dout(tmp_19_fu_1063_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U50(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .din3(reg_591),
    .def(tmp_s_fu_1086_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_s_fu_1086_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h3 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h2 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U51(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .din1(reg_595),
    .din2(reg_599),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .def(tmp_12_fu_1109_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_12_fu_1109_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U52(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .din2(reg_591),
    .din3(reg_595),
    .def(tmp_14_fu_1135_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_14_fu_1135_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h3 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h1 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U53(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .din2(reg_599),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .def(tmp_16_fu_1162_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_16_fu_1162_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U54(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .din1(reg_591),
    .din2(reg_595),
    .din3(reg_599),
    .def(tmp_18_fu_1185_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_18_fu_1185_p11)
);

LeNet_wrapper_sparsemux_9_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h3 ),
    .din2_WIDTH( 8 ),
    .CASE3( 2'h0 ),
    .din3_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_9_2_8_1_1_U55(
    .din0(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_q0),
    .din1(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_q0),
    .din2(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_q0),
    .din3(void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_q0),
    .def(tmp_20_fu_1211_p9),
    .sel(trunc_ln124_reg_1474_pp0_iter3_reg),
    .dout(tmp_20_fu_1211_p11)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U56(
    .din0(tmp_12_reg_1801_pp0_iter5_reg),
    .din1(tmp_11_reg_1721_pp0_iter5_reg),
    .dout(mul_ln127_6_fu_1256_p2)
);

LeNet_wrapper_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U57(
    .din0(tmp_18_reg_1821_pp0_iter5_reg),
    .din1(tmp_17_reg_1766_pp0_iter5_reg),
    .dout(mul_ln127_9_fu_1272_p2)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_fu_1135_p11),
    .din1(tmp_13_reg_1736),
    .din2(mul_ln127_6_fu_1256_p2),
    .ce(grp_fu_1384_ce),
    .dout(grp_fu_1384_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_20_fu_1211_p11),
    .din1(tmp_19_reg_1791),
    .din2(mul_ln127_9_fu_1272_p2),
    .ce(grp_fu_1392_ce),
    .dout(grp_fu_1392_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_s_reg_1796),
    .din1(tmp_reg_1706_pp0_iter4_reg),
    .din2(grp_fu_1384_p3),
    .ce(grp_fu_1400_ce),
    .dout(grp_fu_1400_p3)
);

LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_16_reg_1816),
    .din1(tmp_15_reg_1756_pp0_iter4_reg),
    .din2(grp_fu_1392_p3),
    .ce(grp_fu_1409_ce),
    .dout(grp_fu_1409_p3)
);

LeNet_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ib_fu_144 <= 32'd0;
        end else if (((icmp_ln121_fu_626_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ib_fu_144 <= select_ln121_4_fu_663_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ic_fu_140 <= 3'd0;
        end else if (((icmp_ln121_fu_626_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ic_fu_140 <= add_ln124_fu_723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_148 <= 34'd0;
        end else if (((icmp_ln121_fu_626_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten6_fu_148 <= add_ln121_2_fu_631_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_fu_136 <= 20'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            sum_fu_136 <= sum_2_fu_1307_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln123_reg_1490 <= add_ln123_fu_683_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln124_2_reg_1506 <= icmp_ln124_2_fu_729_p2;
        icmp_ln124_reg_1455 <= icmp_ln124_fu_649_p2;
        select_ln121_reg_1460 <= select_ln121_fu_655_p3;
        tmp_27_reg_1500 <= {{mul_ln127_14_fu_707_p2[10:8]}};
        trunc_ln124_reg_1474 <= trunc_ln124_fu_675_p1;
        trunc_ln127_reg_1466 <= trunc_ln127_fu_671_p1;
        xor_ln123_reg_1495 <= xor_ln123_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln127_13_reg_1686 <= add_ln127_13_fu_935_p2;
        add_ln127_9_reg_1876 <= add_ln127_9_fu_1288_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln124_2_reg_1506_pp0_iter2_reg <= icmp_ln124_2_reg_1506;
        icmp_ln124_2_reg_1506_pp0_iter3_reg <= icmp_ln124_2_reg_1506_pp0_iter2_reg;
        icmp_ln124_2_reg_1506_pp0_iter4_reg <= icmp_ln124_2_reg_1506_pp0_iter3_reg;
        icmp_ln124_2_reg_1506_pp0_iter5_reg <= icmp_ln124_2_reg_1506_pp0_iter4_reg;
        icmp_ln124_2_reg_1506_pp0_iter6_reg <= icmp_ln124_2_reg_1506_pp0_iter5_reg;
        icmp_ln124_2_reg_1506_pp0_iter7_reg <= icmp_ln124_2_reg_1506_pp0_iter6_reg;
        icmp_ln124_2_reg_1506_pp0_iter8_reg <= icmp_ln124_2_reg_1506_pp0_iter7_reg;
        icmp_ln124_2_reg_1506_pp0_iter9_reg <= icmp_ln124_2_reg_1506_pp0_iter8_reg;
        icmp_ln124_reg_1455_pp0_iter2_reg <= icmp_ln124_reg_1455;
        icmp_ln124_reg_1455_pp0_iter3_reg <= icmp_ln124_reg_1455_pp0_iter2_reg;
        icmp_ln124_reg_1455_pp0_iter4_reg <= icmp_ln124_reg_1455_pp0_iter3_reg;
        icmp_ln124_reg_1455_pp0_iter5_reg <= icmp_ln124_reg_1455_pp0_iter4_reg;
        icmp_ln124_reg_1455_pp0_iter6_reg <= icmp_ln124_reg_1455_pp0_iter5_reg;
        icmp_ln124_reg_1455_pp0_iter7_reg <= icmp_ln124_reg_1455_pp0_iter6_reg;
        icmp_ln124_reg_1455_pp0_iter8_reg <= icmp_ln124_reg_1455_pp0_iter7_reg;
        tmp_11_reg_1721 <= tmp_11_fu_964_p11;
        tmp_11_reg_1721_pp0_iter4_reg <= tmp_11_reg_1721;
        tmp_11_reg_1721_pp0_iter5_reg <= tmp_11_reg_1721_pp0_iter4_reg;
        tmp_12_reg_1801 <= tmp_12_fu_1109_p11;
        tmp_12_reg_1801_pp0_iter5_reg <= tmp_12_reg_1801;
        tmp_13_reg_1736 <= tmp_13_fu_987_p11;
        tmp_15_reg_1756 <= tmp_15_fu_1010_p11;
        tmp_15_reg_1756_pp0_iter4_reg <= tmp_15_reg_1756;
        tmp_16_reg_1816 <= tmp_16_fu_1162_p11;
        tmp_17_reg_1766 <= tmp_17_fu_1033_p11;
        tmp_17_reg_1766_pp0_iter4_reg <= tmp_17_reg_1766;
        tmp_17_reg_1766_pp0_iter5_reg <= tmp_17_reg_1766_pp0_iter4_reg;
        tmp_18_reg_1821 <= tmp_18_fu_1185_p11;
        tmp_18_reg_1821_pp0_iter5_reg <= tmp_18_reg_1821;
        tmp_19_reg_1791 <= tmp_19_fu_1063_p11;
        tmp_29_reg_1881 <= sum_2_fu_1307_p2[32'd19];
        tmp_reg_1706 <= tmp_fu_941_p11;
        tmp_reg_1706_pp0_iter4_reg <= tmp_reg_1706;
        tmp_s_reg_1796 <= tmp_s_fu_1086_p11;
        trunc_ln124_reg_1474_pp0_iter2_reg <= trunc_ln124_reg_1474;
        trunc_ln124_reg_1474_pp0_iter3_reg <= trunc_ln124_reg_1474_pp0_iter2_reg;
        trunc_ln130_5_reg_1886 <= {{sub_ln130_fu_1321_p2[19:7]}};
        trunc_ln130_6_reg_1891 <= {{sum_2_fu_1307_p2[19:7]}};
        zext_ln127_10_reg_1510[6 : 2] <= zext_ln127_10_fu_757_p1[6 : 2];
        zext_ln127_11_reg_1542[0] <= zext_ln127_11_fu_791_p1[0];
zext_ln127_11_reg_1542[6 : 2] <= zext_ln127_11_fu_791_p1[6 : 2];
        zext_ln127_13_reg_1578[6 : 0] <= zext_ln127_13_fu_832_p1[6 : 0];
        zext_ln127_15_reg_1614[6 : 0] <= zext_ln127_15_fu_876_p1[6 : 0];
        zext_ln127_26_reg_1646[6 : 0] <= zext_ln127_26_fu_897_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        reg_591 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        reg_595 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        reg_599 <= void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_q0;
    end
end

always @ (*) begin
    if (((icmp_ln121_fu_626_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln124_2_reg_1506_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        connect_2_blk_n = connect_2_full_n;
    end else begin
        connect_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_2_reg_1506_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        connect_2_write = 1'b1;
    end else begin
        connect_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1384_ce = 1'b1;
    end else begin
        grp_fu_1384_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1392_ce = 1'b1;
    end else begin
        grp_fu_1392_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1400_ce = 1'b1;
    end else begin
        grp_fu_1400_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1409_ce = 1'b1;
    end else begin
        grp_fu_1409_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 = zext_ln127_7_fu_923_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 = zext_ln127_5_fu_861_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 = zext_ln127_8_fu_774_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 = zext_ln127_6_fu_881_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 = zext_ln127_5_fu_861_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 = zext_ln127_8_fu_774_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 = zext_ln127_6_fu_881_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 = zext_ln127_fu_817_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 = zext_ln127_8_fu_774_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 = zext_ln127_6_fu_881_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 = zext_ln127_fu_817_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 = 2'd0;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = zext_ln127_7_fu_923_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = zext_ln127_6_fu_881_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = zext_ln127_fu_817_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = 2'd0;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = zext_ln127_7_fu_923_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = zext_ln127_5_fu_861_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = zext_ln127_fu_817_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = 2'd0;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = zext_ln127_7_fu_923_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = zext_ln127_5_fu_861_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = zext_ln127_8_fu_774_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = 2'd0;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = zext_ln127_29_fu_1056_p1;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = zext_ln127_15_reg_1614;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = zext_ln127_11_reg_1542;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = zext_ln127_26_fu_897_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = zext_ln127_15_fu_876_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = zext_ln127_11_fu_791_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = zext_ln127_26_fu_897_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = zext_ln127_13_fu_832_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = zext_ln127_11_fu_791_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((trunc_ln124_reg_1474 == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = zext_ln127_26_fu_897_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = zext_ln127_13_fu_832_p1;
        end else if ((trunc_ln124_reg_1474 == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = zext_ln127_10_fu_757_p1;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln124_reg_1474 == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = zext_ln127_29_fu_1056_p1;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = zext_ln127_26_reg_1646;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = zext_ln127_13_reg_1578;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = zext_ln127_10_reg_1510;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = zext_ln127_29_fu_1056_p1;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = zext_ln127_15_reg_1614;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = zext_ln127_13_reg_1578;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = zext_ln127_10_reg_1510;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = zext_ln127_29_fu_1056_p1;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = zext_ln127_15_reg_1614;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = zext_ln127_11_reg_1542;
        end else if ((trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = zext_ln127_10_reg_1510;
        end else begin
            void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = 'bx;
        end
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (trunc_ln124_reg_1474_pp0_iter2_reg == 2'd3)))) begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b1;
    end else begin
        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln121_2_fu_631_p2 = (indvar_flatten6_fu_148 + 34'd1);

assign add_ln121_fu_643_p2 = (ib_fu_144 + 32'd1);

assign add_ln123_fu_683_p2 = ($signed(zext_ln124_fu_679_p1) + $signed(5'd20));

assign add_ln124_fu_723_p2 = (select_ln121_fu_655_p3 + 3'd1);

assign add_ln127_12_fu_891_p2 = (tmp_21_fu_750_p3 + zext_ln127_25_fu_888_p1);

assign add_ln127_13_fu_935_p2 = (tmp_21_fu_750_p3 + zext_ln127_28_fu_931_p1);

assign add_ln127_9_fu_1288_p2 = ($signed(sext_ln127_37_fu_1285_p1) + $signed(sext_ln127_36_fu_1282_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((icmp_ln124_2_reg_1506_pp0_iter9_reg == 1'd1) & (connect_2_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign connect_2_din = $signed(output_data_fu_1372_p3);

assign icmp_ln121_fu_626_p2 = ((indvar_flatten6_fu_148 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln124_2_fu_729_p2 = ((add_ln124_fu_723_p2 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_649_p2 = ((ic_fu_140 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_769_p2 = ((select_ln121_reg_1460 == 3'd3) ? 1'b1 : 1'b0);

assign mul_ln127_12_fu_801_p0 = mul_ln127_12_fu_801_p00;

assign mul_ln127_12_fu_801_p00 = zext_ln127_12_cast_fu_762_p3;

assign mul_ln127_12_fu_801_p1 = 9'd19;

assign mul_ln127_13_fu_845_p0 = mul_ln127_13_fu_845_p00;

assign mul_ln127_13_fu_845_p00 = $unsigned(sext_ln127_39_fu_838_p1);

assign mul_ln127_13_fu_845_p1 = 9'd19;

assign mul_ln127_14_fu_707_p0 = mul_ln127_14_fu_707_p00;

assign mul_ln127_14_fu_707_p00 = zext_ln127_16_cast_fu_689_p3;

assign mul_ln127_14_fu_707_p1 = 11'd37;

assign mul_ln127_15_fu_907_p0 = mul_ln127_15_fu_907_p00;

assign mul_ln127_15_fu_907_p00 = add_ln123_reg_1490;

assign mul_ln127_15_fu_907_p1 = 11'd37;

assign output_data_fu_1372_p3 = ((tmp_29_reg_1881[0:0] == 1'b1) ? sub_ln130_2_fu_1359_p2 : zext_ln130_2_fu_1368_p1);

assign select_ln121_3_fu_1297_p3 = ((icmp_ln124_reg_1455_pp0_iter8_reg[0:0] == 1'b1) ? 20'd0 : sum_fu_136);

assign select_ln121_4_fu_663_p3 = ((icmp_ln124_fu_649_p2[0:0] == 1'b1) ? add_ln121_fu_643_p2 : ib_fu_144);

assign select_ln121_fu_655_p3 = ((icmp_ln124_fu_649_p2[0:0] == 1'b1) ? 3'd0 : ic_fu_140);

assign sext_ln127_36_fu_1282_p1 = grp_fu_1400_p3;

assign sext_ln127_37_fu_1285_p1 = grp_fu_1409_p3;

assign sext_ln127_38_fu_1304_p1 = $signed(add_ln127_9_reg_1876);

assign sext_ln127_39_fu_838_p1 = $signed(xor_ln123_reg_1495);

assign sext_ln130_3_fu_1365_p1 = $signed(trunc_ln130_6_reg_1891);

assign sext_ln130_fu_1352_p1 = $signed(trunc_ln130_5_reg_1886);

assign sub_ln130_2_fu_1359_p2 = (26'd0 - zext_ln130_fu_1355_p1);

assign sub_ln130_fu_1321_p2 = (20'd0 - sum_2_fu_1307_p2);

assign sum_2_fu_1307_p2 = ($signed(select_ln121_3_fu_1297_p3) + $signed(sext_ln127_38_fu_1304_p1));

assign tmp_11_fu_964_p9 = 'bx;

assign tmp_12_fu_1109_p9 = 'bx;

assign tmp_13_fu_987_p9 = 'bx;

assign tmp_14_fu_1135_p9 = 'bx;

assign tmp_15_fu_1010_p9 = 'bx;

assign tmp_16_fu_1162_p9 = 'bx;

assign tmp_17_fu_1033_p9 = 'bx;

assign tmp_18_fu_1185_p9 = 'bx;

assign tmp_19_fu_1063_p9 = 'bx;

assign tmp_20_fu_1211_p9 = 'bx;

assign tmp_21_fu_750_p3 = {{trunc_ln127_reg_1466}, {2'd0}};

assign tmp_22_fu_782_p4 = {{{trunc_ln127_reg_1466}, {1'd0}}, {icmp_ln127_fu_769_p2}};

assign tmp_23_fu_807_p4 = {{mul_ln127_12_fu_801_p2[8:7]}};

assign tmp_24_fu_825_p3 = {{trunc_ln127_reg_1466}, {tmp_23_fu_807_p4}};

assign tmp_25_fu_851_p4 = {{mul_ln127_13_fu_845_p2[8:7]}};

assign tmp_26_fu_869_p3 = {{trunc_ln127_reg_1466}, {tmp_25_fu_851_p4}};

assign tmp_28_fu_913_p4 = {{mul_ln127_15_fu_907_p2[10:8]}};

assign tmp_fu_941_p9 = 'bx;

assign tmp_s_fu_1086_p9 = 'bx;

assign trunc_ln124_fu_675_p1 = select_ln121_fu_655_p3[1:0];

assign trunc_ln127_fu_671_p1 = select_ln121_4_fu_663_p3[4:0];

assign xor_ln123_fu_697_p2 = (select_ln121_fu_655_p3 ^ 3'd4);

assign zext_ln124_fu_679_p1 = select_ln121_fu_655_p3;

assign zext_ln127_10_fu_757_p1 = tmp_21_fu_750_p3;

assign zext_ln127_11_fu_791_p1 = tmp_22_fu_782_p4;

assign zext_ln127_12_cast_fu_762_p3 = {{1'd1}, {select_ln121_reg_1460}};

assign zext_ln127_13_fu_832_p1 = tmp_24_fu_825_p3;

assign zext_ln127_15_fu_876_p1 = tmp_26_fu_869_p3;

assign zext_ln127_16_cast_fu_689_p3 = {{2'd2}, {select_ln121_fu_655_p3}};

assign zext_ln127_25_fu_888_p1 = tmp_27_reg_1500;

assign zext_ln127_26_fu_897_p1 = add_ln127_12_fu_891_p2;

assign zext_ln127_28_fu_931_p1 = tmp_28_fu_913_p4;

assign zext_ln127_29_fu_1056_p1 = add_ln127_13_reg_1686;

assign zext_ln127_5_fu_861_p1 = tmp_25_fu_851_p4;

assign zext_ln127_6_fu_881_p1 = tmp_27_reg_1500;

assign zext_ln127_7_fu_923_p1 = tmp_28_fu_913_p4;

assign zext_ln127_8_fu_774_p1 = icmp_ln127_fu_769_p2;

assign zext_ln127_fu_817_p1 = tmp_23_fu_807_p4;

assign zext_ln130_2_fu_1368_p1 = $unsigned(sext_ln130_3_fu_1365_p1);

assign zext_ln130_fu_1355_p1 = $unsigned(sext_ln130_fu_1352_p1);

always @ (posedge ap_clk) begin
    zext_ln127_10_reg_1510[1:0] <= 2'b00;
    zext_ln127_10_reg_1510[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln127_11_reg_1542[1] <= 1'b0;
    zext_ln127_11_reg_1542[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln127_13_reg_1578[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln127_15_reg_1614[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln127_26_reg_1646[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3
