{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 8 -x 2310 -y 700 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 8 -x 2310 -y 420 -defaultsOSRD
preplace port UART -pg 1 -lvl 8 -x 2310 -y 100 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port port-id_BTNU -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port port-id_BTND -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 620 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 800 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst uart_axi_iface -pg 1 -lvl 4 -x 1160 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 28} -defaultsOSRD -pinDir UART_TX_FIFO right -pinY UART_TX_FIFO 0R -pinDir UART_RX_FIFO right -pinY UART_RX_FIFO 20R -pinDir M_AXI right -pinY M_AXI 360R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 360L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 340L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1580 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 96 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 228 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 20 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 174 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 208 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 154 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 58 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 260L -pinDir S02_AXI left -pinY S02_AXI 500L -pinDir S03_AXI left -pinY S03_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 280R -pinDir M02_AXI right -pinY M02_AXI 420R -pinDir M03_AXI right -pinY M03_AXI 140R -pinDir M04_AXI left -pinY M04_AXI 120L -pinDir aclk left -pinY aclk 520L -pinDir aresetn left -pinY aresetn 600L
preplace inst axi_uart -pg 1 -lvl 6 -x 1890 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 22 21} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 220L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 80L -pinDir interrupt left -pinY interrupt 20L
preplace inst axi_gpio_inputs -pg 1 -lvl 6 -x 1890 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_gpio_outputs -pg 1 -lvl 6 -x 1890 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst fifo_to_uart -pg 1 -lvl 5 -x 1580 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 30 29} -defaultsOSRD -pinDir UART_TX_FIFO left -pinY UART_TX_FIFO 0L -pinDir UART_RX_FIFO left -pinY UART_RX_FIFO 20L -pinDir M_AXI right -pinY M_AXI 40R -pinDir UART_INT right -pinY UART_INT 60R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 60L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 40L
preplace inst axi_bram_ctrl -pg 1 -lvl 6 -x 1890 -y 840 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_bram -pg 1 -lvl 7 -x 2160 -y 840 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst up_button -pg 1 -lvl 2 -x 430 -y 660 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1580 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 41 39 40 38} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 60L -pinDir resetn left -pinY resetn 20L
preplace inst down_button -pg 1 -lvl 3 -x 790 -y 880 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 80L -pinDir Q right -pinY Q 80R
preplace inst axi4_lite_slave_exam_0 -pg 1 -lvl 6 -x 1890 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst controller -pg 1 -lvl 3 -x 790 -y 700 -swap {1 2 0 6 3 4 5} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinDir BUTTON left -pinY BUTTON 0L -pinDir IDLE right -pinY IDLE 60R -pinBusDir STR_ADDR right -pinBusY STR_ADDR 0R -pinBusDir OUT_ADDR right -pinBusY OUT_ADDR 20R -pinDir START right -pinY START 40R
preplace inst tester -pg 1 -lvl 4 -x 1160 -y 920 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 36 38} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L -pinDir BUTTON left -pinY BUTTON 40L
preplace inst tokenizer -pg 1 -lvl 4 -x 1160 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 42 36 37 38 40 39 41} -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 100L -pinDir resetn left -pinY resetn 0L -pinBusDir STR_ADDR left -pinBusY STR_ADDR 20L -pinBusDir OUT_ADDR left -pinBusY OUT_ADDR 40L -pinBusDir FIRST_TOKEN right -pinBusY FIRST_TOKEN 20R -pinDir START left -pinY START 60L -pinDir IDLE left -pinY IDLE 80L
preplace inst h2f_ipc_core_0 -pg 1 -lvl 4 -x 1160 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI right -pinY S_AXI 20R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 0L
preplace netloc PIN_0_1 1 0 3 NJ 960 NJ 960 NJ
preplace netloc UP_BUTTON 1 0 2 NJ 680 NJ
preplace netloc axi_uartlite_0_interrupt 1 5 1 N 120
preplace netloc button_0_Q 1 2 3 650 620 NJ 620 1400
preplace netloc clk_in1_0_1 1 0 1 NJ 620
preplace netloc controller_0_OUT_ADDR 1 3 1 N 720
preplace netloc controller_0_START 1 3 2 940 840 1420
preplace netloc controller_0_STR_ADDR 1 3 1 N 700
preplace netloc down_button_Q 1 3 1 N 960
preplace netloc ext_reset_in_0_1 1 0 2 NJ 820 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 630 640 960 600 1340 180 1730
preplace netloc system_clock_clk_100mhz 1 1 5 240 740 610 820 980 860 1380 1080 1750
preplace netloc system_reset_interconnect_aresetn 1 2 3 630 1020 NJ 1020 NJ
preplace netloc tokenizer_0_IDLE 1 3 1 N 760
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ 840
preplace netloc axi_gpio_inputs_GPIO 1 6 2 NJ 420 NJ
preplace netloc axi_gpio_outputs_GPIO 1 6 2 NJ 700 NJ
preplace netloc axi_interconnect_M00_AXI 1 5 1 N 420
preplace netloc axi_interconnect_M01_AXI 1 5 1 N 700
preplace netloc axi_interconnect_M02_AXI 1 5 1 N 840
preplace netloc axi_interconnect_M03_AXI 1 5 1 N 560
preplace netloc axi_uart_UART 1 6 2 NJ 100 NJ
preplace netloc fifo_to_uart_M_AXI 1 5 1 N 100
preplace netloc tester_0_M_AXI 1 4 1 N 920
preplace netloc tokenizer_0_AXI 1 4 1 N 680
preplace netloc uart_axi_iface_M_AXI 1 4 1 N 420
preplace netloc uart_axi_iface_UART_RX_FIFO 1 4 1 N 80
preplace netloc uart_axi_iface_UART_TX_FIFO 1 4 1 N 60
preplace netloc axi_interconnect_M04_AXI 1 4 1 N 540
preplace netloc h2f_ipc_core_0_M_AXI 1 4 1 1360 240n
levelinfo -pg 1 0 130 430 790 1160 1580 1890 2160 2310
pagesize -pg 1 -db -bbox -sgen -150 0 2430 1090
",
   "No Loops_ScaleFactor":"0.602752",
   "No Loops_TopLeft":"-299,3",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"8"
}
