# RISC-V-CPU
A multicycle and a 5-stage pipelined RISC-V CPU. Pipelined version implements forwarding and branch detection. Includes testbench for testing the performance of the designs with matrix multiplication using RISC-V assembly programs.
