Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
****************************************
Report : qor
Design : s1238
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:54 2023
****************************************

  Timing Path Group 'ideal_clock1' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                    3.32
  Critical Path Slack:                    -3.37
  Total Negative Slack:                  -56.73
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'ideal_clock1' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                    0.90
  Critical Path Slack:                     0.44
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   18
  Hierarchical Port Count:                   54
  Leaf Cell Count:                          655
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:                 223.83
  Total cell area:                      1355.61
  Design Area:                          1579.44
  Area Cost:                           -1579.44
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             1998
  Total DRC Cost:                          0.00
  ---------------------------------------------

1
