<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.3.0.109
Sun Jan  4 07:39:14 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     AutoShift
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------


Derating parameters
-------------------
Temperature:   85 C
Voltage:    1.200 V



</A><A name="FREQUENCY NET 'osc_clk_c_c' 2.080000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk_c_c" 2.080000 MHz ;
            55 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 478.066ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.569ns  (79.8% logic, 20.2% route), 7 logic levels.

 Constraint Details:

      2.569ns physical path delay SLICE_0 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.066ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.569   (79.8% logic, 20.2% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.090ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.545ns  (79.6% logic, 20.4% route), 6 logic levels.

 Constraint Details:

      2.545ns physical path delay SLICE_3 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.090ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_3 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.545   (79.6% logic, 20.4% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.149ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.486ns  (79.2% logic, 20.8% route), 6 logic levels.

 Constraint Details:

      2.486ns physical path delay SLICE_0 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.149ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.486   (79.2% logic, 20.8% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.173ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.462ns  (79.0% logic, 21.0% route), 5 logic levels.

 Constraint Details:

      2.462ns physical path delay SLICE_3 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.173ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_3 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.462   (79.0% logic, 21.0% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.196ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.439ns  (78.8% logic, 21.2% route), 6 logic levels.

 Constraint Details:

      2.439ns physical path delay SLICE_0 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.196ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.439   (78.8% logic, 21.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.196ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.439ns  (78.8% logic, 21.2% route), 6 logic levels.

 Constraint Details:

      2.439ns physical path delay SLICE_3 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.196ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_3 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.439   (78.8% logic, 21.2% route), 6 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.220ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.415ns  (78.6% logic, 21.4% route), 5 logic levels.

 Constraint Details:

      2.415ns physical path delay SLICE_1 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.220ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:C0TOFCO_DEL, 0.809,R4C9C.A0,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
C0TOFCO_DE  ---     0.809       R4C9C.A0 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.415   (78.6% logic, 21.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.220ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.415ns  (78.6% logic, 21.4% route), 5 logic levels.

 Constraint Details:

      2.415ns physical path delay SLICE_3 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.220ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_3 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.415   (78.6% logic, 21.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.279ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.356ns  (78.0% logic, 22.0% route), 5 logic levels.

 Constraint Details:

      2.356ns physical path delay SLICE_0 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.279ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF1_DEL, 0.509,R4C9D.FCI,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF1_DE  ---     0.509      R4C9D.FCI to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.356   (78.0% logic, 22.0% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.279ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.356ns  (78.0% logic, 22.0% route), 5 logic levels.

 Constraint Details:

      2.356ns physical path delay SLICE_3 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.279ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_3 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.356   (78.0% logic, 22.0% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.303ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.332ns  (77.8% logic, 22.2% route), 4 logic levels.

 Constraint Details:

      2.332ns physical path delay SLICE_1 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.303ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:C0TOFCO_DEL, 0.809,R4C9C.A0,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_1 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
C0TOFCO_DE  ---     0.809       R4C9C.A0 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.332   (77.8% logic, 22.2% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.303ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.332ns  (77.8% logic, 22.2% route), 4 logic levels.

 Constraint Details:

      2.332ns physical path delay SLICE_3 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.303ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF1_DEL, 0.509,R4C9D.FCI,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_3 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF1_DE  ---     0.509      R4C9D.FCI to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.332   (77.8% logic, 22.2% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.326ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.309ns  (77.6% logic, 22.4% route), 5 logic levels.

 Constraint Details:

      2.309ns physical path delay SLICE_0 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.326ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF0_DEL, 0.462,R4C9D.FCI,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF0_DE  ---     0.462      R4C9D.FCI to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.309   (77.6% logic, 22.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.326ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.309ns  (77.6% logic, 22.4% route), 5 logic levels.

 Constraint Details:

      2.309ns physical path delay SLICE_1 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.326ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:C1TOFCO_DEL, 0.703,R4C9C.A1,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_1 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
C1TOFCO_DE  ---     0.703       R4C9C.A1 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.309   (77.6% logic, 22.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.326ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.309ns  (77.6% logic, 22.4% route), 5 logic levels.

 Constraint Details:

      2.309ns physical path delay SLICE_3 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.326ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_3 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.309   (77.6% logic, 22.4% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.350ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.285ns  (77.3% logic, 22.7% route), 4 logic levels.

 Constraint Details:

      2.285ns physical path delay SLICE_1 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.350ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:C0TOFCO_DEL, 0.809,R4C9C.A0,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_1 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
C0TOFCO_DE  ---     0.809       R4C9C.A0 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.285   (77.3% logic, 22.7% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.350ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.285ns  (77.3% logic, 22.7% route), 4 logic levels.

 Constraint Details:

      2.285ns physical path delay SLICE_3 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.350ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF0_DEL, 0.462,R4C9D.FCI,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_3 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF0_DE  ---     0.462      R4C9D.FCI to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.285   (77.3% logic, 22.7% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.350ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i5</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.285ns  (77.3% logic, 22.7% route), 4 logic levels.

 Constraint Details:

      2.285ns physical path delay SLICE_5 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.350ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q0,SLICE_5:ROUTE, 0.518,R4C9D.Q0,R4C9D.A0,n5:C0TOFCO_DEL, 0.809,R4C9D.A0,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_5 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n5:R4C9D.Q0:R4C9D.A0:0.518">       R4C9D.Q0 to R4C9D.A0      </A> <A href="#@net:n5">n5</A>
C0TOFCO_DE  ---     0.809       R4C9D.A0 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.285   (77.3% logic, 22.7% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.409ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i4</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.226ns  (76.7% logic, 23.3% route), 4 logic levels.

 Constraint Details:

      2.226ns physical path delay SLICE_0 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.409ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF1_DEL, 0.509,R4C9C.FCI,R4C9C.F1,SLICE_1:ROUTE, 0.000,R4C9C.F1,R4C9C.DI1,n52">Data path</A> SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF1_DE  ---     0.509      R4C9C.FCI to       R4C9C.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n52:R4C9C.F1:R4C9C.DI1:0.000">       R4C9C.F1 to R4C9C.DI1     </A> <A href="#@net:n52">n52</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.226   (76.7% logic, 23.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.409ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.226ns  (76.7% logic, 23.3% route), 4 logic levels.

 Constraint Details:

      2.226ns physical path delay SLICE_1 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.409ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:C1TOFCO_DEL, 0.703,R4C9C.A1,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_1 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
C1TOFCO_DE  ---     0.703       R4C9C.A1 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.226   (76.7% logic, 23.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.409ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.226ns  (76.7% logic, 23.3% route), 4 logic levels.

 Constraint Details:

      2.226ns physical path delay SLICE_3 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.409ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF1_DEL, 0.509,R4C9D.FCI,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_3 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF1_DE  ---     0.509      R4C9D.FCI to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.226   (76.7% logic, 23.3% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.433ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.202ns  (76.5% logic, 23.5% route), 3 logic levels.

 Constraint Details:

      2.202ns physical path delay SLICE_1 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.433ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:C0TOFCO_DEL, 0.809,R4C9C.A0,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF1_DEL, 0.509,R4C9D.FCI,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_1 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
C0TOFCO_DE  ---     0.809       R4C9C.A0 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF1_DE  ---     0.509      R4C9D.FCI to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.202   (76.5% logic, 23.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.433ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i4</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.202ns  (76.5% logic, 23.5% route), 3 logic levels.

 Constraint Details:

      2.202ns physical path delay SLICE_3 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.433ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF1_DEL, 0.509,R4C9C.FCI,R4C9C.F1,SLICE_1:ROUTE, 0.000,R4C9C.F1,R4C9C.DI1,n52">Data path</A> SLICE_3 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF1_DE  ---     0.509      R4C9C.FCI to       R4C9C.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n52:R4C9C.F1:R4C9C.DI1:0.000">       R4C9C.F1 to R4C9C.DI1     </A> <A href="#@net:n52">n52</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.202   (76.5% logic, 23.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.433ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i5</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.202ns  (76.5% logic, 23.5% route), 3 logic levels.

 Constraint Details:

      2.202ns physical path delay SLICE_5 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.433ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q0,SLICE_5:ROUTE, 0.518,R4C9D.Q0,R4C9D.A0,n5:C0TOFCO_DEL, 0.809,R4C9D.A0,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_5 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n5:R4C9D.Q0:R4C9D.A0:0.518">       R4C9D.Q0 to R4C9D.A0      </A> <A href="#@net:n5">n5</A>
C0TOFCO_DE  ---     0.809       R4C9D.A0 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.202   (76.5% logic, 23.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.444ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i6</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.191ns  (75.8% logic, 24.2% route), 4 logic levels.

 Constraint Details:

      2.191ns physical path delay SLICE_5 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.444ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q1,SLICE_5:ROUTE, 0.530,R4C9D.Q1,R4C9D.A1,cnt_6:C1TOFCO_DEL, 0.703,R4C9D.A1,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOFCO_DEL, 0.130,R4C10A.FCI,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_5 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q1 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_6:R4C9D.Q1:R4C9D.A1:0.530">       R4C9D.Q1 to R4C9D.A1      </A> <A href="#@net:cnt_6">cnt_6</A>
C1TOFCO_DE  ---     0.703       R4C9D.A1 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOFCO_D  ---     0.130     R4C10A.FCI to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.191   (75.8% logic, 24.2% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.456ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i3</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.179ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      2.179ns physical path delay SLICE_0 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.456ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOFCO_DEL, 0.130,R4C9B.FCI,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF0_DEL, 0.462,R4C9C.FCI,R4C9C.F0,SLICE_1:ROUTE, 0.000,R4C9C.F0,R4C9C.DI0,n53">Data path</A> SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOFCO_D  ---     0.130      R4C9B.FCI to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF0_DE  ---     0.462      R4C9C.FCI to       R4C9C.F0 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n53:R4C9C.F0:R4C9C.DI0:0.000">       R4C9C.F0 to R4C9C.DI0     </A> <A href="#@net:n53">n53</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.179   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.456ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.179ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      2.179ns physical path delay SLICE_1 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.456ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:C1TOFCO_DEL, 0.703,R4C9C.A1,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOFCO_DEL, 0.130,R4C9D.FCI,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_1 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
C1TOFCO_DE  ---     0.703       R4C9C.A1 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOFCO_D  ---     0.130      R4C9D.FCI to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.179   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.456ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.179ns  (76.2% logic, 23.8% route), 4 logic levels.

 Constraint Details:

      2.179ns physical path delay SLICE_3 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.456ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOFCO_DEL, 0.130,R4C9C.FCI,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF0_DEL, 0.462,R4C9D.FCI,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_3 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOFCO_D  ---     0.130      R4C9C.FCI to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF0_DE  ---     0.462      R4C9D.FCI to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.179   (76.2% logic, 23.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.468ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">cnt_237__i7</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.167ns  (75.5% logic, 24.5% route), 3 logic levels.

 Constraint Details:

      2.167ns physical path delay SLICE_4 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.468ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10A.CLK,R4C10A.Q0,SLICE_4:ROUTE, 0.530,R4C10A.Q0,R4C10A.A0,cnt_7:C0TOFCO_DEL, 0.809,R4C10A.A0,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_4 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10A.CLK to      R4C10A.Q0 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_7:R4C10A.Q0:R4C10A.A0:0.530">      R4C10A.Q0 to R4C10A.A0     </A> <A href="#@net:cnt_7">cnt_7</A>
C0TOFCO_DE  ---     0.809      R4C10A.A0 to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.167   (75.5% logic, 24.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.480ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.155ns  (76.0% logic, 24.0% route), 3 logic levels.

 Constraint Details:

      2.155ns physical path delay SLICE_1 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.480ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:C0TOFCO_DEL, 0.809,R4C9C.A0,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF0_DEL, 0.462,R4C9D.FCI,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_1 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
C0TOFCO_DE  ---     0.809       R4C9C.A0 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF0_DE  ---     0.462      R4C9D.FCI to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.155   (76.0% logic, 24.0% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.480ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i3</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.155ns  (76.0% logic, 24.0% route), 3 logic levels.

 Constraint Details:

      2.155ns physical path delay SLICE_3 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.480ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:C0TOFCO_DEL, 0.809,R4C9B.A0,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF0_DEL, 0.462,R4C9C.FCI,R4C9C.F0,SLICE_1:ROUTE, 0.000,R4C9C.F0,R4C9C.DI0,n53">Data path</A> SLICE_3 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
C0TOFCO_DE  ---     0.809       R4C9B.A0 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF0_DE  ---     0.462      R4C9C.FCI to       R4C9C.F0 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n53:R4C9C.F0:R4C9C.DI0:0.000">       R4C9C.F0 to R4C9C.DI0     </A> <A href="#@net:n53">n53</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.155   (76.0% logic, 24.0% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.480ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i5</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.155ns  (76.0% logic, 24.0% route), 3 logic levels.

 Constraint Details:

      2.155ns physical path delay SLICE_5 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.480ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q0,SLICE_5:ROUTE, 0.518,R4C9D.Q0,R4C9D.A0,n5:C0TOFCO_DEL, 0.809,R4C9D.A0,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_5 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n5:R4C9D.Q0:R4C9D.A0:0.518">       R4C9D.Q0 to R4C9D.A0      </A> <A href="#@net:n5">n5</A>
C0TOFCO_DE  ---     0.809       R4C9D.A0 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.155   (76.0% logic, 24.0% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.527ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i6</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.108ns  (74.9% logic, 25.1% route), 3 logic levels.

 Constraint Details:

      2.108ns physical path delay SLICE_5 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.527ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q1,SLICE_5:ROUTE, 0.530,R4C9D.Q1,R4C9D.A1,cnt_6:C1TOFCO_DEL, 0.703,R4C9D.A1,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF1_DEL, 0.509,R4C10A.FCI,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_5 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q1 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_6:R4C9D.Q1:R4C9D.A1:0.530">       R4C9D.Q1 to R4C9D.A1      </A> <A href="#@net:cnt_6">cnt_6</A>
C1TOFCO_DE  ---     0.703       R4C9D.A1 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF1_DE  ---     0.509     R4C10A.FCI to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.108   (74.9% logic, 25.1% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.539ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_3">cnt_237__i2</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.096ns  (75.3% logic, 24.7% route), 3 logic levels.

 Constraint Details:

      2.096ns physical path delay SLICE_0 to SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.539ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOF1_DEL, 0.509,R4C9B.FCI,R4C9B.F1,SLICE_3:ROUTE, 0.000,R4C9B.F1,R4C9B.DI1,n54">Data path</A> SLICE_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOF1_DE  ---     0.509      R4C9B.FCI to       R4C9B.F1 <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n54:R4C9B.F1:R4C9B.DI1:0.000">       R4C9B.F1 to R4C9B.DI1     </A> <A href="#@net:n54">n54</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.096   (75.3% logic, 24.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.539ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.096ns  (75.3% logic, 24.7% route), 3 logic levels.

 Constraint Details:

      2.096ns physical path delay SLICE_1 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.539ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:C1TOFCO_DEL, 0.703,R4C9C.A1,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF1_DEL, 0.509,R4C9D.FCI,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_1 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
C1TOFCO_DE  ---     0.703       R4C9C.A1 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF1_DE  ---     0.509      R4C9D.FCI to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.096   (75.3% logic, 24.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.539ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i4</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.096ns  (75.3% logic, 24.7% route), 3 logic levels.

 Constraint Details:

      2.096ns physical path delay SLICE_3 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.539ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF1_DEL, 0.509,R4C9C.FCI,R4C9C.F1,SLICE_1:ROUTE, 0.000,R4C9C.F1,R4C9C.DI1,n52">Data path</A> SLICE_3 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF1_DE  ---     0.509      R4C9C.FCI to       R4C9C.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n52:R4C9C.F1:R4C9C.DI1:0.000">       R4C9C.F1 to R4C9C.DI1     </A> <A href="#@net:n52">n52</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.096   (75.3% logic, 24.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.574ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">cnt_237__i8</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.061ns  (74.3% logic, 25.7% route), 3 logic levels.

 Constraint Details:

      2.061ns physical path delay SLICE_4 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.574ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10A.CLK,R4C10A.Q1,SLICE_4:ROUTE, 0.530,R4C10A.Q1,R4C10A.A1,cnt_8:C1TOFCO_DEL, 0.703,R4C10A.A1,R4C10A.FCO,SLICE_4:ROUTE, 0.000,R4C10A.FCO,R4C10B.FCI,n1305:FCITOF0_DEL, 0.462,R4C10B.FCI,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_4 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10A.CLK to      R4C10A.Q1 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_8:R4C10A.Q1:R4C10A.A1:0.530">      R4C10A.Q1 to R4C10A.A1     </A> <A href="#@net:cnt_8">cnt_8</A>
C1TOFCO_DE  ---     0.703      R4C10A.A1 to     R4C10A.FCO <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n1305:R4C10A.FCO:R4C10B.FCI:0.000">     R4C10A.FCO to R4C10B.FCI    </A> <A href="#@net:n1305">n1305</A>
FCITOF0_DE  ---     0.462     R4C10B.FCI to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.061   (74.3% logic, 25.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.574ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i6</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.061ns  (74.3% logic, 25.7% route), 3 logic levels.

 Constraint Details:

      2.061ns physical path delay SLICE_5 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.574ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q1,SLICE_5:ROUTE, 0.530,R4C9D.Q1,R4C9D.A1,cnt_6:C1TOFCO_DEL, 0.703,R4C9D.A1,R4C9D.FCO,SLICE_5:ROUTE, 0.000,R4C9D.FCO,R4C10A.FCI,n1304:FCITOF0_DEL, 0.462,R4C10A.FCI,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_5 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q1 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_6:R4C9D.Q1:R4C9D.A1:0.530">       R4C9D.Q1 to R4C9D.A1      </A> <A href="#@net:cnt_6">cnt_6</A>
C1TOFCO_DE  ---     0.703       R4C9D.A1 to      R4C9D.FCO <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n1304:R4C9D.FCO:R4C10A.FCI:0.000">      R4C9D.FCO to R4C10A.FCI    </A> <A href="#@net:n1304">n1304</A>
FCITOF0_DE  ---     0.462     R4C10A.FCI to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.061   (74.3% logic, 25.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.586ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_3">cnt_237__i1</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.049ns  (74.7% logic, 25.3% route), 3 logic levels.

 Constraint Details:

      2.049ns physical path delay SLICE_0 to SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.586ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:C1TOFCO_DEL, 0.703,R4C9A.A1,R4C9A.FCO,SLICE_0:ROUTE, 0.000,R4C9A.FCO,R4C9B.FCI,n1301:FCITOF0_DEL, 0.462,R4C9B.FCI,R4C9B.F0,SLICE_3:ROUTE, 0.000,R4C9B.F0,R4C9B.DI0,n55">Data path</A> SLICE_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
C1TOFCO_DE  ---     0.703       R4C9A.A1 to      R4C9A.FCO <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n1301:R4C9A.FCO:R4C9B.FCI:0.000">      R4C9A.FCO to R4C9B.FCI     </A> <A href="#@net:n1301">n1301</A>
FCITOF0_DE  ---     0.462      R4C9B.FCI to       R4C9B.F0 <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n55:R4C9B.F0:R4C9B.DI0:0.000">       R4C9B.F0 to R4C9B.DI0     </A> <A href="#@net:n55">n55</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.049   (74.7% logic, 25.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.586ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.049ns  (74.7% logic, 25.3% route), 3 logic levels.

 Constraint Details:

      2.049ns physical path delay SLICE_1 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.586ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:C1TOFCO_DEL, 0.703,R4C9C.A1,R4C9C.FCO,SLICE_1:ROUTE, 0.000,R4C9C.FCO,R4C9D.FCI,n1303:FCITOF0_DEL, 0.462,R4C9D.FCI,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_1 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
C1TOFCO_DE  ---     0.703       R4C9C.A1 to      R4C9C.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n1303:R4C9C.FCO:R4C9D.FCI:0.000">      R4C9C.FCO to R4C9D.FCI     </A> <A href="#@net:n1303">n1303</A>
FCITOF0_DE  ---     0.462      R4C9D.FCI to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.049   (74.7% logic, 25.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 478.586ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i3</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               2.049ns  (74.7% logic, 25.3% route), 3 logic levels.

 Constraint Details:

      2.049ns physical path delay SLICE_3 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 478.586ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:C1TOFCO_DEL, 0.703,R4C9B.A1,R4C9B.FCO,SLICE_3:ROUTE, 0.000,R4C9B.FCO,R4C9C.FCI,n1302:FCITOF0_DEL, 0.462,R4C9C.FCI,R4C9C.F0,SLICE_1:ROUTE, 0.000,R4C9C.F0,R4C9C.DI0,n53">Data path</A> SLICE_3 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
C1TOFCO_DE  ---     0.703       R4C9B.A1 to      R4C9B.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n1302:R4C9B.FCO:R4C9C.FCI:0.000">      R4C9B.FCO to R4C9C.FCI     </A> <A href="#@net:n1302">n1302</A>
FCITOF0_DE  ---     0.462      R4C9C.FCI to       R4C9C.F0 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n53:R4C9C.F0:R4C9C.DI0:0.000">       R4C9C.F0 to R4C9C.DI0     </A> <A href="#@net:n53">n53</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    2.049   (74.7% logic, 25.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.036ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">cnt_237__i7</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.599ns  (66.9% logic, 33.1% route), 2 logic levels.

 Constraint Details:

      1.599ns physical path delay SLICE_4 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.036ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10A.CLK,R4C10A.Q0,SLICE_4:ROUTE, 0.530,R4C10A.Q0,R4C10A.A0,cnt_7:CTOF1_DEL, 0.703,R4C10A.A0,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10A.CLK to      R4C10A.Q0 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_7:R4C10A.Q0:R4C10A.A0:0.530">      R4C10A.Q0 to R4C10A.A0     </A> <A href="#@net:cnt_7">cnt_7</A>
CTOF1_DEL   ---     0.703      R4C10A.A0 to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.599   (66.9% logic, 33.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.048ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i4</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.587ns  (67.4% logic, 32.6% route), 2 logic levels.

 Constraint Details:

      1.587ns physical path delay SLICE_1 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.048ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:CTOF1_DEL, 0.703,R4C9C.A0,R4C9C.F1,SLICE_1:ROUTE, 0.000,R4C9C.F1,R4C9C.DI1,n52">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
CTOF1_DEL   ---     0.703       R4C9C.A0 to       R4C9C.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n52:R4C9C.F1:R4C9C.DI1:0.000">       R4C9C.F1 to R4C9C.DI1     </A> <A href="#@net:n52">n52</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.587   (67.4% logic, 32.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.048ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_3">cnt_237__i2</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.587ns  (67.4% logic, 32.6% route), 2 logic levels.

 Constraint Details:

      1.587ns physical path delay SLICE_3 to SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.048ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:CTOF1_DEL, 0.703,R4C9B.A0,R4C9B.F1,SLICE_3:ROUTE, 0.000,R4C9B.F1,R4C9B.DI1,n54">Data path</A> SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
CTOF1_DEL   ---     0.703       R4C9B.A0 to       R4C9B.F1 <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n54:R4C9B.F1:R4C9B.DI1:0.000">       R4C9B.F1 to R4C9B.DI1     </A> <A href="#@net:n54">n54</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.587   (67.4% logic, 32.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.048ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i5</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.587ns  (67.4% logic, 32.6% route), 2 logic levels.

 Constraint Details:

      1.587ns physical path delay SLICE_5 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.048ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q0,SLICE_5:ROUTE, 0.518,R4C9D.Q0,R4C9D.A0,n5:CTOF1_DEL, 0.703,R4C9D.A0,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n5:R4C9D.Q0:R4C9D.A0:0.518">       R4C9D.Q0 to R4C9D.A0      </A> <A href="#@net:n5">n5</A>
CTOF1_DEL   ---     0.703       R4C9D.A0 to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.587   (67.4% logic, 32.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2">cnt_237__i9</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2">cnt_237__i9</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.300ns  (59.2% logic, 40.8% route), 2 logic levels.

 Constraint Details:

      1.300ns physical path delay SLICE_2 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10B.CLK,R4C10B.Q0,SLICE_2:ROUTE, 0.530,R4C10B.Q0,R4C10B.A0,cnt_9:CTOF_DEL, 0.404,R4C10B.A0,R4C10B.F0,SLICE_2:ROUTE, 0.000,R4C10B.F0,R4C10B.DI0,n47">Data path</A> SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10B.CLK to      R4C10B.Q0 <A href="#@comp:SLICE_2">SLICE_2</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_9:R4C10B.Q0:R4C10B.A0:0.530">      R4C10B.Q0 to R4C10B.A0     </A> <A href="#@net:cnt_9">cnt_9</A>
CTOF_DEL    ---     0.404      R4C10B.A0 to      R4C10B.F0 <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n47:R4C10B.F0:R4C10B.DI0:0.000">      R4C10B.F0 to R4C10B.DI0    </A> <A href="#@net:n47">n47</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.300   (59.2% logic, 40.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10B.CLK:3.080">        OSC.OSC to R4C10B.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">cnt_237__i7</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i7</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.300ns  (59.2% logic, 40.8% route), 2 logic levels.

 Constraint Details:

      1.300ns physical path delay SLICE_4 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10A.CLK,R4C10A.Q0,SLICE_4:ROUTE, 0.530,R4C10A.Q0,R4C10A.A0,cnt_7:CTOF_DEL, 0.404,R4C10A.A0,R4C10A.F0,SLICE_4:ROUTE, 0.000,R4C10A.F0,R4C10A.DI0,n49">Data path</A> SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10A.CLK to      R4C10A.Q0 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_7:R4C10A.Q0:R4C10A.A0:0.530">      R4C10A.Q0 to R4C10A.A0     </A> <A href="#@net:cnt_7">cnt_7</A>
CTOF_DEL    ---     0.404      R4C10A.A0 to      R4C10A.F0 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n49:R4C10A.F0:R4C10A.DI0:0.000">      R4C10A.F0 to R4C10A.DI0    </A> <A href="#@net:n49">n49</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.300   (59.2% logic, 40.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_4">cnt_237__i8</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_4">cnt_237__i8</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.300ns  (59.2% logic, 40.8% route), 2 logic levels.

 Constraint Details:

      1.300ns physical path delay SLICE_4 to SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C10A.CLK,R4C10A.Q1,SLICE_4:ROUTE, 0.530,R4C10A.Q1,R4C10A.A1,cnt_8:CTOF_DEL, 0.404,R4C10A.A1,R4C10A.F1,SLICE_4:ROUTE, 0.000,R4C10A.F1,R4C10A.DI1,n48">Data path</A> SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366     R4C10A.CLK to      R4C10A.Q1 <A href="#@comp:SLICE_4">SLICE_4</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_8:R4C10A.Q1:R4C10A.A1:0.530">      R4C10A.Q1 to R4C10A.A1     </A> <A href="#@net:cnt_8">cnt_8</A>
CTOF_DEL    ---     0.404      R4C10A.A1 to      R4C10A.F1 <A href="#@comp:SLICE_4">SLICE_4</A>
ROUTE         1     0.000<A href="#@net:n48:R4C10A.F1:R4C10A.DI1:0.000">      R4C10A.F1 to R4C10A.DI1    </A> <A href="#@net:n48">n48</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.300   (59.2% logic, 40.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C10A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C10A.CLK:3.080">        OSC.OSC to R4C10A.CLK    </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.335ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i6</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i6</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.300ns  (59.2% logic, 40.8% route), 2 logic levels.

 Constraint Details:

      1.300ns physical path delay SLICE_5 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.335ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q1,SLICE_5:ROUTE, 0.530,R4C9D.Q1,R4C9D.A1,cnt_6:CTOF_DEL, 0.404,R4C9D.A1,R4C9D.F1,SLICE_5:ROUTE, 0.000,R4C9D.F1,R4C9D.DI1,n50">Data path</A> SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q1 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE        13     0.530<A href="#@net:cnt_6:R4C9D.Q1:R4C9D.A1:0.530">       R4C9D.Q1 to R4C9D.A1      </A> <A href="#@net:cnt_6">cnt_6</A>
CTOF_DEL    ---     0.404       R4C9D.A1 to       R4C9D.F1 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n50:R4C9D.F1:R4C9D.DI1:0.000">       R4C9D.F1 to R4C9D.DI1     </A> <A href="#@net:n50">n50</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.300   (59.2% logic, 40.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">cnt_237__i0</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">cnt_237__i0</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_0 to SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9A.CLK,R4C9A.Q1,SLICE_0:ROUTE, 0.518,R4C9A.Q1,R4C9A.A1,n10:CTOF_DEL, 0.404,R4C9A.A1,R4C9A.F1,SLICE_0:ROUTE, 0.000,R4C9A.F1,R4C9A.DI1,n56">Data path</A> SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9A.CLK to       R4C9A.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n10:R4C9A.Q1:R4C9A.A1:0.518">       R4C9A.Q1 to R4C9A.A1      </A> <A href="#@net:n10">n10</A>
CTOF_DEL    ---     0.404       R4C9A.A1 to       R4C9A.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n56:R4C9A.F1:R4C9A.DI1:0.000">       R4C9A.F1 to R4C9A.DI1     </A> <A href="#@net:n56">n56</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9A.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9A.CLK:3.080">        OSC.OSC to R4C9A.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i4</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i4</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_1 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q1,SLICE_1:ROUTE, 0.518,R4C9C.Q1,R4C9C.A1,n6:CTOF_DEL, 0.404,R4C9C.A1,R4C9C.F1,SLICE_1:ROUTE, 0.000,R4C9C.F1,R4C9C.DI1,n52">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q1 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n6:R4C9C.Q1:R4C9C.A1:0.518">       R4C9C.Q1 to R4C9C.A1      </A> <A href="#@net:n6">n6</A>
CTOF_DEL    ---     0.404       R4C9C.A1 to       R4C9C.F1 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n52:R4C9C.F1:R4C9C.DI1:0.000">       R4C9C.F1 to R4C9C.DI1     </A> <A href="#@net:n52">n52</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_1">cnt_237__i3</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1">cnt_237__i3</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_1 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9C.CLK,R4C9C.Q0,SLICE_1:ROUTE, 0.518,R4C9C.Q0,R4C9C.A0,n7:CTOF_DEL, 0.404,R4C9C.A0,R4C9C.F0,SLICE_1:ROUTE, 0.000,R4C9C.F0,R4C9C.DI0,n53">Data path</A> SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9C.CLK to       R4C9C.Q0 <A href="#@comp:SLICE_1">SLICE_1</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n7:R4C9C.Q0:R4C9C.A0:0.518">       R4C9C.Q0 to R4C9C.A0      </A> <A href="#@net:n7">n7</A>
CTOF_DEL    ---     0.404       R4C9C.A0 to       R4C9C.F0 <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n53:R4C9C.F0:R4C9C.DI0:0.000">       R4C9C.F0 to R4C9C.DI0     </A> <A href="#@net:n53">n53</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9C.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9C.CLK:3.080">        OSC.OSC to R4C9C.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i2</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_3">cnt_237__i2</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_3 to SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q1,SLICE_3:ROUTE, 0.518,R4C9B.Q1,R4C9B.A1,n8:CTOF_DEL, 0.404,R4C9B.A1,R4C9B.F1,SLICE_3:ROUTE, 0.000,R4C9B.F1,R4C9B.DI1,n54">Data path</A> SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q1 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n8:R4C9B.Q1:R4C9B.A1:0.518">       R4C9B.Q1 to R4C9B.A1      </A> <A href="#@net:n8">n8</A>
CTOF_DEL    ---     0.404       R4C9B.A1 to       R4C9B.F1 <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n54:R4C9B.F1:R4C9B.DI1:0.000">       R4C9B.F1 to R4C9B.DI1     </A> <A href="#@net:n54">n54</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_3">cnt_237__i1</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_3">cnt_237__i1</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_3 to SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9B.CLK,R4C9B.Q0,SLICE_3:ROUTE, 0.518,R4C9B.Q0,R4C9B.A0,n9:CTOF_DEL, 0.404,R4C9B.A0,R4C9B.F0,SLICE_3:ROUTE, 0.000,R4C9B.F0,R4C9B.DI0,n55">Data path</A> SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9B.CLK to       R4C9B.Q0 <A href="#@comp:SLICE_3">SLICE_3</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n9:R4C9B.Q0:R4C9B.A0:0.518">       R4C9B.Q0 to R4C9B.A0      </A> <A href="#@net:n9">n9</A>
CTOF_DEL    ---     0.404       R4C9B.A0 to       R4C9B.F0 <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n55:R4C9B.F0:R4C9B.DI0:0.000">       R4C9B.F0 to R4C9B.DI0     </A> <A href="#@net:n55">n55</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9B.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9B.CLK:3.080">        OSC.OSC to R4C9B.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 479.347ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5">cnt_237__i5</A>  (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_5">cnt_237__i5</A>  (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A> +)

   Delay:               1.288ns  (59.8% logic, 40.2% route), 2 logic levels.

 Constraint Details:

      1.288ns physical path delay SLICE_5 to SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.134ns DIN_SET requirement (totaling 480.635ns) by 479.347ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:REG_DEL, 0.366,R4C9D.CLK,R4C9D.Q0,SLICE_5:ROUTE, 0.518,R4C9D.Q0,R4C9D.A0,n5:CTOF_DEL, 0.404,R4C9D.A0,R4C9D.F0,SLICE_5:ROUTE, 0.000,R4C9D.F0,R4C9D.DI0,n51">Data path</A> SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.366      R4C9D.CLK to       R4C9D.Q0 <A href="#@comp:SLICE_5">SLICE_5</A> (from <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
ROUTE         1     0.518<A href="#@net:n5:R4C9D.Q0:R4C9D.A0:0.518">       R4C9D.Q0 to R4C9D.A0      </A> <A href="#@net:n5">n5</A>
CTOF_DEL    ---     0.404       R4C9D.A0 to       R4C9D.F0 <A href="#@comp:SLICE_5">SLICE_5</A>
ROUTE         1     0.000<A href="#@net:n51:R4C9D.F0:R4C9D.DI0:0.000">       R4C9D.F0 to R4C9D.DI0     </A> <A href="#@net:n51">n51</A> (to <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>)
                  --------
                    1.288   (59.8% logic, 40.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Source Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk_c_c' 2.080000 MHz ;:ROUTE, 3.080,OSC.OSC,R4C9D.CLK,osc_clk_c_c">Destination Clock Path</A> OSCH_inst to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.080<A href="#@net:osc_clk_c_c:OSC.OSC:R4C9D.CLK:3.080">        OSC.OSC to R4C9D.CLK     </A> <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>
                  --------
                    3.080   (0.0% logic, 100.0% route), 0 logic levels.

Report:  369.959MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk_c_c" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|  369.959 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: <A href="#@net:n1378">n1378</A>   Source: SLICE_25.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk_c_c">osc_clk_c_c</A>   Source: OSCH_inst.OSC   Loads: 6
   Covered under: FREQUENCY NET "osc_clk_c_c" 2.080000 MHz ;

Clock Domain: <A href="#@net:latch_c">latch_c</A>   Source: latch.PAD   Loads: 11
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:n1377">n1377</A>   Source: SLICE_26.F1   Loads: 15
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:clk_c">clk_c</A>   Source: clk.PAD   Loads: 12
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 55 paths, 1 nets, and 191 connections (65.19% coverage)

