{
  "design": {
    "design_info": {
      "boundary_crc": "0x3E2F63CE2FD28E02",
      "device": "xc7z020clg400-1",
      "name": "ex_sim",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "axi4stream_vip_mst": "",
      "axi4stream_vip_slv": "",
      "axis_fifo_v1_0_0": ""
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_sim_clk_wiz_0_0_clk_out1"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi4stream_vip_mst": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "ex_sim_axi4stream_vip_mst_0",
        "parameters": {
          "HAS_ACLKEN": {
            "value": "0"
          },
          "HAS_ARESETN": {
            "value": "1"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "TDATA_NUM_BYTES": {
            "value": "64"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "axi4stream_vip_slv": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "ex_sim_axi4stream_vip_slv_0",
        "parameters": {
          "HAS_ACLKEN": {
            "value": "0"
          },
          "HAS_ARESETN": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "axis_fifo_v1_0_0": {
        "vlnv": "xilinx.com:user:axis_fifo_v1_0:1.0",
        "xci_name": "ex_sim_axis_fifo_v1_0_0_0"
      }
    },
    "interface_nets": {
      "axi4stream_vip_mst_M_AXIS": {
        "interface_ports": [
          "axi4stream_vip_mst/M_AXIS",
          "axis_fifo_v1_0_0/s00_axis"
        ]
      },
      "axis_fifo_v1_0_0_m00_axis": {
        "interface_ports": [
          "axi4stream_vip_slv/S_AXIS",
          "axis_fifo_v1_0_0/m00_axis"
        ]
      }
    },
    "nets": {
      "aclk_1": {
        "ports": [
          "aclk",
          "axi4stream_vip_mst/aclk",
          "axi4stream_vip_slv/aclk",
          "axis_fifo_v1_0_0/s00_axis_aclk",
          "axis_fifo_v1_0_0/m00_axis_aclk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "axi4stream_vip_mst/aresetn",
          "axi4stream_vip_slv/aresetn",
          "axis_fifo_v1_0_0/s00_axis_aresetn",
          "axis_fifo_v1_0_0/m00_axis_aresetn"
        ]
      }
    }
  }
}