mux_3to1: 
control_all: 
reg__22: 
reg__7: 
logic__16: 
bin2led7: 
case__8: 
reg__9: 
logic__49: 
muxpart__3: 
logic__10: 
reg__6: 
reg__11: 
datapath__20: 
datapath__13: 
muxpart__6: 
datapath__18: 
counter_all: 
reg__4: 
datapath__9: 
datapath__16: 
reg__17: 
logic__7: 
reg__10: 
datapath__1: 
reg__2: 
case__4: 
reg__20: 
logic__50: 
reg__23: 
alarm: 
logic__11: 
normal: 
reset: 
reg__14: 
logic__14: 
datapath__2: 
alarm_hour: 
alarm_min: 
bin2led7_2led: 
mux_3to1_hour: 
control: 
muxpart__4: 
datapath__11: 
bin2led7_2led_hour: 
datapath__12: 
logic__28: 
reg__13: 
case__5: 
led_alarm: 
logic__45: 
counter_second: 
reg__12: 
logic__26: 
datapath__17: 
logic__33: 
case__10: 
reg__3: 
datapath__10: 
muxpart__5: 
reg__21: 
datapath__3: 
case__1: 
logic__3: 
logic__44: 
muxpart__1: 
logic__54: 
logic__58: 
reg__25: 
counter_hour: 
reg__19: 
logic__4: 
case__2: 
datapath: 
digital_clock: 
datapath__7: 
RisingEdgeDetector: 
reg__5: 
logic__27: 
reg__28: 
normal_hour: 
reg: 
reg__18: 
logic__30: 
reg__24: 
reg__1: 
datapath__5: 
logic__40: 
logic: 
case__9: 
muxpart: 
datapath__21: 
reg__16: 
logic__21: 
logic__19: 
logic__15: 
screen_display: 
case__12: 
case__6: 
counter: 
reg__27: 
datapath__15: 
normal_second: 
counter_min: 
datapath__14: 
counter_sum: 
pause: 
datapath__6: 
logic__56: 
logic__23: 
logic__48: 
reg__26: 
normal_sum: 
logic__31: 
create1hz: 
datapath__8: 
logic__51: 
datapath__19: 
case__11: 
muxpart__2: 
case__3: 
logic__41: 
case__7: 
reg__15: 
datapath__4: 
normal_min: 
add: 
case: 
reg__8: 
