verilog xil_defaultlib  \
"../../../bd/design_1/ip/design_1_ssd_0_0/sim/design_1_ssd_0_0.v" \
"../../../bd/design_1/ipshared/55c8/sim/uart_axi_master_block_uart_axi_master_0_2.v" \
"../../../bd/design_1/ipshared/55c8/src/debounce.v" \
"../../../bd/design_1/ipshared/55c8/src/uart_axi_master.v" \
"../../../bd/design_1/ipshared/55c8/sim/uart_axi_master_block.v" \
"../../../bd/design_1/ip/design_1_uart_axi_master_block_0_0/sim/design_1_uart_axi_master_block_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
