#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa1e2427250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa1e2427ec0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fa1e240b0e0 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000011010>;
enum0x7fa1e2509a50 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fa1e2526530_0 .net "active", 0 0, v0x7fa1e2524670_0;  1 drivers
v0x7fa1e25265f0_0 .net "address", 31 0, L_0x7fa1e2527af0;  1 drivers
v0x7fa1e2526680_0 .net "byteenable", 3 0, v0x7fa1e25247c0_0;  1 drivers
v0x7fa1e2526750_0 .var "clk", 0 0;
v0x7fa1e25267e0_0 .net "read", 0 0, v0x7fa1e251f470_0;  1 drivers
v0x7fa1e25268b0_0 .net "readdata", 31 0, v0x7fa1e25262b0_0;  1 drivers
v0x7fa1e2526940_0 .net "register_v0", 31 0, L_0x7fa1e2526ec0;  1 drivers
v0x7fa1e25269d0_0 .var "reset", 0 0;
v0x7fa1e2526a60_0 .net "state", 2 0, v0x7fa1e2522610_0;  1 drivers
v0x7fa1e2526bf0_0 .var "waitrequest", 0 0;
v0x7fa1e2526c80_0 .net "write", 0 0, v0x7fa1e251f500_0;  1 drivers
v0x7fa1e2526d10_0 .net "writedata", 31 0, L_0x7fa1e2526f70;  1 drivers
E_0x7fa1e24308b0 .event negedge, v0x7fa1e251dde0_0;
S_0x7fa1e242c000 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x7fa1e2427ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x7fa1e2526ec0 .functor BUFZ 32, v0x7fa1e2522810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa1e2526f70 .functor BUFZ 32, v0x7fa1e2525370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa1e2526fe0 .functor AND 1, v0x7fa1e251f7e0_0, L_0x7fa1e2529b20, C4<1>, C4<1>;
L_0x7fa1e2527110 .functor OR 1, L_0x7fa1e2526fe0, v0x7fa1e251f740_0, C4<0>, C4<0>;
L_0x7fa1e2527af0 .functor BUFZ 32, L_0x7fa1e2527a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa1e25226a0_0 .net "ALUAmux2to1", 31 0, L_0x7fa1e25288d0;  1 drivers
v0x7fa1e2522740_0 .net "ALUB", 31 0, v0x7fa1e251d020_0;  1 drivers
v0x7fa1e2522810_0 .var "ALUOut", 31 0;
v0x7fa1e25228c0_0 .net "ALUSrcA", 0 0, v0x7fa1e251f0d0_0;  1 drivers
v0x7fa1e2522970_0 .net "ALUSrcB", 1 0, v0x7fa1e251f160_0;  1 drivers
v0x7fa1e2522a80_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fa1e251b950_0;  1 drivers
v0x7fa1e2522b50_0 .net "ALU_result", 31 0, v0x7fa1e251ba00_0;  1 drivers
v0x7fa1e2522c20_0 .net "ALUctl", 3 0, v0x7fa1e251f220_0;  1 drivers
v0x7fa1e2522cf0_0 .net "Decodemux2to1", 31 0, L_0x7fa1e25274b0;  1 drivers
v0x7fa1e2522e00_0 .net "HI", 31 0, v0x7fa1e251d990_0;  1 drivers
v0x7fa1e2522e90_0 .net "IRWrite", 0 0, v0x7fa1e251f2f0_0;  1 drivers
v0x7fa1e2522f20_0 .net "IorD", 0 0, v0x7fa1e251f3a0_0;  1 drivers
v0x7fa1e2522fb0_0 .net "LO", 31 0, v0x7fa1e251da30_0;  1 drivers
v0x7fa1e2523040_0 .net "MEMmux2to1", 31 0, L_0x7fa1e2527a00;  1 drivers
v0x7fa1e25230d0_0 .net "MemtoReg", 0 0, v0x7fa1e251f590_0;  1 drivers
v0x7fa1e2523180_0 .net "PC", 31 0, v0x7fa1e25201d0_0;  1 drivers
v0x7fa1e2523250_0 .net "PCSource", 1 0, v0x7fa1e251f630_0;  1 drivers
v0x7fa1e2523420_0 .net "PCWrite", 0 0, v0x7fa1e251f740_0;  1 drivers
v0x7fa1e25234b0_0 .net "PCWriteCond", 0 0, v0x7fa1e251f7e0_0;  1 drivers
v0x7fa1e2523540_0 .net "RegDst", 0 0, v0x7fa1e251f880_0;  1 drivers
v0x7fa1e25235d0_0 .net "RegWrite", 0 0, v0x7fa1e251f920_0;  1 drivers
v0x7fa1e2523660_0 .net "RegWritemux2to1", 31 0, L_0x7fa1e2528440;  1 drivers
v0x7fa1e25236f0_0 .net "Regmux2to1", 4 0, L_0x7fa1e25280e0;  1 drivers
L_0x7fa1e3873008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2523780_0 .net/2u *"_ivl_12", 2 0, L_0x7fa1e3873008;  1 drivers
v0x7fa1e2523810_0 .net *"_ivl_14", 0 0, L_0x7fa1e25273d0;  1 drivers
v0x7fa1e25238a0_0 .net *"_ivl_22", 31 0, L_0x7fa1e2527780;  1 drivers
L_0x7fa1e3873050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2523950_0 .net *"_ivl_25", 30 0, L_0x7fa1e3873050;  1 drivers
L_0x7fa1e3873098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2523a00_0 .net/2u *"_ivl_26", 31 0, L_0x7fa1e3873098;  1 drivers
v0x7fa1e2523ab0_0 .net *"_ivl_28", 0 0, L_0x7fa1e25278e0;  1 drivers
v0x7fa1e2523b50_0 .net *"_ivl_34", 31 0, L_0x7fa1e2527bd0;  1 drivers
L_0x7fa1e38730e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2523c00_0 .net *"_ivl_37", 30 0, L_0x7fa1e38730e0;  1 drivers
L_0x7fa1e3873128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2523cb0_0 .net/2u *"_ivl_38", 31 0, L_0x7fa1e3873128;  1 drivers
v0x7fa1e2523d60_0 .net *"_ivl_40", 0 0, L_0x7fa1e2527d30;  1 drivers
v0x7fa1e25232f0_0 .net *"_ivl_43", 4 0, L_0x7fa1e2527eb0;  1 drivers
v0x7fa1e2523ff0_0 .net *"_ivl_45", 4 0, L_0x7fa1e2527fd0;  1 drivers
v0x7fa1e2524080_0 .net *"_ivl_48", 31 0, L_0x7fa1e25281c0;  1 drivers
L_0x7fa1e3873170 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2524110_0 .net *"_ivl_51", 30 0, L_0x7fa1e3873170;  1 drivers
L_0x7fa1e38731b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e25241c0_0 .net/2u *"_ivl_52", 31 0, L_0x7fa1e38731b8;  1 drivers
v0x7fa1e2524270_0 .net *"_ivl_54", 0 0, L_0x7fa1e2528360;  1 drivers
v0x7fa1e2524310_0 .net *"_ivl_58", 31 0, L_0x7fa1e2528630;  1 drivers
v0x7fa1e25243c0_0 .net *"_ivl_6", 0 0, L_0x7fa1e2526fe0;  1 drivers
L_0x7fa1e3873200 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2524470_0 .net *"_ivl_61", 30 0, L_0x7fa1e3873200;  1 drivers
L_0x7fa1e3873248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2524520_0 .net/2u *"_ivl_62", 31 0, L_0x7fa1e3873248;  1 drivers
v0x7fa1e25245d0_0 .net *"_ivl_64", 0 0, L_0x7fa1e2528750;  1 drivers
v0x7fa1e2524670_0 .var "active", 0 0;
v0x7fa1e2524710_0 .net "address", 31 0, L_0x7fa1e2527af0;  alias, 1 drivers
v0x7fa1e25247c0_0 .var "byteenable", 3 0;
v0x7fa1e2524870_0 .net "clk", 0 0, v0x7fa1e2526750_0;  1 drivers
v0x7fa1e2524900_0 .net "full_instr", 31 0, L_0x7fa1e2527240;  1 drivers
v0x7fa1e25249b0_0 .net "instr15_0", 15 0, v0x7fa1e251e770_0;  1 drivers
v0x7fa1e2524a90_0 .net "instr15_11", 4 0, L_0x7fa1e2526da0;  1 drivers
v0x7fa1e2524b40_0 .net "instr20_16", 4 0, v0x7fa1e251e840_0;  1 drivers
v0x7fa1e2524be0_0 .net "instr25_21", 4 0, v0x7fa1e251e8d0_0;  1 drivers
v0x7fa1e2524c90_0 .net "instr31_26", 5 0, v0x7fa1e251e9b0_0;  1 drivers
v0x7fa1e2524d40_0 .net "pc_ctl", 0 0, L_0x7fa1e2527110;  1 drivers
v0x7fa1e2524df0_0 .net "pc_in", 31 0, v0x7fa1e2520be0_0;  1 drivers
v0x7fa1e2524ec0_0 .net "read", 0 0, v0x7fa1e251f470_0;  alias, 1 drivers
v0x7fa1e2524f50_0 .net "readR1", 4 0, L_0x7fa1e2528830;  1 drivers
v0x7fa1e2525000_0 .net "readR2", 4 0, L_0x7fa1e2528b80;  1 drivers
v0x7fa1e25250b0_0 .net "readdata", 31 0, v0x7fa1e25262b0_0;  alias, 1 drivers
v0x7fa1e2525160_0 .net "readdata1", 31 0, L_0x7fa1e2528ec0;  1 drivers
v0x7fa1e2525210_0 .net "readdata2", 31 0, L_0x7fa1e2529170;  1 drivers
v0x7fa1e25252e0_0 .var "regA", 31 0;
v0x7fa1e2525370_0 .var "regB", 31 0;
v0x7fa1e2525410_0 .net "register_v0", 31 0, L_0x7fa1e2526ec0;  alias, 1 drivers
v0x7fa1e2523e10_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  1 drivers
v0x7fa1e2523ea0_0 .var "stall", 0 0;
v0x7fa1e2523f50_0 .net "state", 2 0, v0x7fa1e2522610_0;  alias, 1 drivers
v0x7fa1e25254a0_0 .net "unsign", 0 0, v0x7fa1e251fd60_0;  1 drivers
v0x7fa1e2525570_0 .net "waitrequest", 0 0, v0x7fa1e2526bf0_0;  1 drivers
v0x7fa1e2525600_0 .net "write", 0 0, v0x7fa1e251f500_0;  alias, 1 drivers
v0x7fa1e2525690_0 .net "writedata", 31 0, L_0x7fa1e2526f70;  alias, 1 drivers
v0x7fa1e2525730_0 .net "zero", 0 0, L_0x7fa1e2529b20;  1 drivers
L_0x7fa1e2526da0 .part v0x7fa1e25262b0_0, 11, 5;
L_0x7fa1e2527240 .concat [ 16 5 5 6], v0x7fa1e251e770_0, v0x7fa1e251e840_0, v0x7fa1e251e8d0_0, v0x7fa1e251e9b0_0;
L_0x7fa1e25273d0 .cmp/eq 3, v0x7fa1e2522610_0, L_0x7fa1e3873008;
L_0x7fa1e25274b0 .functor MUXZ 32, L_0x7fa1e2527240, v0x7fa1e25262b0_0, L_0x7fa1e25273d0, C4<>;
L_0x7fa1e25275d0 .part L_0x7fa1e25274b0, 26, 6;
L_0x7fa1e25276e0 .part L_0x7fa1e25274b0, 0, 6;
L_0x7fa1e2527780 .concat [ 1 31 0 0], v0x7fa1e251f3a0_0, L_0x7fa1e3873050;
L_0x7fa1e25278e0 .cmp/eq 32, L_0x7fa1e2527780, L_0x7fa1e3873098;
L_0x7fa1e2527a00 .functor MUXZ 32, v0x7fa1e2522810_0, v0x7fa1e25201d0_0, L_0x7fa1e25278e0, C4<>;
L_0x7fa1e2527bd0 .concat [ 1 31 0 0], v0x7fa1e251f880_0, L_0x7fa1e38730e0;
L_0x7fa1e2527d30 .cmp/eq 32, L_0x7fa1e2527bd0, L_0x7fa1e3873128;
L_0x7fa1e2527eb0 .part L_0x7fa1e25274b0, 16, 5;
L_0x7fa1e2527fd0 .part L_0x7fa1e25274b0, 11, 5;
L_0x7fa1e25280e0 .functor MUXZ 5, L_0x7fa1e2527fd0, L_0x7fa1e2527eb0, L_0x7fa1e2527d30, C4<>;
L_0x7fa1e25281c0 .concat [ 1 31 0 0], v0x7fa1e251f590_0, L_0x7fa1e3873170;
L_0x7fa1e2528360 .cmp/eq 32, L_0x7fa1e25281c0, L_0x7fa1e38731b8;
L_0x7fa1e2528440 .functor MUXZ 32, v0x7fa1e25262b0_0, v0x7fa1e2522810_0, L_0x7fa1e2528360, C4<>;
L_0x7fa1e2528630 .concat [ 1 31 0 0], v0x7fa1e251f0d0_0, L_0x7fa1e3873200;
L_0x7fa1e2528750 .cmp/eq 32, L_0x7fa1e2528630, L_0x7fa1e3873248;
L_0x7fa1e25288d0 .functor MUXZ 32, v0x7fa1e25252e0_0, v0x7fa1e25201d0_0, L_0x7fa1e2528750, C4<>;
L_0x7fa1e2528a30 .part L_0x7fa1e25274b0, 26, 6;
L_0x7fa1e2528830 .part L_0x7fa1e25274b0, 21, 5;
L_0x7fa1e2528b80 .part L_0x7fa1e25274b0, 16, 5;
L_0x7fa1e2529f30 .part L_0x7fa1e25274b0, 26, 6;
L_0x7fa1e2529fd0 .part L_0x7fa1e25274b0, 0, 6;
L_0x7fa1e252a180 .part L_0x7fa1e25274b0, 21, 5;
L_0x7fa1e2528d60 .part L_0x7fa1e25274b0, 16, 5;
L_0x7fa1e252a300 .part L_0x7fa1e25274b0, 0, 16;
S_0x7fa1e2505290 .scope module, "ALU" "alu" 4 145, 5 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 6 /OUTPUT 1 "zero";
enum0x7fa1e2619700 .enum4 (4)
   "ADD" 4'b0000,
   "AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "OR" 4'b1001,
   "XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x7fa1e250c820_0 .net "ALUOperation", 3 0, v0x7fa1e251f220_0;  alias, 1 drivers
v0x7fa1e251b950_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fa1e251ba00_0 .var "ALU_result", 31 0;
v0x7fa1e251bac0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fa1e251bb70_0 .var "ALU_temp_result", 32 0;
v0x7fa1e251bc60_0 .net "A_unsign", 32 0, L_0x7fa1e2529400;  1 drivers
v0x7fa1e251bd10_0 .net "B_unsign", 32 0, L_0x7fa1e2529700;  1 drivers
L_0x7fa1e3873320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251bdc0_0 .net/2u *"_ivl_0", 31 0, L_0x7fa1e3873320;  1 drivers
L_0x7fa1e38733b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251be70_0 .net/2u *"_ivl_10", 31 0, L_0x7fa1e38733b0;  1 drivers
v0x7fa1e251bf80_0 .net *"_ivl_12", 31 0, L_0x7fa1e2529520;  1 drivers
v0x7fa1e251c030_0 .net *"_ivl_14", 31 0, L_0x7fa1e2529620;  1 drivers
L_0x7fa1e38733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251c0e0_0 .net *"_ivl_19", 0 0, L_0x7fa1e38733f8;  1 drivers
v0x7fa1e251c190_0 .net *"_ivl_2", 31 0, L_0x7fa1e2529220;  1 drivers
L_0x7fa1e3873440 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251c240_0 .net/2u *"_ivl_20", 32 0, L_0x7fa1e3873440;  1 drivers
v0x7fa1e251c2f0_0 .net *"_ivl_22", 0 0, L_0x7fa1e2529820;  1 drivers
L_0x7fa1e3873488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251c390_0 .net/2s *"_ivl_24", 1 0, L_0x7fa1e3873488;  1 drivers
L_0x7fa1e38734d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251c440_0 .net/2s *"_ivl_26", 1 0, L_0x7fa1e38734d0;  1 drivers
v0x7fa1e251c5d0_0 .net *"_ivl_28", 1 0, L_0x7fa1e2529a40;  1 drivers
v0x7fa1e251c660_0 .net *"_ivl_4", 31 0, L_0x7fa1e2529320;  1 drivers
L_0x7fa1e3873368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251c710_0 .net *"_ivl_9", 0 0, L_0x7fa1e3873368;  1 drivers
v0x7fa1e251c7c0_0 .net "a", 31 0, L_0x7fa1e25288d0;  alias, 1 drivers
v0x7fa1e251c870_0 .net "b", 31 0, v0x7fa1e251d020_0;  alias, 1 drivers
v0x7fa1e251c920_0 .var "quotient", 31 0;
v0x7fa1e251c9d0_0 .var "quotient_unsign", 32 0;
v0x7fa1e251ca80_0 .var "remainder", 31 0;
v0x7fa1e251cb30_0 .var "remainder_unsign", 32 0;
v0x7fa1e251cbe0_0 .net "unsign", 0 0, v0x7fa1e251fd60_0;  alias, 1 drivers
v0x7fa1e251cc80_0 .net "zero", 0 0, L_0x7fa1e2529b20;  alias, 1 drivers
E_0x7fa1e250ac30/0 .event edge, v0x7fa1e251cbe0_0, v0x7fa1e250c820_0, v0x7fa1e251bc60_0, v0x7fa1e251bd10_0;
E_0x7fa1e250ac30/1 .event edge, v0x7fa1e251bac0_0, v0x7fa1e251c9d0_0, v0x7fa1e251cb30_0, v0x7fa1e251bb70_0;
E_0x7fa1e250ac30/2 .event edge, v0x7fa1e251c7c0_0, v0x7fa1e251c870_0, v0x7fa1e251c920_0, v0x7fa1e251ca80_0;
E_0x7fa1e250ac30 .event/or E_0x7fa1e250ac30/0, E_0x7fa1e250ac30/1, E_0x7fa1e250ac30/2;
L_0x7fa1e2529220 .arith/sum 32, L_0x7fa1e3873320, L_0x7fa1e25288d0;
L_0x7fa1e2529320 .concat [ 32 0 0 0], L_0x7fa1e2529220;
L_0x7fa1e2529400 .concat [ 32 1 0 0], L_0x7fa1e2529320, L_0x7fa1e3873368;
L_0x7fa1e2529520 .arith/sum 32, L_0x7fa1e38733b0, v0x7fa1e251d020_0;
L_0x7fa1e2529620 .concat [ 32 0 0 0], L_0x7fa1e2529520;
L_0x7fa1e2529700 .concat [ 32 1 0 0], L_0x7fa1e2529620, L_0x7fa1e38733f8;
L_0x7fa1e2529820 .cmp/eq 33, v0x7fa1e251bb70_0, L_0x7fa1e3873440;
L_0x7fa1e2529a40 .functor MUXZ 2, L_0x7fa1e38734d0, L_0x7fa1e3873488, L_0x7fa1e2529820, C4<>;
L_0x7fa1e2529b20 .part L_0x7fa1e2529a40, 0, 1;
S_0x7fa1e251cdd0 .scope module, "ALUmux4to1" "ALUmux4to1" 4 109, 6 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fa1e2422470 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fa1e251d020_0 .var "ALUB", 31 0;
v0x7fa1e251d0d0_0 .net "ALUSrcB", 1 0, v0x7fa1e251f160_0;  alias, 1 drivers
v0x7fa1e251d170_0 .net "immediate", 15 0, v0x7fa1e251e770_0;  alias, 1 drivers
v0x7fa1e251d230_0 .net "opcode", 5 0, L_0x7fa1e2528a30;  1 drivers
v0x7fa1e251d2e0_0 .net "register_b", 31 0, L_0x7fa1e2529170;  alias, 1 drivers
v0x7fa1e251d3d0_0 .var "shift_2", 31 0;
v0x7fa1e251d480_0 .var "sign_extended", 31 0;
E_0x7fa1e251cfc0/0 .event edge, v0x7fa1e251d230_0, v0x7fa1e251d170_0, v0x7fa1e251d480_0, v0x7fa1e251d0d0_0;
E_0x7fa1e251cfc0/1 .event edge, v0x7fa1e251d2e0_0, v0x7fa1e251d3d0_0;
E_0x7fa1e251cfc0 .event/or E_0x7fa1e251cfc0/0, E_0x7fa1e251cfc0/1;
S_0x7fa1e251d5b0 .scope module, "HI_LO_Control" "HI_LO_Control" 4 151, 7 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x7fa1e261ade0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fa1e261b6a0 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fa1e251d8d0_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fa1e251b950_0;  alias, 1 drivers
v0x7fa1e251d990_0 .var "HI", 31 0;
v0x7fa1e251da30_0 .var "LO", 31 0;
v0x7fa1e251daf0_0 .net *"_ivl_0", 31 0, L_0x7fa1e2529c50;  1 drivers
L_0x7fa1e3873518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251dba0_0 .net *"_ivl_3", 25 0, L_0x7fa1e3873518;  1 drivers
L_0x7fa1e3873560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa1e251dc90_0 .net/2u *"_ivl_4", 31 0, L_0x7fa1e3873560;  1 drivers
v0x7fa1e251dd40_0 .net *"_ivl_6", 0 0, L_0x7fa1e2529cf0;  1 drivers
v0x7fa1e251dde0_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e251de80_0 .net "final_code", 5 0, L_0x7fa1e2529e10;  1 drivers
v0x7fa1e251df90_0 .net "func_code", 5 0, L_0x7fa1e2529fd0;  1 drivers
v0x7fa1e251e040_0 .net "opcode", 5 0, L_0x7fa1e2529f30;  1 drivers
v0x7fa1e251e0f0_0 .net "regA", 31 0, v0x7fa1e25252e0_0;  1 drivers
v0x7fa1e251e1a0_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  alias, 1 drivers
v0x7fa1e251e240_0 .net "state", 2 0, v0x7fa1e2522610_0;  alias, 1 drivers
E_0x7fa1e250a510 .event posedge, v0x7fa1e251dde0_0;
L_0x7fa1e2529c50 .concat [ 6 26 0 0], L_0x7fa1e2529f30, L_0x7fa1e3873518;
L_0x7fa1e2529cf0 .cmp/eq 32, L_0x7fa1e2529c50, L_0x7fa1e3873560;
L_0x7fa1e2529e10 .functor MUXZ 6, L_0x7fa1e2529f30, L_0x7fa1e2529fd0, L_0x7fa1e2529cf0, C4<>;
S_0x7fa1e251e3d0 .scope module, "IR" "instruction_reg" 4 115, 8 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fa1e251e600_0 .net "IRWrite", 0 0, v0x7fa1e251f2f0_0;  alias, 1 drivers
v0x7fa1e251e6b0_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e251e770_0 .var "instr15_0", 15 0;
v0x7fa1e251e840_0 .var "instr20_16", 4 0;
v0x7fa1e251e8d0_0 .var "instr25_21", 4 0;
v0x7fa1e251e9b0_0 .var "instr31_26", 5 0;
v0x7fa1e251ea60_0 .net "memdata", 31 0, v0x7fa1e25262b0_0;  alias, 1 drivers
v0x7fa1e251eb10_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  alias, 1 drivers
S_0x7fa1e251ec50 .scope module, "control" "control_signal_simplified" 4 91, 9 2 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 4 "byteenable";
enum0x7fa1e241d580 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
enum0x7fa1e241e580 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x7fa1e241f8f0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fa1e2420160 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
v0x7fa1e251f0d0_0 .var "ALUSrcA", 0 0;
v0x7fa1e251f160_0 .var "ALUSrcB", 1 0;
v0x7fa1e251f220_0 .var "ALUctl", 3 0;
v0x7fa1e251f2f0_0 .var "IRWrite", 0 0;
v0x7fa1e251f3a0_0 .var "IorD", 0 0;
v0x7fa1e251f470_0 .var "MemRead", 0 0;
v0x7fa1e251f500_0 .var "MemWrite", 0 0;
v0x7fa1e251f590_0 .var "MemtoReg", 0 0;
v0x7fa1e251f630_0 .var "PCSource", 1 0;
v0x7fa1e251f740_0 .var "PCWrite", 0 0;
v0x7fa1e251f7e0_0 .var "PCWriteCond", 0 0;
v0x7fa1e251f880_0 .var "RegDst", 0 0;
v0x7fa1e251f920_0 .var "RegWrite", 0 0;
v0x7fa1e251f9c0_0 .var "byteenable", 3 0;
v0x7fa1e251fa70_0 .net "func_code", 5 0, L_0x7fa1e25276e0;  1 drivers
v0x7fa1e251fb20_0 .net "opcode", 5 0, L_0x7fa1e25275d0;  1 drivers
v0x7fa1e251fbd0_0 .net "state", 2 0, v0x7fa1e2522610_0;  alias, 1 drivers
v0x7fa1e251fd60_0 .var "unsign", 0 0;
E_0x7fa1e251f050 .event edge, v0x7fa1e251e240_0, v0x7fa1e251fb20_0, v0x7fa1e251fa70_0;
S_0x7fa1e251ff10 .scope module, "pc1" "pc" 4 82, 10 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x7fa1e251ee10_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e25201d0_0 .var "pc_new", 31 0;
v0x7fa1e2520270_0 .net "pc_prev", 31 0, v0x7fa1e2520be0_0;  alias, 1 drivers
v0x7fa1e2520320_0 .net "pcctl", 0 0, L_0x7fa1e2527110;  alias, 1 drivers
v0x7fa1e25203c0_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  alias, 1 drivers
S_0x7fa1e2520530 .scope module, "pcmux" "PCmux3to1" 4 157, 11 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fa1e2520830_0 .net "ALUOut", 31 0, v0x7fa1e2522810_0;  1 drivers
v0x7fa1e25208e0_0 .net "ALU_result", 31 0, v0x7fa1e251ba00_0;  alias, 1 drivers
v0x7fa1e25209a0_0 .var "Jump_address", 31 0;
v0x7fa1e2520a50_0 .net "PCSource", 1 0, v0x7fa1e251f630_0;  alias, 1 drivers
v0x7fa1e2520b10_0 .net "PC_in", 31 0, v0x7fa1e25201d0_0;  alias, 1 drivers
v0x7fa1e2520be0_0 .var "PC_out", 31 0;
v0x7fa1e2520c90_0 .net "instr15_0", 15 0, L_0x7fa1e252a300;  1 drivers
v0x7fa1e2520d30_0 .net "instr20_16", 4 0, L_0x7fa1e2528d60;  1 drivers
v0x7fa1e2520de0_0 .net "instr25_21", 4 0, L_0x7fa1e252a180;  1 drivers
E_0x7fa1e25200d0/0 .event edge, v0x7fa1e25201d0_0, v0x7fa1e2520de0_0, v0x7fa1e2520d30_0, v0x7fa1e2520c90_0;
E_0x7fa1e25200d0/1 .event edge, v0x7fa1e251f630_0, v0x7fa1e251ba00_0, v0x7fa1e2520830_0, v0x7fa1e25209a0_0;
E_0x7fa1e25200d0 .event/or E_0x7fa1e25200d0/0, E_0x7fa1e25200d0/1;
S_0x7fa1e2520f90 .scope module, "regfile" "registers" 4 124, 12 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x7fa1e2528ec0 .functor BUFZ 32, L_0x7fa1e2528e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa1e2529170 .functor BUFZ 32, L_0x7fa1e2528fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa1e2521510_0 .net "RegWrite", 0 0, v0x7fa1e251f920_0;  alias, 1 drivers
v0x7fa1e25215d0_0 .net *"_ivl_0", 31 0, L_0x7fa1e2528e20;  1 drivers
v0x7fa1e2521660_0 .net *"_ivl_10", 6 0, L_0x7fa1e2529050;  1 drivers
L_0x7fa1e38732d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1e25216f0_0 .net *"_ivl_13", 1 0, L_0x7fa1e38732d8;  1 drivers
v0x7fa1e25217a0_0 .net *"_ivl_2", 6 0, L_0x7fa1e2528ad0;  1 drivers
L_0x7fa1e3873290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa1e2521890_0 .net *"_ivl_5", 1 0, L_0x7fa1e3873290;  1 drivers
v0x7fa1e2521940_0 .net *"_ivl_8", 31 0, L_0x7fa1e2528fb0;  1 drivers
v0x7fa1e25219f0_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e2521a80_0 .net "readR1", 4 0, L_0x7fa1e2528830;  alias, 1 drivers
v0x7fa1e2521b90_0 .net "readR2", 4 0, L_0x7fa1e2528b80;  alias, 1 drivers
v0x7fa1e2521c40_0 .net "readdata1", 31 0, L_0x7fa1e2528ec0;  alias, 1 drivers
v0x7fa1e2521cf0_0 .net "readdata2", 31 0, L_0x7fa1e2529170;  alias, 1 drivers
v0x7fa1e2521db0 .array "register", 0 31, 31 0;
v0x7fa1e2521e40_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  alias, 1 drivers
v0x7fa1e2521ed0_0 .net "writeR", 4 0, L_0x7fa1e25280e0;  alias, 1 drivers
v0x7fa1e2521f60_0 .net "writedata", 31 0, L_0x7fa1e2528440;  alias, 1 drivers
L_0x7fa1e2528e20 .array/port v0x7fa1e2521db0, L_0x7fa1e2528ad0;
L_0x7fa1e2528ad0 .concat [ 5 2 0 0], L_0x7fa1e2528830, L_0x7fa1e3873290;
L_0x7fa1e2528fb0 .array/port v0x7fa1e2521db0, L_0x7fa1e2529050;
L_0x7fa1e2529050 .concat [ 5 2 0 0], L_0x7fa1e2528b80, L_0x7fa1e38732d8;
S_0x7fa1e2521280 .scope begin, "$unm_blk_75" "$unm_blk_75" 12 17, 12 17 0, S_0x7fa1e2520f90;
 .timescale 0 0;
v0x7fa1e2521450_0 .var/i "i", 31 0;
S_0x7fa1e25220d0 .scope module, "stm" "CPU_statemachine" 4 79, 13 1 0, S_0x7fa1e242c000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fa1e2729580 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fa1e2522350_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e2522470_0 .net "reset", 0 0, v0x7fa1e25269d0_0;  alias, 1 drivers
v0x7fa1e2522580_0 .net "stall", 0 0, v0x7fa1e2523ea0_0;  1 drivers
v0x7fa1e2522610_0 .var "state", 2 0;
S_0x7fa1e25258f0 .scope module, "ram" "ram_tiny_CPU" 3 83, 14 1 0, S_0x7fa1e2427ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7fa1e2525ac0 .param/str "RAM_INIT_FILE" 0 14 10, "./CPU_ram/ram_code.txt";
v0x7fa1e2525ee0_0 .net "address", 31 0, L_0x7fa1e2527af0;  alias, 1 drivers
v0x7fa1e2525fb0_0 .net "byteenable", 3 0, v0x7fa1e25247c0_0;  alias, 1 drivers
v0x7fa1e2526060_0 .net "clk", 0 0, v0x7fa1e2526750_0;  alias, 1 drivers
v0x7fa1e2526110 .array "memory", 0 4095, 31 0;
v0x7fa1e25261a0_0 .net "read", 0 0, v0x7fa1e251f470_0;  alias, 1 drivers
v0x7fa1e25262b0_0 .var "readdata", 31 0;
v0x7fa1e2526380_0 .net "write", 0 0, v0x7fa1e251f500_0;  alias, 1 drivers
v0x7fa1e2526450_0 .net "writedata", 31 0, L_0x7fa1e2526f70;  alias, 1 drivers
S_0x7fa1e2525c50 .scope begin, "$unm_blk_79" "$unm_blk_79" 14 14, 14 14 0, S_0x7fa1e25258f0;
 .timescale 0 0;
v0x7fa1e2525e20_0 .var/i "i", 31 0;
    .scope S_0x7fa1e25220d0;
T_0 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e2522470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa1e2522580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fa1e2522610_0;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa1e2522610_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa1e2522610_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa1e2522610_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa1e2522610_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fa1e2522610_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa1e2522610_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa1e251ff10;
T_1 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e25203c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e25201d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa1e2520320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa1e2520270_0;
    %assign/vec4 v0x7fa1e25201d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa1e251ec50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f920_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa1e251ec50;
T_3 ;
Ewait_0 .event/or E_0x7fa1e251f050, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f630_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %load/vec4 v0x7fa1e251fbd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f740_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f630_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f3a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa1e251fbd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f2f0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fa1e251fbd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fa1e251fb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fa1e251fa70_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fa1e251fb20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %load/vec4 v0x7fa1e251fb20_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251fd60_0, 0, 1;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f0d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e251f160_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa1e251f220_0, 0, 4;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
T_3.18 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fa1e251fbd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.31, 4;
    %load/vec4 v0x7fa1e251fb20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0x7fa1e251fa70_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f590_0, 0, 1;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x7fa1e251fb20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.37, 5;
    %load/vec4 v0x7fa1e251fb20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %jmp T_3.42;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f590_0, 0, 1;
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f500_0, 0, 1;
    %jmp T_3.42;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f590_0, 0, 1;
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
T_3.37 ;
T_3.34 ;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x7fa1e251fbd0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f920_0, 0, 1;
    %load/vec4 v0x7fa1e251fb20_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.45, 5;
    %load/vec4 v0x7fa1e251fb20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %jmp T_3.48;
T_3.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e251f880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e251f590_0, 0, 1;
    %jmp T_3.48;
T_3.48 ;
    %pop/vec4 1;
T_3.45 ;
T_3.43 ;
T_3.32 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa1e251cdd0;
T_4 ;
    %wait E_0x7fa1e251cfc0;
    %load/vec4 v0x7fa1e251d230_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa1e251d230_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa1e251d230_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa1e251d170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa1e251d480_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa1e251d170_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7fa1e251d170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa1e251d480_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa1e251d170_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa1e251d480_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x7fa1e251d480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa1e251d3d0_0, 0, 32;
    %load/vec4 v0x7fa1e251d0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fa1e251d2e0_0;
    %store/vec4 v0x7fa1e251d020_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa1e251d020_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fa1e251d480_0;
    %store/vec4 v0x7fa1e251d020_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7fa1e251d3d0_0;
    %store/vec4 v0x7fa1e251d020_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa1e251e3d0;
T_5 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e251eb10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa1e251e9b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa1e251e8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa1e251e840_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa1e251e770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa1e251e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fa1e251ea60_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fa1e251e9b0_0, 0;
    %load/vec4 v0x7fa1e251ea60_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fa1e251e8d0_0, 0;
    %load/vec4 v0x7fa1e251ea60_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fa1e251e840_0, 0;
    %load/vec4 v0x7fa1e251ea60_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fa1e251e770_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa1e2520f90;
T_6 ;
    %wait E_0x7fa1e250a510;
    %fork t_1, S_0x7fa1e2521280;
    %jmp t_0;
    .scope S_0x7fa1e2521280;
t_1 ;
    %load/vec4 v0x7fa1e2521e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1e2521450_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fa1e2521450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa1e2521450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1e2521db0, 0, 4;
    %load/vec4 v0x7fa1e2521450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1e2521450_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa1e2521510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fa1e2521f60_0;
    %load/vec4 v0x7fa1e2521ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1e2521db0, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x7fa1e2520f90;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa1e2505290;
T_7 ;
    %wait E_0x7fa1e250ac30;
    %load/vec4 v0x7fa1e251cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa1e250c820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.2 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %and;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.3 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %or;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.4 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %xor;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.5 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %add;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.6 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %sub;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.7 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %pad/u 66;
    %load/vec4 v0x7fa1e251bd10_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fa1e251bac0_0, 0, 66;
    %load/vec4 v0x7fa1e251bac0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fa1e251b950_0, 0, 64;
    %jmp T_7.17;
T_7.8 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %div;
    %store/vec4 v0x7fa1e251c9d0_0, 0, 33;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %mod;
    %store/vec4 v0x7fa1e251cb30_0, 0, 33;
    %load/vec4 v0x7fa1e251c9d0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fa1e251cb30_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1e251b950_0, 0, 64;
    %jmp T_7.17;
T_7.9 ;
    %load/vec4 v0x7fa1e251bd10_0;
    %load/vec4 v0x7fa1e251bc60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.10 ;
    %load/vec4 v0x7fa1e251bd10_0;
    %load/vec4 v0x7fa1e251bc60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.11 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.12 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %load/vec4 v0x7fa1e251bd10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.24, 8;
    %pushi/vec4 0, 0, 33;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 1, 0, 33;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %ix/getv 4, v0x7fa1e251bd10_0;
    %shiftr 4;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %ix/getv 4, v0x7fa1e251bd10_0;
    %shiftl 4;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v0x7fa1e251bc60_0;
    %ix/getv 4, v0x7fa1e251bd10_0;
    %shiftr 4;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa1e251bb70_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fa1e250c820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fa1e251bb70_0, 0, 33;
    %jmp T_7.41;
T_7.26 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %and;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.27 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %or;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.28 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %xor;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.29 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %add;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.30 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %sub;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.31 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %pad/u 64;
    %load/vec4 v0x7fa1e251c870_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7fa1e251b950_0, 0, 64;
    %jmp T_7.41;
T_7.32 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %mod;
    %store/vec4 v0x7fa1e251ca80_0, 0, 32;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %div;
    %store/vec4 v0x7fa1e251c920_0, 0, 32;
    %load/vec4 v0x7fa1e251c920_0;
    %load/vec4 v0x7fa1e251ca80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1e251b950_0, 0, 64;
    %jmp T_7.41;
T_7.33 ;
    %load/vec4 v0x7fa1e251c870_0;
    %load/vec4 v0x7fa1e251c7c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.42, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.34 ;
    %load/vec4 v0x7fa1e251c870_0;
    %load/vec4 v0x7fa1e251c7c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.44, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.45, 8;
T_7.44 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.45, 8;
 ; End of false expr.
    %blend;
T_7.45;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.35 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.46, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.47, 8;
T_7.46 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.47, 8;
 ; End of false expr.
    %blend;
T_7.47;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.36 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %load/vec4 v0x7fa1e251c870_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.48, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.49, 8;
T_7.48 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.49, 8;
 ; End of false expr.
    %blend;
T_7.49;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.37 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %ix/getv 4, v0x7fa1e251c870_0;
    %shiftr 4;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.38 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %ix/getv 4, v0x7fa1e251c870_0;
    %shiftl 4;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.39 ;
    %load/vec4 v0x7fa1e251c7c0_0;
    %ix/getv 4, v0x7fa1e251c870_0;
    %shiftr 4;
    %store/vec4 v0x7fa1e251ba00_0, 0, 32;
    %jmp T_7.41;
T_7.41 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa1e251d5b0;
T_8 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e251e1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e251d990_0, 0;
T_8.0 ;
    %load/vec4 v0x7fa1e251de80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa1e251e240_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fa1e251de80_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x7fa1e251e0f0_0;
    %assign/vec4 v0x7fa1e251d990_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fa1e251e0f0_0;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa1e251d990_0, 0;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa1e251d990_0, 0;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa1e251d990_0, 0;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa1e251d990_0, 0;
    %load/vec4 v0x7fa1e251d8d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa1e251da30_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa1e2520530;
T_9 ;
    %wait E_0x7fa1e25200d0;
    %load/vec4 v0x7fa1e2520b10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fa1e2520de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1e2520d30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa1e2520c90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fa1e25209a0_0, 0, 32;
    %load/vec4 v0x7fa1e2520a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fa1e25208e0_0;
    %store/vec4 v0x7fa1e2520be0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fa1e2520830_0;
    %store/vec4 v0x7fa1e2520be0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa1e25209a0_0;
    %store/vec4 v0x7fa1e2520be0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa1e242c000;
T_10 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e2523e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e25252e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e2525370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa1e2522810_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa1e2525160_0;
    %assign/vec4 v0x7fa1e25252e0_0, 0;
    %load/vec4 v0x7fa1e2525210_0;
    %assign/vec4 v0x7fa1e2525370_0, 0;
    %load/vec4 v0x7fa1e2522b50_0;
    %assign/vec4 v0x7fa1e2522810_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa1e25258f0;
T_11 ;
    %fork t_3, S_0x7fa1e2525c50;
    %jmp t_2;
    .scope S_0x7fa1e2525c50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1e2525e20_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fa1e2525e20_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa1e2525e20_0;
    %store/vec4a v0x7fa1e2526110, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fa1e2525e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fa1e2525e20_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call/w 14 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fa1e2525ac0 {0 0 0};
    %vpi_call/w 14 23 "$readmemh", P_0x7fa1e2525ac0, v0x7fa1e2526110 {0 0 0};
    %end;
    .scope S_0x7fa1e25258f0;
t_2 %join;
    %end;
    .thread T_11;
    .scope S_0x7fa1e25258f0;
T_12 ;
    %wait E_0x7fa1e250a510;
    %load/vec4 v0x7fa1e2526380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fa1e2526450_0;
    %ix/getv 3, v0x7fa1e2525ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1e2526110, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fa1e25261a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %ix/getv 4, v0x7fa1e2525ee0_0;
    %load/vec4a v0x7fa1e2526110, 4;
    %assign/vec4 v0x7fa1e25262b0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa1e2427ec0;
T_13 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa1e2427ec0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e2526750_0, 0, 1;
    %pushi/vec4 26, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fa1e2526750_0;
    %inv;
    %store/vec4 v0x7fa1e2526750_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa1e2526750_0;
    %inv;
    %store/vec4 v0x7fa1e2526750_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %end;
    .thread T_13;
    .scope S_0x7fa1e2427ec0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e25269d0_0, 0, 1;
    %wait E_0x7fa1e24308b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1e25269d0_0, 0, 1;
    %wait E_0x7fa1e24308b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1e25269d0_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 5, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %wait E_0x7fa1e24308b0;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %h", v0x7fa1e25268b0_0, v0x7fa1e2526940_0 {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
