{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620747215304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620747215304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 11 12:33:35 2021 " "Processing started: Tue May 11 12:33:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620747215304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747215304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Portas_Logicas -c Portas_Logicas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747215305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620747215598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620747215598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portas_logicas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portas_logicas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Portas_Logicas-comportamento_Portas_Logicas " "Found design unit 1: Portas_Logicas-comportamento_Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224351 ""} { "Info" "ISGN_ENTITY_NAME" "1 Portas_Logicas " "Found entity 1: Portas_Logicas" {  } { { "Portas_Logicas.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_Nand-comportamento_Porta_Nand " "Found design unit 1: Porta_Nand-comportamento_Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_Nand " "Found entity 1: Porta_Nand" {  } { { "Porta_Nand.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_And-comportamento_Porta_And " "Found design unit 1: Porta_And-comportamento_Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_And " "Found entity 1: Porta_And" {  } { { "Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_And.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_OR-comportamento_Porta_OR " "Found design unit 1: Porta_OR-comportamento_Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224356 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_OR " "Found entity 1: Porta_OR" {  } { { "Porta_OR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_OR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Porta_XOR-comportamento_Porta_XOR " "Found design unit 1: Porta_XOR-comportamento_Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224357 ""} { "Info" "ISGN_ENTITY_NAME" "1 Porta_XOR " "Found entity 1: Porta_XOR" {  } { { "Porta_XOR.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Porta_XOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_porta_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_porta_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench_Porta_And-funcionamento_test_bench " "Found design unit 1: test_bench_Porta_And-funcionamento_test_bench" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224358 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bench_Porta_And " "Found entity 1: test_bench_Porta_And" {  } { { "tb_Porta_And.vhd" "" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/tb_Porta_And.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620747224358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747224358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Portas_Logicas " "Elaborating entity \"Portas_Logicas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620747224385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_Nand Porta_Nand:U0 " "Elaborating entity \"Porta_Nand\" for hierarchy \"Porta_Nand:U0\"" {  } { { "Portas_Logicas.vhd" "U0" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747224386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_And Porta_And:U1 " "Elaborating entity \"Porta_And\" for hierarchy \"Porta_And:U1\"" {  } { { "Portas_Logicas.vhd" "U1" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747224387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Porta_OR Porta_OR:U2 " "Elaborating entity \"Porta_OR\" for hierarchy \"Porta_OR:U2\"" {  } { { "Portas_Logicas.vhd" "U2" { Text "C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/Portas Logicas/Portas_Logicas.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747224388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620747224756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620747225061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620747225061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620747225087 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620747225087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620747225087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620747225087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620747225099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 11 12:33:45 2021 " "Processing ended: Tue May 11 12:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620747225099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620747225099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620747225099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620747225099 ""}
