HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:hc112
Implementation;Synthesis|| MT530 ||@W:Found inferred clock hc112|CPN1 which controls 1 sequential elements including Q1. This clock has no specified timing constraint which may adversely impact design performance. ||hc112.srr(107);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/107||hc112.v(32);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc112\hdl\hc112.v'/linenumber/32
Implementation;Synthesis|| MT530 ||@W:Found inferred clock hc112|CPN2 which controls 1 sequential elements including Q2. This clock has no specified timing constraint which may adversely impact design performance. ||hc112.srr(108);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/108||hc112.v(46);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc112\hdl\hc112.v'/linenumber/46
Implementation;Synthesis|| MT420 ||@W:Found inferred clock hc112|CPN1 with period 10.00ns. Please declare a user-defined clock on object "p:CPN1"||hc112.srr(235);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/235||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock hc112|CPN2 with period 10.00ns. Please declare a user-defined clock on object "p:CPN2"||hc112.srr(236);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/236||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||hc112.srr(252);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||hc112.srr(254);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc112\synthesis\hc112.srr'/linenumber/254||null;null
