Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/sf_XilinxShared/microprocessor/project/micro_stage1/rom3216_isim_beh.exe -prj /media/sf_XilinxShared/microprocessor/project/micro_stage1/rom3216_beh.prj work.rom3216 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/media/sf_XilinxShared/microprocessor/project/micro_stage1/../../source/memory/rom3216.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96832 KB
Fuse CPU Usage: 2260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity rom3216
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable /media/sf_XilinxShared/microprocessor/project/micro_stage1/rom3216_isim_beh.exe
Fuse Memory Usage: 112260 KB
Fuse CPU Usage: 2590 ms
GCC CPU Usage: 3510 ms
