// Seed: 2290930271
module module_0 (
    output tri1 id_0
    , id_24,
    output wire id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply0 id_5,
    input wire id_6,
    output wor id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 module_0,
    output supply1 id_11,
    input wand id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    output wand id_16,
    output tri id_17,
    input tri0 id_18,
    output wand id_19,
    output supply0 id_20,
    output uwire id_21,
    input wire id_22
);
  wire id_25;
  assign id_10 = id_6;
endmodule
module module_1 #(
    parameter id_17 = 32'd79,
    parameter id_18 = 32'd77
) (
    output wor id_0,
    input wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    output wire id_6,
    input tri1 id_7,
    input wand id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    output tri1 id_14,
    input tri id_15
);
  defparam id_17.id_18 = 1 == id_11; module_0(
      id_4,
      id_2,
      id_6,
      id_2,
      id_2,
      id_13,
      id_3,
      id_13,
      id_11,
      id_10,
      id_2,
      id_4,
      id_15,
      id_12,
      id_10,
      id_11,
      id_9,
      id_2,
      id_8,
      id_4,
      id_6,
      id_0,
      id_11
  );
endmodule
