ae204faa949d ("Revert "drm/amdgpu: Ensure the DMA engine is deactivated during set ups"")
b992a1908588 ("drm/amdgpu: Ensure the DMA engine is deactivated during set ups")
b18ff6925d84 ("drm/amdgpu: Filter security violation registers")
cf2a22e4080d ("drm/amdgpu: Modify register access in sdma_v5_2 to use _SOC15 macros")
ef6f76407cd7 ("drm/amd/amdgpu/sdma_v5_2: Repair typo in function name")
a9c210c1e5fe ("drm/amdgpu/sdma5.2: soft reset sdma blocks before setup and start sdma")
4005809bb1f3 ("drm/amdgpu: add support to configure MALL for sienna_cichlid (v2)")
4bbbe77c15c6 ("drm/amd/amdgpu: fix comparison pointer to bool warning in sdma_v5_2.c")
157e72e831cb ("drm/amdgpu: add sdma ip block for sienna_cichlid (v5)")
933c8a93e241 ("drm/amdgpu: add gfx ip block for sienna_cichlid (v3)")
757b3af8ecb4 ("drm/amdgpu: add ih ip block for sienna_cichlid")
0b3df16b5abc ("drm/amdgpu: add gmc ip block for sienna_cichlid")
2e1ba10e9271 ("drm/amdgpu/soc15: add common ip block for sienna_cichlid")
43a10b15d442 ("amd/amdgpu: Limit rlcg write registers only for nv12")
1675c3a24d07 ("drm/amdgpu: stop disable the scheduler during HW fini")
2e0cc4d48b91 ("drm/amdgpu: revise RLCG access path")
1da7d4a8ab79 ("drm/amdgpu: Write blocked CP registers using RLC on VF")
460c484f2411 ("drm/amdgpu: Initialize SPM_VMID with 0xf (v2)")
c68dbcd8f9b0 ("drm/amdgpu: add kiq version interface for RREG32/WREG32")
d33a99c4b636 ("drm/amdgpu: provide a generic function interface for reading/writing register by KIQ")
