Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 31 13:35:52 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file core_uart_wrapper_zedboard_timing_summary_routed.rpt -pb core_uart_wrapper_zedboard_timing_summary_routed.pb -rpx core_uart_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation
| Design       : core_uart_wrapper_zedboard
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: OSC_100M (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 3.517ns (58.484%)  route 2.497ns (41.516%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/Q
                         net (fo=1, routed)           2.497     2.890    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.124     6.014 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     6.014    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.846ns  (logic 3.546ns (73.180%)  route 1.300ns (26.820%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[5]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[5]/Q
                         net (fo=1, routed)           1.300     1.693    LD5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.153     4.846 r  LD5_OBUF_inst/O
                         net (fo=0)                   0.000     4.846    LD5
    W22                                                               r  LD5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 3.528ns (73.132%)  route 1.296ns (26.868%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[6]/C
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[6]/Q
                         net (fo=1, routed)           1.296     1.689    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.135     4.824 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     4.824    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 3.552ns (74.972%)  route 1.186ns (25.028%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[4]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[4]/Q
                         net (fo=1, routed)           1.186     1.579    LD4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.159     4.738 r  LD4_OBUF_inst/O
                         net (fo=0)                   0.000     4.738    LD4
    V22                                                               r  LD4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 3.546ns (74.852%)  route 1.192ns (25.148%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[2]/C
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[2]/Q
                         net (fo=1, routed)           1.192     1.585    LD2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.153     4.738 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000     4.738    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.726ns  (logic 3.529ns (74.676%)  route 1.197ns (25.324%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[1]/C
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[1]/Q
                         net (fo=1, routed)           1.197     1.590    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.136     4.726 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000     4.726    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.683ns  (logic 3.486ns (74.442%)  route 1.197ns (25.558%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/C
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.341     0.341 r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/Q
                         net (fo=1, routed)           1.197     1.538    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.145     4.683 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.683    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.634ns  (logic 3.545ns (76.496%)  route 1.089ns (23.504%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg[3]/C
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_rx/s_data_reg[3]/Q
                         net (fo=1, routed)           1.089     1.482    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.152     4.634 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000     4.634    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_tx_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.951ns  (logic 2.613ns (66.128%)  route 1.338ns (33.872%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDPE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/C
    SLICE_X112Y56        FDPE (Prop_fdpe_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_tx/s_tx_reg/Q
                         net (fo=1, routed)           1.338     1.731    UART_TX_OBUF
    P15                  OBUF (Prop_obuf_I_O)         2.220     3.951 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     3.951    UART_TX
    P15                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.579ns  (logic 0.684ns (26.518%)  route 1.895ns (73.482%))
  Logic Levels:           4  (FDCE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/C
    SLICE_X108Y55        FDCE (Prop_fdce_C_Q)         0.393     0.393 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[1]/Q
                         net (fo=8, routed)           0.731     1.124    inst_core_uart/inst_core_uart_tx/s_cnt_clk[1]
    SLICE_X111Y55        LUT5 (Prop_lut5_I1_O)        0.097     1.221 f  inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3/O
                         net (fo=2, routed)           0.310     1.532    inst_core_uart/inst_core_uart_tx/s_cnt_clk[9]_i_3_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I5_O)        0.097     1.629 f  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2/O
                         net (fo=14, routed)          0.487     2.116    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[1]_i_2_n_0
    SLICE_X113Y56        LUT5 (Prop_lut5_I0_O)        0.097     2.213 r  inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.366     2.579    inst_core_uart/inst_core_uart_tx/s_data_reg[7]_i_1_n_0
    SLICE_X113Y55        FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.119     0.260    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[0]
    SLICE_X113Y45        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.908%)  route 0.121ns (46.092%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[3]
    SLICE_X112Y46        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[7]/Q
                         net (fo=1, routed)           0.107     0.271    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[7]
    SLICE_X112Y45        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.432%)  route 0.122ns (42.568%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[5]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     0.286    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[5]
    SLICE_X112Y45        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.361%)  route 0.122ns (42.639%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  inst_core_uart/inst_core_uart_rx/s_data_reg_reg[6]/Q
                         net (fo=2, routed)           0.122     0.286    inst_core_uart/inst_core_uart_rx/s_data_reg_reg_n_0_[6]
    SLICE_X112Y47        FDCE                                         r  inst_core_uart/inst_core_uart_rx/s_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_tx_data_en_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.550%)  route 0.062ns (21.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE                         0.000     0.000 r  s_tx_data_en_r_reg/C
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  s_tx_data_en_r_reg/Q
                         net (fo=2, routed)           0.062     0.190    inst_core_uart/inst_core_uart_tx/s_tx_data_en_r
    SLICE_X113Y56        LUT6 (Prop_lut6_I4_O)        0.099     0.289 r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main[0]_i_1_n_0
    SLICE_X113Y56        FDCE                                         r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.056%)  route 0.104ns (35.944%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/C
    SLICE_X110Y55        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[5]/Q
                         net (fo=4, routed)           0.104     0.245    inst_core_uart/inst_core_uart_tx/s_cnt_clk[5]
    SLICE_X111Y55        LUT6 (Prop_lut6_I3_O)        0.045     0.290 r  inst_core_uart/inst_core_uart_tx/s_cnt_clk[6]_i_1/O
                         net (fo=1, routed)           0.000     0.290    inst_core_uart/inst_core_uart_tx/s_cnt_clk_0[6]
    SLICE_X111Y55        FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_cnt_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.433%)  route 0.107ns (36.567%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/C
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_tx/FSM_sequential_s_fsm_main_reg[0]/Q
                         net (fo=8, routed)           0.107     0.248    inst_core_uart/inst_core_uart_tx/s_fsm_main__0[0]
    SLICE_X112Y56        LUT3 (Prop_lut3_I0_O)        0.045     0.293 r  inst_core_uart/inst_core_uart_tx/s_tx_i_1/O
                         net (fo=1, routed)           0.000     0.293    inst_core_uart/inst_core_uart_tx/s_tx
    SLICE_X112Y56        FDPE                                         r  inst_core_uart/inst_core_uart_tx/s_tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.774%)  route 0.115ns (38.226%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE                         0.000     0.000 r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/C
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/Q
                         net (fo=2, routed)           0.115     0.256    inst_core_uart/inst_core_uart_rx/s_cnt_bit[2]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  inst_core_uart/inst_core_uart_rx/s_cnt_bit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.301    inst_core_uart/inst_core_uart_rx/s_cnt_bit[2]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  inst_core_uart/inst_core_uart_rx/s_cnt_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE                         0.000     0.000 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/C
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.082     0.210    inst_core_uart/inst_core_uart_tx/s_data_reg_reg_n_0_[2]
    SLICE_X113Y55        LUT3 (Prop_lut3_I0_O)        0.098     0.308 r  inst_core_uart/inst_core_uart_tx/s_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.308    inst_core_uart/inst_core_uart_tx/s_data_reg[3]
    SLICE_X113Y55        FDCE                                         r  inst_core_uart/inst_core_uart_tx/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





