INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.srcs/sim_1/new/tb_RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pranav/LocalWorkspace/EE275/EE275_ProjectWorksapce/MiniProject/MiniProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
