Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot proccessor_sim_2_func_synth xil_defaultlib.proccessor_sim_2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LDCP
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.InstrDec
Compiling module xil_defaultlib.WELogic
Compiling module xil_defaultlib.controlpath
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.adder_const
Compiling module xil_defaultlib.alu
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.RAM
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.register_s__parameterized1
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.register_s
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.processor
Compiling architecture proccessor_sim_2_beh of entity xil_defaultlib.proccessor_sim_2
Built simulation snapshot proccessor_sim_2_func_synth
