0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.sim/sim_1/synth/timing/xsim/InverterMainSim_time_synth.v,1589466194,verilog,,C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/InverterMainSim.v,,BinaryCounter;ClockDivider;InverterMain;glbl,,,,,,,,
C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/InverterMainSim.v,1589331321,verilog,,,,InverterMainSim,,,,,,,,
