<div id="pf69" class="pf w0 h0" data-page-no="69"><div class="pc pc69 w0 h0"><img class="bi x0 ya5 w3 hb" alt="" src="bg69.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 4</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Memory Map</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws194">4.1 Introduction</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">This device contains various memories and memory-mapped peripherals which are</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">located in a 4 GB memory space. This chapter describes the memory and peripheral</div><div class="t m0 x9 hf ye0 ff3 fs5 fc0 sc0 ls0 ws0">locations within that memory space.</div><div class="t m0 x9 hd ye1 ff1 fs7 fc0 sc0 ls0 ws0">4.2<span class="_ _b"> </span>System memory map</div><div class="t m0 x9 hf ye2 ff3 fs5 fc0 sc0 ls0 ws0">The following table shows the high-level device memory map.</div><div class="t m0 xf2 h9 y7e9 ff1 fs2 fc0 sc0 ls0 ws0">Table 4-1.<span class="_ _1a"> </span>System memory map</div><div class="t m0 x60 h10 y7ea ff1 fs4 fc0 sc0 ls0 ws0">System 32-bit Address Range<span class="_ _a3"> </span>Destination Slave<span class="_ _117"> </span>Access</div><div class="t m0 x2c h17 y7eb ff2 fs4 fc0 sc0 ls0 ws190">0x0000_0000–0x07FF_FFFF<span class="fs9 fc1 ls196 v4">1</span><span class="ws0">Program flash and read-only data</span></div><div class="t m0 x1d h7 y7ec ff2 fs4 fc0 sc0 ls0 ws0">(Includes exception vectors in first 196 bytes)</div><div class="t m0 xf4 h7 y7eb ff2 fs4 fc0 sc0 ls0 ws0">All masters</div><div class="t m0 x2c h7 y7ed ff2 fs4 fc0 sc0 ls0 ws1ee">0x0800_0000–0x1FFF_EFFF Reserved<span class="_ _ee"> </span>—</div><div class="t m0 x2c h17 y7ee ff2 fs4 fc0 sc0 ls0 ws190">0x1FFF_F000-0x1FFF_FFFF<span class="fs9 fc1 ls197 v4">2</span><span class="ws0">SRAM_L: Lower SRAM<span class="_ _c9"> </span>All masters</span></div><div class="t m0 x2c h17 y7ef ff2 fs4 fc0 sc0 ls0 ws190">0x2000_0000-0x2000_2FFF<span class="fs9 fc1 ls198 v4">2</span><span class="ws0">SRAM_U: Upper SRAM<span class="_ _cf"> </span>All masters</span></div><div class="t m0 x2c h7 y7f0 ff2 fs4 fc0 sc0 ls0 ws1ef">0x2000_3000–0x3FFF_FFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y7f1 ff2 fs4 fc0 sc0 ls0 ws0">0x4000_0000–0x4007_FFFF<span class="_ _92"> </span>AIPS Peripherals<span class="_ _118"> </span>Cortex-M0+ core &amp;</div><div class="t m0 xf4 h7 y7f2 ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m0 x2c h7 y7f3 ff2 fs4 fc0 sc0 ls0 ws1f0">0x4008_0000–0x400F_EFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y7f4 ff2 fs4 fc0 sc0 ls0 ws0">0x400F_F000–0x400F_FFFF<span class="_ _9e"> </span>General purpose input/output (GPIO)<span class="_ _c7"> </span>Cortex-M0+ core &amp;</div><div class="t m0 xf4 h7 y7f5 ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m0 x2c h7 y7f6 ff2 fs4 fc0 sc0 ls0 ws1f1">0x4010_0000–0x43FF_FFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y7f7 ff2 fs4 fc0 sc0 ls0 ws0">0x4400_0000–0x5FFF_FFFF<span class="_ _9e"> </span>Bit Manipulation Engine (BME) access to AIPS Peripherals for</div><div class="t m0 x1d h43 y7f8 ff2 fs4 fc0 sc0 ls0 ws0">slots 0-127<span class="fs9 fc1 ls199 v4">3</span><span class="va">Cortex-M0+ core</span></div><div class="t m0 x2c h7 y7f9 ff2 fs4 fc0 sc0 ls0 ws1f2">0x6000_0000–0xDFFF_FFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y7fa ff2 fs4 fc0 sc0 ls0 ws0">0xE000_0000–0xE00F_FFFF<span class="_ _119"> </span>Private Peripherals<span class="_ _c2"> </span>Cortex-M0+ core</div><div class="t m0 x2c h7 y7fb ff2 fs4 fc0 sc0 ls0 ws1f3">0xE010_0000–0xEFFF_FFFF Reserved<span class="_ _ee"> </span>–</div><div class="t m0 x2c h7 y7fc ff2 fs4 fc0 sc0 ls0 ws0">0xF000_0000–0xF000_0FFF<span class="_ _4e"> </span>Micro Trace Buffer (MTB) registers<span class="_ _66"> </span>Cortex-M0+ core</div><div class="t m0 x1b h7 y7fd ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>105</div><a class="l" href="#pf6a" data-dest-detail='[106,"XYZ",null,593.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.304000px;bottom:346.441000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf6a" data-dest-detail='[106,"XYZ",null,571.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:173.772000px;bottom:299.041000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf6a" data-dest-detail='[106,"XYZ",null,571.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:169.812000px;bottom:283.541000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf6a" data-dest-detail='[106,"XYZ",null,571.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:169.812000px;bottom:283.541000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf6a" data-dest-detail='[106,"XYZ",null,560.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:268.269000px;bottom:157.541000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
