Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 27 20:30:45 2018
| Host         : DESKTOP-T7CC4OF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    88 |
| Unused register locations in slices containing registers |   183 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             186 |           63 |
| No           | No                    | Yes                    |             213 |           84 |
| No           | Yes                   | No                     |             236 |           76 |
| Yes          | No                    | No                     |             471 |          107 |
| Yes          | No                    | Yes                    |             156 |           43 |
| Yes          | Yes                   | No                     |             347 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                          | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                         | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                8 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             13 |
|  design_1_i/zybo_tx_top_0/inst/fpq1/CLK               |                                                                                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                2 |             14 |
|                                                       |                                                                                                                                                                | design_1_i/top_0/inst/add2_1/pit_pwm_reg[15]_i_2_n_0                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                8 |             16 |
|                                                       |                                                                                                                                                                | design_1_i/top_0/inst/add1_1/rol_pwm_reg[15]_i_2_n_0                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             16 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/calculate_error_1/pit_Error[16]_i_1_n_0                                                                                                  | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                4 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/E[0]                                                                                                                    | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                8 |             17 |
|  design_1_i/top_0/inst/add1_1//i__n_0                 |                                                                                                                                                                |                                                                                                                                          |                7 |             17 |
|  design_1_i/top_0/inst/add2_1//i__n_0                 |                                                                                                                                                                |                                                                                                                                          |                6 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/calculate_error_1/rol_Error[16]_i_1_n_0                                                                                                  | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                3 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/p_0_in                                                                                                                  | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                3 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/pit_Error21_carry__0_n_5                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                4 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/pit_dError_reg[16]_1[0]                                                                                                 | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                6 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/pit_lasterror_reg[16][0]                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                6 |             17 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 | design_1_i/top_0/inst/error_register_1/rol_dError_reg[16]_0[0]                                                                                                 | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                5 |             17 |
|  design_1_i/zybo_tx_top_0/inst/fpq1/CLK               | design_1_i/zybo_tx_top_0/inst/tx1/reg_tx_x0                                                                                                                    | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                              | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                          |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                          |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                          |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             59 |
|  design_1_i/top_0/inst/frequence_divider_1/pit_dTerm0 |                                                                                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |               20 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/ideal_rol_position[15]_i_1_n_0                                         |               26 |             97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                | design_1_i/axi_register_1_0/inst/axi_register_1_v1_0_S00_AXI_inst/rst_cout                                                               |               59 |            130 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                |                                                                                                                                          |               51 |            153 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     9 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                    33 |
| 11     |                     1 |
| 12     |                     4 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    33 |
+--------+-----------------------+


