{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600583841831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600583841832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 19 23:37:21 2020 " "Processing started: Sat Sep 19 23:37:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600583841832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583841832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copper -c copper " "Command: quartus_map --read_settings_files=on --write_settings_files=off copper -c copper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583841832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600583842706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600583842706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/onesecondperiodpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file library/onesecondperiodpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecondPeriodPulse " "Found entity 1: OneSecondPeriodPulse" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general27bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general27bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General27bitCounter " "Found entity 1: General27bitCounter" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file library/sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay_RevA " "Found entity 1: SevenSegmentDisplay_RevA" {  } { { "library/SevenSegmentDisplay.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/SevenSegmentDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_reva.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_reva.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevA " "Found entity 1: HexDecoder_RevA" {  } { { "library/HexDecoder_RevA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general42bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general42bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General42bitCounter " "Found entity 1: General42bitCounter" {  } { { "library/General42bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General42bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_core.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_Core " "Found entity 1: HexDecoder_Core" {  } { { "library/HexDecoder_Core.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_Core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revb.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevB " "Found entity 1: HexDecoder_RevB" {  } { { "library/HexDecoder_RevB.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revc.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revc.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevC " "Found entity 1: HexDecoder_RevC" {  } { { "library/HexDecoder_RevC.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/unmapdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file library/unmapdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnmapDisplays " "Found entity 1: UnmapDisplays" {  } { { "library/UnmapDisplays.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/UnmapDisplays.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_testmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_testmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_testModule " "Found entity 1: RS232_testModule" {  } { { "library/RS232_testModule.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_testModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/generallatch.v 1 1 " "Found 1 design units, including 1 entities, in source file library/generallatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralLatch " "Found entity 1: GeneralLatch" {  } { { "library/GeneralLatch.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/GeneralLatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600583856495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "copper " "Elaborating entity \"copper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600583856564 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "GeneralLatch inst " "Logic function of type GeneralLatch and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1224 2112 2280 1336 "inst" "" } { 0 56 104 32 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1600583856574 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst " "Logic function of type NOT and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1312 2024 2072 1344 "inst" "" } { 0 56 104 32 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1600583856574 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "GeneralLatch inst " "Logic function of type GeneralLatch and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1408 2096 2264 1520 "inst" "" } { 0 56 104 32 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1600583856574 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOT inst " "Logic function of type NOT and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { { 1496 2008 2056 1528 "inst" "" } { 0 56 104 32 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1600583856574 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600583856575 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600583856718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 19 23:37:36 2020 " "Processing ended: Sat Sep 19 23:37:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600583856718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600583856718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600583856718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583856718 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600583857456 ""}
