-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.3
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getpartition is
port (
    ap_ready : OUT STD_LOGIC;
    keyvalue_key : IN STD_LOGIC_VECTOR (31 downto 0);
    currentLOP : IN STD_LOGIC_VECTOR (31 downto 0);
    upperlimit : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of getpartition is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal shl_ln174_fu_38_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln174_1_fu_44_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln174_2_fu_50_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln174_fu_32_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln174_fu_56_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal hashedval_fu_62_p2 : STD_LOGIC_VECTOR (31 downto 0);


begin



    add_ln174_fu_56_p2 <= std_logic_vector(unsigned(ap_const_lv32_1A) + unsigned(sub_ln174_2_fu_50_p2));
    ap_ready <= ap_const_logic_1;
    ap_return <= hashedval_fu_62_p2(5 - 1 downto 0);
    hashedval_fu_62_p2 <= std_logic_vector(shift_right(unsigned(sub_ln174_fu_32_p2),to_integer(unsigned('0' & add_ln174_fu_56_p2(31-1 downto 0)))));
    shl_ln174_fu_38_p2 <= std_logic_vector(shift_left(unsigned(currentLOP),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    sub_ln174_1_fu_44_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(shl_ln174_fu_38_p2));
    sub_ln174_2_fu_50_p2 <= std_logic_vector(unsigned(sub_ln174_1_fu_44_p2) - unsigned(currentLOP));
    sub_ln174_fu_32_p2 <= std_logic_vector(unsigned(keyvalue_key) - unsigned(upperlimit));
end behav;
