#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a1cb383590 .scope module, "tb_tt_um_jk2102" "tb_tt_um_jk2102" 2 1;
 .timescale 0 0;
L_000001a1cb400598 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001a1cb3df8a0_0 .net/2u *"_ivl_0", 5 0, L_000001a1cb400598;  1 drivers
v000001a1cb3e0a20_0 .net *"_ivl_12", 5 0, L_000001a1cb3f2180;  1 drivers
v000001a1cb3df1c0_0 .net *"_ivl_14", 0 0, L_000001a1cb3f20e0;  1 drivers
o000001a1cb388378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001a1cb3df9e0_0 name=_ivl_22
o000001a1cb3883a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001a1cb3e02a0_0 name=_ivl_25
v000001a1cb3e0b60_0 .net *"_ivl_4", 5 0, L_000001a1cb3f22c0;  1 drivers
v000001a1cb3e0340_0 .net *"_ivl_6", 0 0, L_000001a1cb3f18c0;  1 drivers
v000001a1cb3df800_0 .var "clk_tb", 0 0;
v000001a1cb3df260_0 .var "ena_tb", 0 0;
v000001a1cb3df620_0 .var "rst_n_tb", 0 0;
v000001a1cb3e03e0_0 .var "scl_out_tb", 0 0;
v000001a1cb3e0480_0 .net "sda_in_tb", 0 0, L_000001a1cb3f2900;  1 drivers
v000001a1cb3e0520_0 .net "sda_oe_tb", 0 0, L_000001a1cb3f2360;  1 drivers
v000001a1cb3df300_0 .var "sda_out_tb", 0 0;
v000001a1cb3df3a0_0 .var "ui_in_tb", 7 0;
v000001a1cb3e0ac0_0 .net "uio_oe_tb", 7 0, L_000001a1cb3f2400;  1 drivers
v000001a1cb3e0ca0_0 .net "uio_out_tb", 7 0, L_000001a1cb3f2720;  1 drivers
v000001a1cb3e0d40_0 .net "uo_out_tb", 7 0, L_000001a1cb379110;  1 drivers
L_000001a1cb3f2220 .concat [ 1 1 6 0], v000001a1cb3e03e0_0, v000001a1cb3df300_0, L_000001a1cb400598;
L_000001a1cb3f22c0 .part L_000001a1cb3f2d60, 2, 6;
L_000001a1cb3f2900 .part L_000001a1cb3f2d60, 1, 1;
L_000001a1cb3f18c0 .part L_000001a1cb3f2d60, 0, 1;
L_000001a1cb3f2180 .part L_000001a1cb3f2040, 2, 6;
L_000001a1cb3f2360 .part L_000001a1cb3f2040, 1, 1;
L_000001a1cb3f20e0 .part L_000001a1cb3f2040, 0, 1;
L_000001a1cb3f2720 .concat [ 1 1 6 0], L_000001a1cb3f18c0, o000001a1cb388378, L_000001a1cb3f22c0;
L_000001a1cb3f2400 .concat [ 1 1 6 0], L_000001a1cb3f20e0, o000001a1cb3883a8, L_000001a1cb3f2180;
S_000001a1cb2f6980 .scope module, "dut" "tt_um_jk2102" 2 15, 3 4 0, S_000001a1cb383590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000001a1cb400088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb342740_0 .net/2u *"_ivl_0", 0 0, L_000001a1cb400088;  1 drivers
L_000001a1cb4001a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb342a60_0 .net/2u *"_ivl_16", 0 0, L_000001a1cb4001a8;  1 drivers
L_000001a1cb4001f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0660_0 .net/2u *"_ivl_18", 0 0, L_000001a1cb4001f0;  1 drivers
L_000001a1cb400238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3dfbc0_0 .net/2u *"_ivl_20", 0 0, L_000001a1cb400238;  1 drivers
L_000001a1cb400280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3df760_0 .net/2u *"_ivl_22", 0 0, L_000001a1cb400280;  1 drivers
L_000001a1cb4002c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3dfc60_0 .net/2u *"_ivl_24", 0 0, L_000001a1cb4002c8;  1 drivers
L_000001a1cb400310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0f20_0 .net/2u *"_ivl_26", 0 0, L_000001a1cb400310;  1 drivers
L_000001a1cb400358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3dfa80_0 .net/2u *"_ivl_28", 0 0, L_000001a1cb400358;  1 drivers
L_000001a1cb4003a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0160_0 .net/2u *"_ivl_32", 0 0, L_000001a1cb4003a0;  1 drivers
L_000001a1cb4003e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0200_0 .net/2u *"_ivl_34", 0 0, L_000001a1cb4003e8;  1 drivers
L_000001a1cb400430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0020_0 .net/2u *"_ivl_36", 0 0, L_000001a1cb400430;  1 drivers
L_000001a1cb400478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3df120_0 .net/2u *"_ivl_38", 0 0, L_000001a1cb400478;  1 drivers
L_000001a1cb4004c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3e0700_0 .net/2u *"_ivl_40", 0 0, L_000001a1cb4004c0;  1 drivers
L_000001a1cb400508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3df080_0 .net/2u *"_ivl_42", 0 0, L_000001a1cb400508;  1 drivers
v000001a1cb3dfb20_0 .net *"_ivl_45", 0 0, L_000001a1cb3f1dc0;  1 drivers
L_000001a1cb400550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a1cb3dfd00_0 .net/2u *"_ivl_46", 0 0, L_000001a1cb400550;  1 drivers
v000001a1cb3e05c0_0 .net "clk", 0 0, v000001a1cb3df800_0;  1 drivers
v000001a1cb3e0980_0 .net "div_clk", 0 0, L_000001a1cb3df4e0;  1 drivers
v000001a1cb3e0e80_0 .net "ena", 0 0, v000001a1cb3df260_0;  1 drivers
v000001a1cb3e07a0_0 .net "pulse_out", 0 0, L_000001a1cb379dc0;  1 drivers
v000001a1cb3dfda0_0 .net "rst_n", 0 0, v000001a1cb3df620_0;  1 drivers
v000001a1cb3df940_0 .net "rstn_int", 0 0, L_000001a1cb3df440;  1 drivers
v000001a1cb3dfe40_0 .net "scl", 0 0, L_000001a1cb3f2b80;  1 drivers
v000001a1cb3e0840_0 .net "sda", 0 0, L_000001a1cb3f1820;  1 drivers
v000001a1cb3e0de0_0 .net "sda_out", 0 0, v000001a1cb37f420_0;  1 drivers
v000001a1cb3e00c0_0 .net "top_count", 15 0, v000001a1cb37fb00_0;  1 drivers
v000001a1cb3e08e0_0 .net "ui_in", 7 0, v000001a1cb3df3a0_0;  1 drivers
v000001a1cb3dfee0_0 .net "uio_in", 7 0, L_000001a1cb3f2220;  1 drivers
v000001a1cb3e0c00_0 .net "uio_oe", 7 0, L_000001a1cb3f2040;  1 drivers
v000001a1cb3df6c0_0 .net "uio_out", 7 0, L_000001a1cb3f2d60;  1 drivers
v000001a1cb3dff80_0 .net "uo_out", 7 0, L_000001a1cb379110;  alias, 1 drivers
L_000001a1cb3df440 .functor MUXZ 1, L_000001a1cb400088, v000001a1cb3df620_0, v000001a1cb3df260_0, C4<>;
L_000001a1cb3df580 .part v000001a1cb37fb00_0, 8, 8;
L_000001a1cb3f2b80 .part L_000001a1cb3f2220, 0, 1;
L_000001a1cb3f1820 .part L_000001a1cb3f2220, 1, 1;
LS_000001a1cb3f2d60_0_0 .concat [ 1 1 1 1], L_000001a1cb400358, v000001a1cb37f420_0, L_000001a1cb400310, L_000001a1cb4002c8;
LS_000001a1cb3f2d60_0_4 .concat [ 1 1 1 1], L_000001a1cb400280, L_000001a1cb400238, L_000001a1cb4001f0, L_000001a1cb4001a8;
L_000001a1cb3f2d60 .concat [ 4 4 0 0], LS_000001a1cb3f2d60_0_0, LS_000001a1cb3f2d60_0_4;
L_000001a1cb3f1dc0 .reduce/nor v000001a1cb37f420_0;
LS_000001a1cb3f2040_0_0 .concat [ 1 1 1 1], L_000001a1cb400550, L_000001a1cb3f1dc0, L_000001a1cb400508, L_000001a1cb4004c0;
LS_000001a1cb3f2040_0_4 .concat [ 1 1 1 1], L_000001a1cb400478, L_000001a1cb400430, L_000001a1cb4003e8, L_000001a1cb4003a0;
L_000001a1cb3f2040 .concat [ 4 4 0 0], LS_000001a1cb3f2040_0_0, LS_000001a1cb3f2040_0_4;
S_000001a1cb2f6b10 .scope module, "clk_div_inst" "clock_divider" 3 26, 4 3 0, S_000001a1cb2f6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
v000001a1cb37eca0_0 .net "clk", 0 0, v000001a1cb3df800_0;  alias, 1 drivers
v000001a1cb37f2e0_0 .net "clk_out", 0 0, L_000001a1cb3df4e0;  alias, 1 drivers
v000001a1cb37ede0_0 .var "counter", 31 0;
v000001a1cb37ed40_0 .net "rst_n", 0 0, L_000001a1cb3df440;  alias, 1 drivers
L_000001a1cb4000d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001a1cb37f6a0_0 .net "sel", 4 0, L_000001a1cb4000d0;  1 drivers
E_000001a1cb380910/0 .event negedge, v000001a1cb37ed40_0;
E_000001a1cb380910/1 .event posedge, v000001a1cb37eca0_0;
E_000001a1cb380910 .event/or E_000001a1cb380910/0, E_000001a1cb380910/1;
L_000001a1cb3df4e0 .part/v v000001a1cb37ede0_0, L_000001a1cb4000d0, 1;
S_000001a1cb34c8e0 .scope module, "i2c_slave_inst" "i2c_slave" 3 34, 5 3 0, S_000001a1cb2f6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
P_000001a1cb34ca70 .param/l "ACK" 1 5 14, C4<011>;
P_000001a1cb34caa8 .param/l "ADDR" 1 5 13, C4<010>;
P_000001a1cb34cae0 .param/l "IDLE" 1 5 11, C4<000>;
P_000001a1cb34cb18 .param/l "READ" 1 5 15, C4<100>;
P_000001a1cb34cb50 .param/l "START" 1 5 12, C4<001>;
P_000001a1cb34cb88 .param/l "STOP" 1 5 17, C4<110>;
P_000001a1cb34cbc0 .param/l "WRITE" 1 5 16, C4<101>;
v000001a1cb37fc40_0 .var "bit_count", 2 0;
v000001a1cb3800a0_0 .var "data_in", 7 0;
v000001a1cb37efc0_0 .var "data_out", 7 0;
v000001a1cb37e8e0_0 .var "next_bit_count", 2 0;
v000001a1cb37f740_0 .var "next_state", 2 0;
v000001a1cb37eb60_0 .net "rstn", 0 0, L_000001a1cb3df440;  alias, 1 drivers
v000001a1cb37f060_0 .net "scl", 0 0, L_000001a1cb3f2b80;  alias, 1 drivers
v000001a1cb37f920_0 .net "sda", 0 0, L_000001a1cb3f1820;  alias, 1 drivers
v000001a1cb37f420_0 .var "sda_out", 0 0;
v000001a1cb37f100_0 .var "sda_read", 0 0;
v000001a1cb37fce0_0 .var "sda_reg", 0 0;
v000001a1cb37f1a0_0 .var "slave_address", 7 0;
v000001a1cb37fd80_0 .var "start_pattern", 0 0;
v000001a1cb37f4c0_0 .var "state", 2 0;
v000001a1cb37f560_0 .var "stop_pattern", 0 0;
E_000001a1cb3814d0/0 .event anyedge, v000001a1cb37f560_0, v000001a1cb37fd80_0, v000001a1cb37efc0_0, v000001a1cb3800a0_0;
E_000001a1cb3814d0/1 .event anyedge, v000001a1cb37fc40_0, v000001a1cb37f920_0, v000001a1cb37f4c0_0;
E_000001a1cb3814d0 .event/or E_000001a1cb3814d0/0, E_000001a1cb3814d0/1;
E_000001a1cb380a90/0 .event negedge, v000001a1cb37ed40_0;
E_000001a1cb380a90/1 .event posedge, v000001a1cb37f060_0;
E_000001a1cb380a90 .event/or E_000001a1cb380a90/0, E_000001a1cb380a90/1;
E_000001a1cb3812d0/0 .event negedge, v000001a1cb37ed40_0;
E_000001a1cb3812d0/1 .event posedge, v000001a1cb37f920_0;
E_000001a1cb3812d0 .event/or E_000001a1cb3812d0/0, E_000001a1cb3812d0/1;
E_000001a1cb380650 .event negedge, v000001a1cb37ed40_0, v000001a1cb37f920_0;
S_000001a1cb34fac0 .scope module, "pulse_counter_inst" "pulse_counter" 3 60, 6 2 0, S_000001a1cb2f6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /OUTPUT 16 "count";
v000001a1cb37e660_0 .net "clk", 0 0, L_000001a1cb3df4e0;  alias, 1 drivers
v000001a1cb3801e0_0 .net "count", 15 0, v000001a1cb37fb00_0;  alias, 1 drivers
v000001a1cb37f9c0_0 .net "in_pulse", 0 0, L_000001a1cb379dc0;  alias, 1 drivers
v000001a1cb37fa60_0 .var "prev_pulse", 0 0;
v000001a1cb37fb00_0 .var "pulse_count", 15 0;
v000001a1cb380320_0 .net "rst_n", 0 0, L_000001a1cb3df440;  alias, 1 drivers
v000001a1cb37f240_0 .net "run", 0 0, v000001a1cb3df260_0;  alias, 1 drivers
E_000001a1cb380890/0 .event negedge, v000001a1cb37ed40_0;
E_000001a1cb380890/1 .event posedge, v000001a1cb37f2e0_0;
E_000001a1cb380890 .event/or E_000001a1cb380890/0, E_000001a1cb380890/1;
S_000001a1cb34fc50 .scope module, "pulse_gen_inst" "pulse_generator" 3 50, 7 3 0, S_000001a1cb2f6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 16 "pulse_period";
    .port_info 4 /INPUT 16 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
L_000001a1cb379dc0 .functor BUFZ 1, v000001a1cb380000_0, C4<0>, C4<0>, C4<0>;
v000001a1cb37e520_0 .net "clk", 0 0, L_000001a1cb3df4e0;  alias, 1 drivers
v000001a1cb37fba0_0 .var "counter", 15 0;
v000001a1cb380000_0 .var "pulse_active", 0 0;
v000001a1cb37fe20_0 .net "pulse_out", 0 0, L_000001a1cb379dc0;  alias, 1 drivers
L_000001a1cb400118 .functor BUFT 1, C4<0000000000001010>, C4<0>, C4<0>, C4<0>;
v000001a1cb37e980_0 .net "pulse_period", 15 0, L_000001a1cb400118;  1 drivers
L_000001a1cb400160 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v000001a1cb380140_0 .net "pulse_width", 15 0, L_000001a1cb400160;  1 drivers
v000001a1cb37e480_0 .net "rst_n", 0 0, L_000001a1cb3df440;  alias, 1 drivers
v000001a1cb37e5c0_0 .net "run", 0 0, v000001a1cb3df260_0;  alias, 1 drivers
S_000001a1cb354fd0 .scope module, "sync_inst" "synchronizer" 3 42, 8 3 0, S_000001a1cb2f6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /OUTPUT 8 "out_data";
P_000001a1cb3806d0 .param/l "WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
L_000001a1cb379110 .functor BUFZ 8, v000001a1cb3424c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a1cb37e700_0 .net "clk", 0 0, L_000001a1cb3df4e0;  alias, 1 drivers
v000001a1cb37e7a0_0 .net "in_data", 7 0, L_000001a1cb3df580;  1 drivers
v000001a1cb37e840_0 .net "out_data", 7 0, L_000001a1cb379110;  alias, 1 drivers
v000001a1cb37eac0_0 .net "rst_n", 0 0, L_000001a1cb3df440;  alias, 1 drivers
v000001a1cb343280_0 .var "stage1", 7 0;
v000001a1cb3424c0_0 .var "stage2", 7 0;
    .scope S_000001a1cb2f6b10;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a1cb37ede0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001a1cb2f6b10;
T_1 ;
    %wait E_000001a1cb380910;
    %load/vec4 v000001a1cb37ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a1cb37ede0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a1cb37ede0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001a1cb37ede0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a1cb34c8e0;
T_2 ;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001a1cb37f1a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37fc40_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_000001a1cb34c8e0;
T_3 ;
    %wait E_000001a1cb380650;
    %load/vec4 v000001a1cb37eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb37fd80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a1cb37f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1cb37fd80_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb37fd80_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a1cb34c8e0;
T_4 ;
    %wait E_000001a1cb3812d0;
    %load/vec4 v000001a1cb37eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb37f560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a1cb37f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1cb37f560_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb37f560_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a1cb34c8e0;
T_5 ;
    %wait E_000001a1cb380a90;
    %load/vec4 v000001a1cb37eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a1cb37f920_0;
    %assign/vec4 v000001a1cb37fce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a1cb37f920_0;
    %assign/vec4 v000001a1cb37fce0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a1cb34c8e0;
T_6 ;
    %wait E_000001a1cb380a90;
    %load/vec4 v000001a1cb37eb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a1cb37f4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1cb37f420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a1cb37fc40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a1cb37f740_0;
    %assign/vec4 v000001a1cb37f4c0_0, 0;
    %load/vec4 v000001a1cb37f100_0;
    %assign/vec4 v000001a1cb37f420_0, 0;
    %load/vec4 v000001a1cb37e8e0_0;
    %assign/vec4 v000001a1cb37fc40_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a1cb34c8e0;
T_7 ;
    %wait E_000001a1cb3814d0;
    %load/vec4 v000001a1cb37f4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v000001a1cb37fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %load/vec4 v000001a1cb37fce0_0;
    %ix/getv 4, v000001a1cb37fc40_0;
    %store/vec4 v000001a1cb3800a0_0, 4, 1;
    %load/vec4 v000001a1cb37fc40_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.10 ;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v000001a1cb37fce0_0;
    %ix/getv 4, v000001a1cb37fc40_0;
    %store/vec4 v000001a1cb3800a0_0, 4, 1;
    %load/vec4 v000001a1cb37fc40_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v000001a1cb3800a0_0;
    %load/vec4 v000001a1cb37f1a0_0;
    %cmp/e;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.14 ;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v000001a1cb37fc40_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.12 ;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb37f100_0, 0, 1;
    %load/vec4 v000001a1cb3800a0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000001a1cb37efc0_0;
    %load/vec4 v000001a1cb37fc40_0;
    %part/u 1;
    %store/vec4 v000001a1cb37f100_0, 0, 1;
    %load/vec4 v000001a1cb37fc40_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v000001a1cb37fc40_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.18 ;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000001a1cb37fce0_0;
    %ix/getv 4, v000001a1cb37fc40_0;
    %store/vec4 v000001a1cb37efc0_0, 4, 1;
    %load/vec4 v000001a1cb37fc40_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.19, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v000001a1cb37fc40_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a1cb37e8e0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.20 ;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000001a1cb37f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
    %jmp T_7.22;
T_7.21 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a1cb37f740_0, 0, 3;
T_7.22 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001a1cb354fd0;
T_8 ;
    %wait E_000001a1cb380890;
    %load/vec4 v000001a1cb37eac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a1cb343280_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a1cb3424c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a1cb37e7a0_0;
    %assign/vec4 v000001a1cb343280_0, 0;
    %load/vec4 v000001a1cb343280_0;
    %assign/vec4 v000001a1cb3424c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a1cb34fc50;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001a1cb37fba0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb380000_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001a1cb34fc50;
T_10 ;
    %wait E_000001a1cb380890;
    %load/vec4 v000001a1cb37e480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a1cb37fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb380000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001a1cb37e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001a1cb37fba0_0;
    %load/vec4 v000001a1cb380140_0;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000001a1cb37fba0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a1cb37fba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1cb380000_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001a1cb37fba0_0;
    %load/vec4 v000001a1cb37e980_0;
    %cmp/u;
    %jmp/0xz  T_10.6, 5;
    %load/vec4 v000001a1cb37fba0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a1cb37fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb380000_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a1cb37fba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a1cb380000_0, 0;
T_10.7 ;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a1cb37fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb380000_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a1cb34fac0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001a1cb37fb00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb37fa60_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001a1cb34fac0;
T_12 ;
    %wait E_000001a1cb380890;
    %load/vec4 v000001a1cb380320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a1cb37fb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a1cb37fa60_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001a1cb37f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001a1cb37f9c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000001a1cb37fa60_0;
    %nor/r;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001a1cb37fb00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a1cb37fb00_0, 0;
T_12.4 ;
T_12.2 ;
    %load/vec4 v000001a1cb37f9c0_0;
    %assign/vec4 v000001a1cb37fa60_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a1cb383590;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001a1cb3df800_0;
    %inv;
    %store/vec4 v000001a1cb3df800_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001a1cb383590;
T_14 ;
    %vpi_call 2 36 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a1cb2f6980 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a1cb3df3a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df620_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df260_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df300_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a1cb3e03e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a1cb3df620_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/synchronizer.v";
