(edif top_module
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 11 27 20 29 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top_module.ngc top_module.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4_L
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port LO
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_module_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top_module
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port h_sync
              (direction OUTPUT)
            )
            (port nrst
              (direction INPUT)
            )
            (port v_sync
              (direction OUTPUT)
            )
            (port (array (rename color_out "color_out<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename color_in "color_in<2:0>") 3)
              (direction INPUT))
            (designator "xc3s100e-5-cp132")
            (property TYPE (string "top_module") (owner "Xilinx"))
            (property BUS_INFO (string "3:OUTPUT:color_out<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:color_in<2:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_module_top_module") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_9__ "vga_cntl/Mcount_h_cnt_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_8__ "vga_cntl/Mcount_h_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_8__ "vga_cntl/Mcount_h_cnt_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_7__ "vga_cntl/Mcount_h_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_7__ "vga_cntl/Mcount_h_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_6__ "vga_cntl/Mcount_h_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_6__ "vga_cntl/Mcount_h_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_5__ "vga_cntl/Mcount_h_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_5__ "vga_cntl/Mcount_h_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_4__ "vga_cntl/Mcount_h_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_4__ "vga_cntl/Mcount_h_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_3__ "vga_cntl/Mcount_h_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_3__ "vga_cntl/Mcount_h_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_2__ "vga_cntl/Mcount_h_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_2__ "vga_cntl/Mcount_h_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_1__ "vga_cntl/Mcount_h_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_1__ "vga_cntl/Mcount_h_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_0__ "vga_cntl/Mcount_h_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_0__ "vga_cntl/Mcount_h_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_8__ "vga_cntl/Mcount_v_cnt_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_7__ "vga_cntl/Mcount_v_cnt_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_7__ "vga_cntl/Mcount_v_cnt_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_6__ "vga_cntl/Mcount_v_cnt_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_6__ "vga_cntl/Mcount_v_cnt_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_5__ "vga_cntl/Mcount_v_cnt_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_5__ "vga_cntl/Mcount_v_cnt_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_4__ "vga_cntl/Mcount_v_cnt_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_4__ "vga_cntl/Mcount_v_cnt_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_3__ "vga_cntl/Mcount_v_cnt_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_3__ "vga_cntl/Mcount_v_cnt_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_2__ "vga_cntl/Mcount_v_cnt_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_2__ "vga_cntl/Mcount_v_cnt_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_1__ "vga_cntl/Mcount_v_cnt_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_1__ "vga_cntl/Mcount_v_cnt_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_0__ "vga_cntl/Mcount_v_cnt_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_0__ "vga_cntl/Mcount_v_cnt_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_8 "vga_cntl/v_cnt_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_7 "vga_cntl/v_cnt_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_6 "vga_cntl/v_cnt_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_5 "vga_cntl/v_cnt_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_4 "vga_cntl/v_cnt_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_3 "vga_cntl/v_cnt_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_2 "vga_cntl/v_cnt_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_1 "vga_cntl/v_cnt_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_0 "vga_cntl/v_cnt_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_9 "vga_cntl/h_cnt_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_8 "vga_cntl/h_cnt_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_7 "vga_cntl/h_cnt_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_6 "vga_cntl/h_cnt_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_5 "vga_cntl/h_cnt_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_4 "vga_cntl/h_cnt_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_3 "vga_cntl/h_cnt_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_2 "vga_cntl/h_cnt_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_1 "vga_cntl/h_cnt_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_cnt_0 "vga_cntl/h_cnt_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_clk25_renamed_0 "vga_cntl/clk25")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_sync_SW0 "vga_cntl/v_sync_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_sync "vga_cntl/v_sync")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8FF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count10_renamed_1 "vga_cntl/terminal_count10")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable_cmp_le00001_renamed_2 "vga_cntl/color_enable_cmp_le00001")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_out_2_1 "vga_cntl/color_out<2>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_out_1_1 "vga_cntl/color_out<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_out_0_1 "vga_cntl/color_out<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable30_renamed_3 "vga_cntl/color_enable30")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename nrst_IBUF_renamed_4 "nrst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_in_2_IBUF_renamed_5 "color_in_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_in_1_IBUF_renamed_6 "color_in_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_in_0_IBUF_renamed_7 "color_in_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename h_sync_OBUF_renamed_8 "h_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename v_sync_OBUF_renamed_9 "v_sync_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_2_OBUF_renamed_10 "color_out_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_1_OBUF_renamed_11 "color_out_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename color_out_0_OBUF_renamed_12 "color_out_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_13 "vga_cntl/Mcount_h_cnt_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_14 "vga_cntl/Mcount_h_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_15 "vga_cntl/Mcount_h_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_16 "vga_cntl/Mcount_h_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_17 "vga_cntl/Mcount_h_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_18 "vga_cntl/Mcount_h_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_19 "vga_cntl/Mcount_h_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_20 "vga_cntl/Mcount_h_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_21 "vga_cntl/Mcount_v_cnt_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_22 "vga_cntl/Mcount_v_cnt_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_23 "vga_cntl/Mcount_v_cnt_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_24 "vga_cntl/Mcount_v_cnt_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_25 "vga_cntl/Mcount_v_cnt_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_26 "vga_cntl/Mcount_v_cnt_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_27 "vga_cntl/Mcount_v_cnt_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_28 "vga_cntl/Mcount_h_cnt_xor<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_xor_8__rt_renamed_29 "vga_cntl/Mcount_v_cnt_xor<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq0000_SW0_SW0 "vga_cntl/v_cnt_cmp_eq0000_SW0_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BF") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq0000_renamed_30 "vga_cntl/v_cnt_cmp_eq0000")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count12 "vga_cntl/terminal_count12")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_sync14_SW0 "vga_cntl/h_sync14_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C040") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_h_sync14 "vga_cntl/h_sync14")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable23_SW0 "vga_cntl/color_enable23_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable65 "vga_cntl/color_enable65")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA80") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_31 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_h_cnt_lut_0__INV_0 "vga_cntl/Mcount_h_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_Mcount_v_cnt_lut_0__INV_0 "vga_cntl/Mcount_v_cnt_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_clk25_not00011_INV_0 "vga_cntl/clk25_not00011_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_nrst_inv1_INV_0 "vga_cntl/nrst_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable91_renamed_32 "vga_cntl/color_enable91")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1011") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable9_f5 "vga_cntl/color_enable9_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable371_renamed_33 "vga_cntl/color_enable371")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFEA") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable37_f5 "vga_cntl/color_enable37_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable65_SW01_renamed_34 "vga_cntl/color_enable65_SW01")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable65_SW02 "vga_cntl/color_enable65_SW02")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_color_enable65_SW0_f5 "vga_cntl/color_enable65_SW0_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename vga_cntl_v_cnt_cmp_eq000011 "vga_cntl/v_cnt_cmp_eq000011")
              (viewRef view_1 (cellRef LUT4_D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename vga_cntl_terminal_count12_SW0 "vga_cntl/terminal_count12_SW0")
              (viewRef view_1 (cellRef LUT4_L (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef I1 (instanceRef vga_cntl_color_enable9_f5))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef DI (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef I1 (instanceRef vga_cntl_color_enable37_f5))
              )
            )
            (net N10
              (joined
                (portRef O (instanceRef vga_cntl_h_sync14_SW0))
                (portRef I3 (instanceRef vga_cntl_h_sync14))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef vga_cntl_color_enable23_SW0))
                (portRef I1 (instanceRef vga_cntl_color_enable65_SW02))
              )
            )
            (net N14
              (joined
                (portRef I0 (instanceRef vga_cntl_color_enable65))
                (portRef O (instanceRef vga_cntl_color_enable65_SW0_f5))
              )
            )
            (net N16
              (joined
                (portRef LO (instanceRef vga_cntl_v_cnt_cmp_eq000011))
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq0000_renamed_30))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef vga_cntl_v_sync_SW0))
                (portRef I2 (instanceRef vga_cntl_v_sync))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef vga_cntl_v_cnt_cmp_eq0000_SW0_SW0))
                (portRef I3 (instanceRef vga_cntl_v_cnt_cmp_eq0000_renamed_30))
              )
            )
            (net N8
              (joined
                (portRef I3 (instanceRef vga_cntl_terminal_count12))
                (portRef LO (instanceRef vga_cntl_terminal_count12_SW0))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_31))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef vga_cntl_clk25_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_31))
              )
            )
            (net (rename color_in_0_ "color_in<0>")
              (joined
                (portRef (member color_in 2))
                (portRef I (instanceRef color_in_0_IBUF_renamed_7))
              )
            )
            (net (rename color_in_1_ "color_in<1>")
              (joined
                (portRef (member color_in 1))
                (portRef I (instanceRef color_in_1_IBUF_renamed_6))
              )
            )
            (net (rename color_in_2_ "color_in<2>")
              (joined
                (portRef (member color_in 0))
                (portRef I (instanceRef color_in_2_IBUF_renamed_5))
              )
            )
            (net color_in_0_IBUF
              (joined
                (portRef I1 (instanceRef vga_cntl_color_out_0_1))
                (portRef O (instanceRef color_in_0_IBUF_renamed_7))
              )
            )
            (net color_in_1_IBUF
              (joined
                (portRef I1 (instanceRef vga_cntl_color_out_1_1))
                (portRef O (instanceRef color_in_1_IBUF_renamed_6))
              )
            )
            (net color_in_2_IBUF
              (joined
                (portRef I1 (instanceRef vga_cntl_color_out_2_1))
                (portRef O (instanceRef color_in_2_IBUF_renamed_5))
              )
            )
            (net (rename color_out_0_ "color_out<0>")
              (joined
                (portRef (member color_out 2))
                (portRef O (instanceRef color_out_0_OBUF_renamed_12))
              )
            )
            (net (rename color_out_1_ "color_out<1>")
              (joined
                (portRef (member color_out 1))
                (portRef O (instanceRef color_out_1_OBUF_renamed_11))
              )
            )
            (net (rename color_out_2_ "color_out<2>")
              (joined
                (portRef (member color_out 0))
                (portRef O (instanceRef color_out_2_OBUF_renamed_10))
              )
            )
            (net color_out_0_OBUF
              (joined
                (portRef O (instanceRef vga_cntl_color_out_0_1))
                (portRef I (instanceRef color_out_0_OBUF_renamed_12))
              )
            )
            (net color_out_1_OBUF
              (joined
                (portRef O (instanceRef vga_cntl_color_out_1_1))
                (portRef I (instanceRef color_out_1_OBUF_renamed_11))
              )
            )
            (net color_out_2_OBUF
              (joined
                (portRef O (instanceRef vga_cntl_color_out_2_1))
                (portRef I (instanceRef color_out_2_OBUF_renamed_10))
              )
            )
            (net h_sync
              (joined
                (portRef h_sync)
                (portRef O (instanceRef h_sync_OBUF_renamed_8))
              )
            )
            (net h_sync_OBUF
              (joined
                (portRef I (instanceRef h_sync_OBUF_renamed_8))
                (portRef O (instanceRef vga_cntl_h_sync14))
              )
            )
            (net nrst
              (joined
                (portRef nrst)
                (portRef I (instanceRef nrst_IBUF_renamed_4))
              )
            )
            (net nrst_IBUF
              (joined
                (portRef O (instanceRef nrst_IBUF_renamed_4))
                (portRef I (instanceRef vga_cntl_nrst_inv1_INV_0))
              )
            )
            (net v_sync
              (joined
                (portRef v_sync)
                (portRef O (instanceRef v_sync_OBUF_renamed_9))
              )
            )
            (net v_sync_OBUF
              (joined
                (portRef O (instanceRef vga_cntl_v_sync))
                (portRef I (instanceRef v_sync_OBUF_renamed_9))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_0_ "vga_cntl/Mcount_h_cnt_cy<0>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_1_ "vga_cntl/Mcount_h_cnt_cy<1>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_1__rt "vga_cntl/Mcount_h_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_20))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_1__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_2_ "vga_cntl/Mcount_h_cnt_cy<2>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_2__rt "vga_cntl/Mcount_h_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_19))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_2__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_3_ "vga_cntl/Mcount_h_cnt_cy<3>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_3__rt "vga_cntl/Mcount_h_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_18))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_3__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_4_ "vga_cntl/Mcount_h_cnt_cy<4>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_4__rt "vga_cntl/Mcount_h_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_17))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_4__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_5_ "vga_cntl/Mcount_h_cnt_cy<5>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_5__rt "vga_cntl/Mcount_h_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_16))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_5__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_6_ "vga_cntl/Mcount_h_cnt_cy<6>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_6__rt "vga_cntl/Mcount_h_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_15))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_6__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_7_ "vga_cntl/Mcount_h_cnt_cy<7>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_7__rt "vga_cntl/Mcount_h_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_14))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_7__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_8_ "vga_cntl/Mcount_h_cnt_cy<8>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef CI (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_cy_8__rt "vga_cntl/Mcount_h_cnt_cy<8>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_13))
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_8__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_lut_0_ "vga_cntl/Mcount_h_cnt_lut<0>")
              (joined
                (portRef S (instanceRef vga_cntl_Mcount_h_cnt_cy_0__))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_Mcount_h_cnt_xor_9__rt "vga_cntl/Mcount_h_cnt_xor<9>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_28))
                (portRef LI (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_0_ "vga_cntl/Mcount_v_cnt_cy<0>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_1_ "vga_cntl/Mcount_v_cnt_cy<1>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_1__rt "vga_cntl/Mcount_v_cnt_cy<1>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_27))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_1__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_2_ "vga_cntl/Mcount_v_cnt_cy<2>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_2__rt "vga_cntl/Mcount_v_cnt_cy<2>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_26))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_2__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_3_ "vga_cntl/Mcount_v_cnt_cy<3>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_3__rt "vga_cntl/Mcount_v_cnt_cy<3>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_25))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_3__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_4_ "vga_cntl/Mcount_v_cnt_cy<4>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_4__rt "vga_cntl/Mcount_v_cnt_cy<4>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_24))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_4__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_5_ "vga_cntl/Mcount_v_cnt_cy<5>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_5__rt "vga_cntl/Mcount_v_cnt_cy<5>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_23))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_5__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_6_ "vga_cntl/Mcount_v_cnt_cy<6>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_6__rt "vga_cntl/Mcount_v_cnt_cy<6>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_22))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_6__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_7_ "vga_cntl/Mcount_v_cnt_cy<7>")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef CI (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_cy_7__rt "vga_cntl/Mcount_v_cnt_cy<7>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_21))
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_7__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_lut_0_ "vga_cntl/Mcount_v_cnt_lut<0>")
              (joined
                (portRef S (instanceRef vga_cntl_Mcount_v_cnt_cy_0__))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_Mcount_v_cnt_xor_8__rt "vga_cntl/Mcount_v_cnt_xor<8>_rt")
              (joined
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_8__rt_renamed_29))
                (portRef LI (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_N5 "vga_cntl/N5")
              (joined
                (portRef I3 (instanceRef vga_cntl_v_sync))
                (portRef O (instanceRef vga_cntl_v_cnt_cmp_eq000011))
              )
            )
            (net (rename vga_cntl_Result_0_ "vga_cntl/Result<0>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_0))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_0__))
              )
            )
            (net (rename vga_cntl_Result_0_1 "vga_cntl/Result<0>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_0))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_0__))
              )
            )
            (net (rename vga_cntl_Result_1_ "vga_cntl/Result<1>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_1))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Result_1_1 "vga_cntl/Result<1>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_1))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_1__))
              )
            )
            (net (rename vga_cntl_Result_2_ "vga_cntl/Result<2>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_2))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Result_2_1 "vga_cntl/Result<2>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_2))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_2__))
              )
            )
            (net (rename vga_cntl_Result_3_ "vga_cntl/Result<3>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_3))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Result_3_1 "vga_cntl/Result<3>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_3))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_3__))
              )
            )
            (net (rename vga_cntl_Result_4_ "vga_cntl/Result<4>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_4))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Result_4_1 "vga_cntl/Result<4>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_4))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_4__))
              )
            )
            (net (rename vga_cntl_Result_5_ "vga_cntl/Result<5>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_5))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Result_5_1 "vga_cntl/Result<5>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_5))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_5__))
              )
            )
            (net (rename vga_cntl_Result_6_ "vga_cntl/Result<6>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_6))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Result_6_1 "vga_cntl/Result<6>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_6))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_6__))
              )
            )
            (net (rename vga_cntl_Result_7_ "vga_cntl/Result<7>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_7))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Result_7_1 "vga_cntl/Result<7>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_7))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_7__))
              )
            )
            (net (rename vga_cntl_Result_8_ "vga_cntl/Result<8>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_8))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Result_8_1 "vga_cntl/Result<8>1")
              (joined
                (portRef D (instanceRef vga_cntl_v_cnt_8))
                (portRef O (instanceRef vga_cntl_Mcount_v_cnt_xor_8__))
              )
            )
            (net (rename vga_cntl_Result_9_ "vga_cntl/Result<9>")
              (joined
                (portRef D (instanceRef vga_cntl_h_cnt_9))
                (portRef O (instanceRef vga_cntl_Mcount_h_cnt_xor_9__))
              )
            )
            (net (rename vga_cntl_clk25 "vga_cntl/clk25")
              (joined
                (portRef Q (instanceRef vga_cntl_clk25_renamed_0))
                (portRef C (instanceRef vga_cntl_h_cnt_0))
                (portRef C (instanceRef vga_cntl_h_cnt_1))
                (portRef C (instanceRef vga_cntl_h_cnt_2))
                (portRef C (instanceRef vga_cntl_h_cnt_3))
                (portRef C (instanceRef vga_cntl_h_cnt_4))
                (portRef C (instanceRef vga_cntl_h_cnt_5))
                (portRef C (instanceRef vga_cntl_h_cnt_6))
                (portRef C (instanceRef vga_cntl_h_cnt_7))
                (portRef C (instanceRef vga_cntl_h_cnt_8))
                (portRef C (instanceRef vga_cntl_h_cnt_9))
                (portRef C (instanceRef vga_cntl_v_cnt_0))
                (portRef C (instanceRef vga_cntl_v_cnt_1))
                (portRef C (instanceRef vga_cntl_v_cnt_2))
                (portRef C (instanceRef vga_cntl_v_cnt_3))
                (portRef C (instanceRef vga_cntl_v_cnt_4))
                (portRef C (instanceRef vga_cntl_v_cnt_5))
                (portRef C (instanceRef vga_cntl_v_cnt_6))
                (portRef C (instanceRef vga_cntl_v_cnt_7))
                (portRef C (instanceRef vga_cntl_v_cnt_8))
                (portRef I (instanceRef vga_cntl_clk25_not00011_INV_0))
              )
            )
            (net (rename vga_cntl_clk25_not0001 "vga_cntl/clk25_not0001")
              (joined
                (portRef D (instanceRef vga_cntl_clk25_renamed_0))
                (portRef O (instanceRef vga_cntl_clk25_not00011_INV_0))
              )
            )
            (net (rename vga_cntl_color_enable "vga_cntl/color_enable")
              (joined
                (portRef I0 (instanceRef vga_cntl_color_out_2_1))
                (portRef I0 (instanceRef vga_cntl_color_out_1_1))
                (portRef I0 (instanceRef vga_cntl_color_out_0_1))
                (portRef O (instanceRef vga_cntl_color_enable65))
              )
            )
            (net (rename vga_cntl_color_enable30 "vga_cntl/color_enable30")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable30_renamed_3))
                (portRef I3 (instanceRef vga_cntl_color_enable65))
              )
            )
            (net (rename vga_cntl_color_enable37 "vga_cntl/color_enable37")
              (joined
                (portRef I1 (instanceRef vga_cntl_color_enable65))
                (portRef O (instanceRef vga_cntl_color_enable37_f5))
              )
            )
            (net (rename vga_cntl_color_enable371 "vga_cntl/color_enable371")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable371_renamed_33))
                (portRef I0 (instanceRef vga_cntl_color_enable37_f5))
              )
            )
            (net (rename vga_cntl_color_enable65_SW0 "vga_cntl/color_enable65_SW0")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable65_SW01_renamed_34))
                (portRef I1 (instanceRef vga_cntl_color_enable65_SW0_f5))
              )
            )
            (net (rename vga_cntl_color_enable65_SW01 "vga_cntl/color_enable65_SW01")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable65_SW02))
                (portRef I0 (instanceRef vga_cntl_color_enable65_SW0_f5))
              )
            )
            (net (rename vga_cntl_color_enable9 "vga_cntl/color_enable9")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable9_f5))
                (portRef I1 (instanceRef vga_cntl_color_enable65_SW01_renamed_34))
              )
            )
            (net (rename vga_cntl_color_enable91 "vga_cntl/color_enable91")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable91_renamed_32))
                (portRef I0 (instanceRef vga_cntl_color_enable9_f5))
              )
            )
            (net (rename vga_cntl_color_enable_cmp_le00001 "vga_cntl/color_enable_cmp_le00001")
              (joined
                (portRef O (instanceRef vga_cntl_color_enable_cmp_le00001_renamed_2))
                (portRef I0 (instanceRef vga_cntl_h_sync14_SW0))
                (portRef I2 (instanceRef vga_cntl_color_enable91_renamed_32))
              )
            )
            (net (rename vga_cntl_h_cnt_0_ "vga_cntl/h_cnt<0>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_0))
                (portRef I3 (instanceRef vga_cntl_terminal_count10_renamed_1))
                (portRef I3 (instanceRef vga_cntl_color_enable_cmp_le00001_renamed_2))
                (portRef I (instanceRef vga_cntl_Mcount_h_cnt_lut_0__INV_0))
              )
            )
            (net (rename vga_cntl_h_cnt_1_ "vga_cntl/h_cnt<1>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_1))
                (portRef I2 (instanceRef vga_cntl_color_enable_cmp_le00001_renamed_2))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_1__rt_renamed_20))
                (portRef I1 (instanceRef vga_cntl_terminal_count12))
              )
            )
            (net (rename vga_cntl_h_cnt_2_ "vga_cntl/h_cnt<2>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_2))
                (portRef I1 (instanceRef vga_cntl_color_enable_cmp_le00001_renamed_2))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_2__rt_renamed_19))
                (portRef I0 (instanceRef vga_cntl_terminal_count12))
              )
            )
            (net (rename vga_cntl_h_cnt_3_ "vga_cntl/h_cnt<3>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_3))
                (portRef I0 (instanceRef vga_cntl_terminal_count10_renamed_1))
                (portRef I0 (instanceRef vga_cntl_color_enable_cmp_le00001_renamed_2))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_3__rt_renamed_18))
              )
            )
            (net (rename vga_cntl_h_cnt_4_ "vga_cntl/h_cnt<4>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_4))
                (portRef I1 (instanceRef vga_cntl_terminal_count10_renamed_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_4__rt_renamed_17))
                (portRef I3 (instanceRef vga_cntl_h_sync14_SW0))
                (portRef I0 (instanceRef vga_cntl_color_enable23_SW0))
                (portRef I3 (instanceRef vga_cntl_color_enable91_renamed_32))
              )
            )
            (net (rename vga_cntl_h_cnt_5_ "vga_cntl/h_cnt<5>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_5))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_5__rt_renamed_16))
                (portRef I2 (instanceRef vga_cntl_h_sync14_SW0))
                (portRef I1 (instanceRef vga_cntl_color_enable23_SW0))
                (portRef I0 (instanceRef vga_cntl_color_enable91_renamed_32))
                (portRef I0 (instanceRef vga_cntl_terminal_count12_SW0))
              )
            )
            (net (rename vga_cntl_h_cnt_6_ "vga_cntl/h_cnt<6>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_6))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_6__rt_renamed_15))
                (portRef I1 (instanceRef vga_cntl_h_sync14_SW0))
                (portRef I2 (instanceRef vga_cntl_color_enable23_SW0))
                (portRef I1 (instanceRef vga_cntl_color_enable91_renamed_32))
                (portRef I2 (instanceRef vga_cntl_terminal_count12_SW0))
              )
            )
            (net (rename vga_cntl_h_cnt_7_ "vga_cntl/h_cnt<7>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_7))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_7__rt_renamed_14))
                (portRef I0 (instanceRef vga_cntl_h_sync14))
                (portRef S (instanceRef vga_cntl_color_enable9_f5))
                (portRef I0 (instanceRef vga_cntl_color_enable65_SW02))
                (portRef I1 (instanceRef vga_cntl_terminal_count12_SW0))
              )
            )
            (net (rename vga_cntl_h_cnt_8_ "vga_cntl/h_cnt<8>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_8))
                (portRef I2 (instanceRef vga_cntl_terminal_count10_renamed_1))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_cy_8__rt_renamed_13))
                (portRef I1 (instanceRef vga_cntl_h_sync14))
                (portRef I0 (instanceRef vga_cntl_color_enable65_SW01_renamed_34))
                (portRef I2 (instanceRef vga_cntl_color_enable65_SW02))
              )
            )
            (net (rename vga_cntl_h_cnt_9_ "vga_cntl/h_cnt<9>")
              (joined
                (portRef Q (instanceRef vga_cntl_h_cnt_9))
                (portRef I0 (instanceRef vga_cntl_Mcount_h_cnt_xor_9__rt_renamed_28))
                (portRef I2 (instanceRef vga_cntl_h_sync14))
                (portRef S (instanceRef vga_cntl_color_enable65_SW0_f5))
                (portRef I3 (instanceRef vga_cntl_terminal_count12_SW0))
              )
            )
            (net (rename vga_cntl_nrst_inv "vga_cntl/nrst_inv")
              (joined
                (portRef R (instanceRef vga_cntl_clk25_renamed_0))
                (portRef O (instanceRef vga_cntl_nrst_inv1_INV_0))
              )
            )
            (net (rename vga_cntl_terminal_count "vga_cntl/terminal_count")
              (joined
                (portRef R (instanceRef vga_cntl_h_cnt_0))
                (portRef R (instanceRef vga_cntl_h_cnt_1))
                (portRef R (instanceRef vga_cntl_h_cnt_2))
                (portRef R (instanceRef vga_cntl_h_cnt_3))
                (portRef R (instanceRef vga_cntl_h_cnt_4))
                (portRef R (instanceRef vga_cntl_h_cnt_5))
                (portRef R (instanceRef vga_cntl_h_cnt_6))
                (portRef R (instanceRef vga_cntl_h_cnt_7))
                (portRef R (instanceRef vga_cntl_h_cnt_8))
                (portRef R (instanceRef vga_cntl_h_cnt_9))
                (portRef O (instanceRef vga_cntl_terminal_count12))
              )
            )
            (net (rename vga_cntl_terminal_count10 "vga_cntl/terminal_count10")
              (joined
                (portRef O (instanceRef vga_cntl_terminal_count10_renamed_1))
                (portRef I2 (instanceRef vga_cntl_terminal_count12))
              )
            )
            (net (rename vga_cntl_v_cnt_0_ "vga_cntl/v_cnt<0>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_0))
                (portRef I0 (instanceRef vga_cntl_v_sync))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq0000_renamed_30))
                (portRef I (instanceRef vga_cntl_Mcount_v_cnt_lut_0__INV_0))
                (portRef I2 (instanceRef vga_cntl_color_enable371_renamed_33))
              )
            )
            (net (rename vga_cntl_v_cnt_1_ "vga_cntl/v_cnt<1>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_1))
                (portRef I1 (instanceRef vga_cntl_v_sync))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_1__rt_renamed_27))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq0000_renamed_30))
                (portRef I1 (instanceRef vga_cntl_color_enable371_renamed_33))
              )
            )
            (net (rename vga_cntl_v_cnt_2_ "vga_cntl/v_cnt<2>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_2))
                (portRef I1 (instanceRef vga_cntl_v_sync_SW0))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_2__rt_renamed_26))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq0000_SW0_SW0))
                (portRef I3 (instanceRef vga_cntl_color_enable371_renamed_33))
              )
            )
            (net (rename vga_cntl_v_cnt_3_ "vga_cntl/v_cnt<3>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_3))
                (portRef I0 (instanceRef vga_cntl_v_sync_SW0))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_3__rt_renamed_25))
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq0000_SW0_SW0))
                (portRef I0 (instanceRef vga_cntl_color_enable371_renamed_33))
              )
            )
            (net (rename vga_cntl_v_cnt_4_ "vga_cntl/v_cnt<4>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_4))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_4__rt_renamed_24))
                (portRef S (instanceRef vga_cntl_color_enable37_f5))
                (portRef I2 (instanceRef vga_cntl_v_cnt_cmp_eq000011))
              )
            )
            (net (rename vga_cntl_v_cnt_5_ "vga_cntl/v_cnt<5>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_5))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_5__rt_renamed_23))
                (portRef I2 (instanceRef vga_cntl_color_enable65))
                (portRef I3 (instanceRef vga_cntl_v_cnt_cmp_eq000011))
              )
            )
            (net (rename vga_cntl_v_cnt_6_ "vga_cntl/v_cnt<6>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_6))
                (portRef I1 (instanceRef vga_cntl_color_enable30_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_6__rt_renamed_22))
                (portRef I1 (instanceRef vga_cntl_v_cnt_cmp_eq000011))
              )
            )
            (net (rename vga_cntl_v_cnt_7_ "vga_cntl/v_cnt<7>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_7))
                (portRef I2 (instanceRef vga_cntl_color_enable30_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_cy_7__rt_renamed_21))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq000011))
              )
            )
            (net (rename vga_cntl_v_cnt_8_ "vga_cntl/v_cnt<8>")
              (joined
                (portRef Q (instanceRef vga_cntl_v_cnt_8))
                (portRef I2 (instanceRef vga_cntl_v_sync_SW0))
                (portRef I0 (instanceRef vga_cntl_color_enable30_renamed_3))
                (portRef I0 (instanceRef vga_cntl_Mcount_v_cnt_xor_8__rt_renamed_29))
                (portRef I0 (instanceRef vga_cntl_v_cnt_cmp_eq0000_SW0_SW0))
              )
            )
            (net (rename vga_cntl_v_cnt_cmp_eq0000 "vga_cntl/v_cnt_cmp_eq0000")
              (joined
                (portRef R (instanceRef vga_cntl_v_cnt_0))
                (portRef R (instanceRef vga_cntl_v_cnt_1))
                (portRef R (instanceRef vga_cntl_v_cnt_2))
                (portRef R (instanceRef vga_cntl_v_cnt_3))
                (portRef R (instanceRef vga_cntl_v_cnt_4))
                (portRef R (instanceRef vga_cntl_v_cnt_5))
                (portRef R (instanceRef vga_cntl_v_cnt_6))
                (portRef R (instanceRef vga_cntl_v_cnt_7))
                (portRef R (instanceRef vga_cntl_v_cnt_8))
                (portRef O (instanceRef vga_cntl_v_cnt_cmp_eq0000_renamed_30))
              )
            )
          )
      )
    )
  )

  (design top_module
    (cellRef top_module
      (libraryRef top_module_lib)
    )
    (property PART (string "xc3s100e-5-cp132") (owner "Xilinx"))
  )
)

