`timescale 1ns/1ns

module ttl_progdelay (bus, delay_ie, delay_oe, ecl_clockinh, ecl_clockinl, ecl_pulseinh, ecl_pulseinl, ecl_pulseouth, 
    ecl_pulseoutl, mstreset_ttl, ploadenable_ttl );
// generated by  HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009
// on Fri Dec 02 10:08:02 2011
// from tubii_lib/TTL_PROGDELAY/sch_1

  inout [7:0] bus;
  inout  delay_ie;
  inout  delay_oe;
  inout  ecl_clockinh;
  inout  ecl_clockinl;
  inout  ecl_pulseinh;
  inout  ecl_pulseinl;
  inout  ecl_pulseouth;
  inout  ecl_pulseoutl;
  inout  mstreset_ttl;
  inout  ploadenable_ttl;
  // global signal glbl.gnd;
  // global signal glbl.vcc;
  // global signal glbl.vtt;

  wire  unnamed_1_10e116_i15_y;
  wire  unnamed_1_10e116_i15_y_1;
  wire  unnamed_1_10e116_i3_y;
  wire  unnamed_1_10e116_i3_y_1;
  wire  unnamed_1_10h124_i22_a;
  wire  unnamed_1_10h125_i16_y;
  wire  unnamed_1_10h125_i8_y;
  wire  unnamed_1_f06_i11_y;
  wire  unnamed_1_f06_i21_a;
  wire  unnamed_1_f06_i26_y;
  wire  unnamed_1_f06_i27_y;
  wire  unnamed_1_f08_i12_y;
  wire  unnamed_1_f08_i19_b;
  wire  unnamed_1_f08_i19_y;
  wire [7:0] unnamed_1_f269_i20_p;
  wire  unnamed_1_f74_i17_q;

  wire  gnd;
  wire  page1_gnd;
  wire  vcc;
  wire  page1_vcc;
  wire  vtt;
  wire  page1_vtt;

  assign gnd = glbl.gnd;
  assign page1_gnd = gnd;
  assign vcc = glbl.vcc;
  assign page1_vcc = vcc;
  assign vtt = glbl.vtt;
  assign page1_vtt = vtt;

// begin instances 

  rsmd0805 page1_i1  (.a({glbl.vtt}),
	.b(ecl_clockinl));

  rsmd0805 page1_i2  (.a({glbl.vtt}),
	.b(ecl_clockinh));

  \10e116  page1_i3  (.a(ecl_clockinh),
	.\b* (ecl_clockinl),
	.ref(/* unconnected */),
	.y(unnamed_1_10e116_i3_y_1),
	.\y* (unnamed_1_10e116_i3_y));
  defparam page1_i3.size = 1;

  rsmd0805 page1_i4  (.a({glbl.vtt}),
	.b(ecl_pulseinl));

  rsmd0805 page1_i5  (.a({glbl.vtt}),
	.b(ecl_pulseinh));

  rsmd0805 page1_i6  (.a({glbl.vtt}),
	.b(unnamed_1_10e116_i3_y));

  rsmd0805 page1_i7  (.a({glbl.vtt}),
	.b(unnamed_1_10e116_i3_y_1));

  \10h125  page1_i8  (.a(unnamed_1_10e116_i3_y_1),
	.\b* (unnamed_1_10e116_i3_y),
	.v(/* unconnected */),
	.y(unnamed_1_10h125_i8_y));
  defparam page1_i8.size = 1;

  rsmd0805 page1_i9  (.a({glbl.vtt}),
	.b(unnamed_1_10e116_i15_y));

  rsmd0805 page1_i10  (.a({glbl.vtt}),
	.b(unnamed_1_10e116_i15_y_1));

  f06 page1_i11  (.a(mstreset_ttl),
	.\y* (unnamed_1_f06_i11_y));
  defparam page1_i11.size = 1;

  f08 page1_i12  (.a(unnamed_1_f06_i11_y),
	.b(unnamed_1_f06_i21_a),
	.y(unnamed_1_f08_i12_y));
  defparam page1_i12.size = 1;

  \10e116  page1_i15  (.a(ecl_pulseinh),
	.\b* (ecl_pulseinl),
	.ref(/* unconnected */),
	.y(unnamed_1_10e116_i15_y_1),
	.\y* (unnamed_1_10e116_i15_y));
  defparam page1_i15.size = 1;

  \10h125  page1_i16  (.a(unnamed_1_10e116_i15_y_1),
	.\b* (unnamed_1_10e116_i15_y),
	.v(/* unconnected */),
	.y(unnamed_1_10h125_i16_y));
  defparam page1_i16.size = 1;

  f74 page1_i17  (.\cl* (unnamed_1_f08_i12_y),
	.clock(unnamed_1_10h125_i16_y),
	.d({glbl.vcc}),
	.\pr* (glbl.vcc),
	.q(unnamed_1_f74_i17_q),
	.\q* (/* unconnected */));
  defparam page1_i17.size = 1;

  f74 page1_i18  (.\cl* (unnamed_1_f08_i12_y),
	.clock(unnamed_1_10h125_i8_y),
	.d(unnamed_1_f74_i17_q),
	.\pr* (glbl.vcc),
	.q(/* unconnected */),
	.\q* (unnamed_1_f08_i19_b));
  defparam page1_i18.size = 1;

  f08 page1_i19  (.a(unnamed_1_f06_i21_a),
	.b(unnamed_1_f08_i19_b),
	.y(unnamed_1_f08_i19_y));
  defparam page1_i19.size = 1;

  f269 page1_i20  (.\cep* (unnamed_1_f08_i19_y),
	.\cet* (glbl.gnd),
	.cp(unnamed_1_10h125_i8_y),
	.p(unnamed_1_f269_i20_p[7:0]),
	.\pe* (unnamed_1_f06_i27_y),
	.q(/* unconnected */),
	.\tc* (unnamed_1_f06_i21_a),
	.\up/dn (glbl.vcc));

  f06 page1_i21  (.a(unnamed_1_f06_i21_a),
	.\y* (unnamed_1_10h124_i22_a));
  defparam page1_i21.size = 1;

  \10h124  page1_i22  (.a(unnamed_1_10h124_i22_a),
	.e(glbl.vcc),
	.y(ecl_pulseouth),
	.\y* (ecl_pulseoutl));
  defparam page1_i22.size = 1;

  hc574f page1_i25  (.ck(delay_ie),
	.d(bus[7:0]),
	.\oe* (unnamed_1_f06_i26_y),
	.q(unnamed_1_f269_i20_p[7:0]));

  f06 page1_i26  (.a(delay_oe),
	.\y* (unnamed_1_f06_i26_y));
  defparam page1_i26.size = 1;

  f06 page1_i27  (.a(ploadenable_ttl),
	.\y* (unnamed_1_f06_i27_y));
  defparam page1_i27.size = 1;

endmodule // ttl_progdelay(sch_1) 
