Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L work -L secureip --snapshot RISCV_CPU_TB_behav xil_defaultlib.RISCV_CPU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-985] literal 00000001010000000000100100010011 exceeds maximum integer value [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/InstructionMemory.vhd:66]
INFO: [VRFC 10-8703] VHDL expression is ignored due to errors
ERROR: [VRFC 10-2636] '00000001010000000000100100010011' in value attribute is not a valid numeric literal [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/InstructionMemory.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv_cpu_tb in library work failed.
