{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609588491427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609588491428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  2 13:54:51 2021 " "Processing started: Sat Jan  2 13:54:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609588491428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1609588491428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Components -c Components --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Components -c Components --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1609588491428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1609588491669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1609588491669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_1.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "RAM_1.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497174 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_Processor.v(60) " "Verilog HDL information at Instruction_Processor.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1609588497175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionProcessor " "Found entity 1: InstructionProcessor" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.v 1 1 " "Found 1 design units, including 1 entities, in source file SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Found entity 1: SM" {  } { { "SM.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497178 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(28) " "Verilog HDL warning at core.v(28): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1609588497178 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "core.v(66) " "Verilog HDL warning at core.v(66): extended using \"x\" or \"z\"" {  } { { "core.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1609588497178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Components " "Found entity 1: Components" {  } { { "Components.bdf" "" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryManager.v(31) " "Verilog HDL warning at MemoryManager.v(31): extended using \"x\" or \"z\"" {  } { { "MemoryManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1609588497181 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MemoryManager.v(34) " "Verilog HDL warning at MemoryManager.v(34): extended using \"x\" or \"z\"" {  } { { "MemoryManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1609588497181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryManager.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_manager " "Found entity 1: memory_manager" {  } { { "MemoryManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RED red BufferManager.v(4) " "Verilog HDL Declaration information at BufferManager.v(4): object \"RED\" differs only in case from object \"red\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1609588497182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GREEN green BufferManager.v(5) " "Verilog HDL Declaration information at BufferManager.v(5): object \"GREEN\" differs only in case from object \"green\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1609588497182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BLUE blue BufferManager.v(6) " "Verilog HDL Declaration information at BufferManager.v(6): object \"BLUE\" differs only in case from object \"blue\" in the same scope" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1609588497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BufferManager.v 1 1 " "Found 1 design units, including 1 entities, in source file BufferManager.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_manager " "Found entity 1: buffer_manager" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file SVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "SVGA.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock/Clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock/Clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_0002 " "Found entity 1: Clock_0002" {  } { { "Clock/Clock_0002.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder64.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder64 " "Found entity 1: decoder64" {  } { { "Decoder64.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder8.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "Decoder8.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Decoder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497185 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cin Instruction_Processor.v(43) " "Verilog HDL Implicit Net warning at Instruction_Processor.v(43): created implicit net for \"cin\"" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1609588497185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Components " "Elaborating entity \"Components\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1609588497231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst5 " "Elaborating entity \"vga\" for hierarchy \"vga:inst5\"" {  } { { "Components.bdf" "inst5" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 616 920 1080 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA.v(64) " "Verilog HDL assignment warning at SVGA.v(64): truncated value with size 32 to match size of target (10)" {  } { { "SVGA.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497233 "|Components|vga:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA.v(68) " "Verilog HDL assignment warning at SVGA.v(68): truncated value with size 32 to match size of target (10)" {  } { { "SVGA.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SVGA.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497233 "|Components|vga:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:inst6 " "Elaborating entity \"Clock\" for hierarchy \"Clock:inst6\"" {  } { { "Components.bdf" "inst6" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 224 136 296 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_0002 Clock:inst6\|Clock_0002:clock_inst " "Elaborating entity \"Clock_0002\" for hierarchy \"Clock:inst6\|Clock_0002:clock_inst\"" {  } { { "Clock.v" "clock_inst" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock/Clock_0002.v" "altera_pll_i" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497249 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1609588497252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock/Clock_0002.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609588497252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Clock:inst6\|Clock_0002:clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497253 ""}  } { { "Clock/Clock_0002.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Clock/Clock_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609588497253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_manager buffer_manager:inst1 " "Elaborating entity \"buffer_manager\" for hierarchy \"buffer_manager:inst1\"" {  } { { "Components.bdf" "inst1" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 480 1280 1624 624 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 BufferManager.v(21) " "Verilog HDL assignment warning at BufferManager.v(21): truncated value with size 32 to match size of target (19)" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497255 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BufferManager.v(24) " "Verilog HDL assignment warning at BufferManager.v(24): truncated value with size 32 to match size of target (6)" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497255 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BufferManager.v(25) " "Verilog HDL assignment warning at BufferManager.v(25): truncated value with size 32 to match size of target (5)" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497255 "|Components|buffer_manager:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BufferManager.v(26) " "Verilog HDL assignment warning at BufferManager.v(26): truncated value with size 32 to match size of target (5)" {  } { { "BufferManager.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/BufferManager.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609588497255 "|Components|buffer_manager:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst3 " "Elaborating entity \"SM\" for hierarchy \"SM:inst3\"" {  } { { "Components.bdf" "inst3" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 224 1016 1464 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core SM:inst3\|core:core0 " "Elaborating entity \"core\" for hierarchy \"SM:inst3\|core:core0\"" {  } { { "SM.v" "core0" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/SM.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM SM:inst3\|core:core0\|RAM:raam " "Elaborating entity \"RAM\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\"" {  } { { "core.v" "raam" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497316 ""}  } { { "RAM.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609588497316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0im2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0im2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0im2 " "Found entity 1: altsyncram_0im2" {  } { { "db/altsyncram_0im2.tdf" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0im2 SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated " "Elaborating entity \"altsyncram_0im2\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_0im2.tdf" "decode2" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_0im2.tdf" "rden_decode_a" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"SM:inst3\|core:core0\|RAM:raam\|altsyncram:altsyncram_component\|altsyncram_0im2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_0im2.tdf" "mux4" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_0im2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer SM:inst3\|core:core0\|Buffer:buffer1 " "Elaborating entity \"Buffer\" for hierarchy \"SM:inst3\|core:core0\|Buffer:buffer1\"" {  } { { "core.v" "buffer1" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component\"" {  } { { "Buffer.v" "altsyncram_component" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component\"" {  } { { "Buffer.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497468 ""}  } { { "Buffer.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Buffer.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1609588497468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4j2 " "Found entity 1: altsyncram_m4j2" {  } { { "db/altsyncram_m4j2.tdf" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/db/altsyncram_m4j2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609588497498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1609588497498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4j2 SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component\|altsyncram_m4j2:auto_generated " "Elaborating entity \"altsyncram_m4j2\" for hierarchy \"SM:inst3\|core:core0\|Buffer:buffer1\|altsyncram:altsyncram_component\|altsyncram_m4j2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/root/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu SM:inst3\|core:core0\|alu:allu " "Elaborating entity \"alu\" for hierarchy \"SM:inst3\|core:core0\|alu:allu\"" {  } { { "core.v" "allu" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/core.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588497505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_manager memory_manager:inst " "Elaborating entity \"memory_manager\" for hierarchy \"memory_manager:inst\"" {  } { { "Components.bdf" "inst" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 96 384 752 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588498658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder64 memory_manager:inst\|decoder64:d1 " "Elaborating entity \"decoder64\" for hierarchy \"memory_manager:inst\|decoder64:d1\"" {  } { { "MemoryManager.v" "d1" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588498663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8 memory_manager:inst\|decoder8:d2 " "Elaborating entity \"decoder8\" for hierarchy \"memory_manager:inst\|decoder8:d2\"" {  } { { "MemoryManager.v" "d2" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/MemoryManager.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588498665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionProcessor InstructionProcessor:inst8 " "Elaborating entity \"InstructionProcessor\" for hierarchy \"InstructionProcessor:inst8\"" {  } { { "Components.bdf" "inst8" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 376 416 768 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1609588498666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cinReg Instruction_Processor.v(31) " "Verilog HDL or VHDL warning at Instruction_Processor.v(31): object \"cinReg\" assigned a value but never read" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1609588498667 "|Components|InstructionProcessor:inst8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Instruction_Processor.v(63) " "Verilog HDL Case Statement information at Instruction_Processor.v(63): all case item expressions in this case statement are onehot" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1609588498668 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(203) " "Verilog HDL Case Statement warning at Instruction_Processor.v(203): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 203 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498676 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(204) " "Verilog HDL Case Statement warning at Instruction_Processor.v(204): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 204 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(205) " "Verilog HDL Case Statement warning at Instruction_Processor.v(205): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 205 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(206) " "Verilog HDL Case Statement warning at Instruction_Processor.v(206): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 206 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(207) " "Verilog HDL Case Statement warning at Instruction_Processor.v(207): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 207 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(208) " "Verilog HDL Case Statement warning at Instruction_Processor.v(208): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 208 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(209) " "Verilog HDL Case Statement warning at Instruction_Processor.v(209): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 209 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(210) " "Verilog HDL Case Statement warning at Instruction_Processor.v(210): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 210 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(211) " "Verilog HDL Case Statement warning at Instruction_Processor.v(211): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 211 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(212) " "Verilog HDL Case Statement warning at Instruction_Processor.v(212): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 212 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(213) " "Verilog HDL Case Statement warning at Instruction_Processor.v(213): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 213 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(214) " "Verilog HDL Case Statement warning at Instruction_Processor.v(214): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 214 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(215) " "Verilog HDL Case Statement warning at Instruction_Processor.v(215): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 215 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(216) " "Verilog HDL Case Statement warning at Instruction_Processor.v(216): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 216 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(217) " "Verilog HDL Case Statement warning at Instruction_Processor.v(217): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 217 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(218) " "Verilog HDL Case Statement warning at Instruction_Processor.v(218): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 218 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(219) " "Verilog HDL Case Statement warning at Instruction_Processor.v(219): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 219 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(220) " "Verilog HDL Case Statement warning at Instruction_Processor.v(220): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 220 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(221) " "Verilog HDL Case Statement warning at Instruction_Processor.v(221): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 221 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(222) " "Verilog HDL Case Statement warning at Instruction_Processor.v(222): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 222 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(223) " "Verilog HDL Case Statement warning at Instruction_Processor.v(223): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 223 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498677 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(224) " "Verilog HDL Case Statement warning at Instruction_Processor.v(224): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 224 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498678 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(225) " "Verilog HDL Case Statement warning at Instruction_Processor.v(225): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 225 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498678 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Instruction_Processor.v(226) " "Verilog HDL Case Statement warning at Instruction_Processor.v(226): case item expression never matches the case expression" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 226 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1609588498678 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instruction_Processor.v(238) " "Verilog HDL assignment warning at Instruction_Processor.v(238): truncated value with size 32 to match size of target (16)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1609588498679 "|Components|InstructionProcessor:inst8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cin 0 Instruction_Processor.v(43) " "Net \"cin\" at Instruction_Processor.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1609588498687 "|Components|InstructionProcessor:inst8"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[15\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[15\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Instruction_Processor.v(34) " "Constant driver at Instruction_Processor.v(34)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 34 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[14\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[14\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[13\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[13\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[12\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[12\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[11\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[11\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[10\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[10\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[9\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[9\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[8\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[8\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[7\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[7\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[6\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[6\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[5\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[5\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[4\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[4\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[3\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[3\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[2\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[2\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[1\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[1\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ALURes\[0\] Instruction_Processor.v(50) " "Can't resolve multiple constant drivers for net \"ALURes\[0\]\" at Instruction_Processor.v(50)" {  } { { "Instruction_Processor.v" "" { Text "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Instruction_Processor.v" 50 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1609588498712 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "InstructionProcessor:inst8 " "Can't elaborate user hierarchy \"InstructionProcessor:inst8\"" {  } { { "Components.bdf" "inst8" { Schematic "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/Components.bdf" { { 376 416 768 488 "inst8" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1609588498714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/output_files/Components.map.smsg " "Generated suppressed messages file /home/pasha/Documents/poc/project/PureFPGA/Verilog_Components/output_files/Components.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1609588498739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 18 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 18 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609588498743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan  2 13:54:58 2021 " "Processing ended: Sat Jan  2 13:54:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609588498743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609588498743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609588498743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1609588498743 ""}
