
<html><head><title>scope</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669100" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="scope" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="command reference" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="Tcl Commands, Tcl Commands," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669100" />
<meta name="NextFile" content="set_analog_param.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="save.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- scope" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="save.html" title="save">save</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="set_analog_param.html" title="set_analog_param">set_analog_param</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>scope</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="scope-1042823"></span> <span class="confluence-anchor-link" id="scope-Tcl_scope"></span>Lets you</p>
<ul><li>Set the current debug scope (<code>-set</code>)</li></ul><ul><li>List the automatically-inserted connect module instances within a scope or branch of the design hierarchy (<code>-aicms</code>)</li></ul><ul><li>Describe items declared within a scope (<code>-describe</code>)</li></ul><ul><li>Display the drivers of digital objects declared within a scope (<code>-drivers</code>)</li></ul><ul><li>List the resolved disciplines of all nets within a scope or branch of the design hierarchy (<code>-disciplines) </code></li></ul><ul><li>Print the source code, or part of the source code, for a scope (<code>-list</code>)</li></ul><ul><li>Display scope information (<code>-show</code>)</li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>In this release, you cannot set scope into an auto-inserted connect module instance in a mixed-signal design. Nor can you describe such a scope, or list its drivers or source lines.</p>
</div>
</div>

<p>See the &quot;Traversing the Model Hierarchy&quot; section of the &quot;Debugging Your Design&quot; chapter in<em> <span style=""> Cadence Verilog Simulation User Guide </span> </em>for more information.</p>
<h3 id="scope-scopeCommandSyntax">scope Command Syntax</h3>

<p><code> scope [<a href="#scope-scope_set">-set</a>] [<em>scope_name]</em><br />&#160; &#160; &#160; <a href="#scope-scope_up">-up</a><br />&#160; &#160; &#160; <a href="#scope-scope_aicms">-aicms</a> [scope_spec]<br />&#160; &#160; &#160; &#160; &#160; -recurse<br />&#160; &#160; &#160; &#160; &#160; -all<br />&#160; &#160; &#160; <a href="#scope-scope_describe">-describe</a> [scope_name]<br />&#160; &#160; &#160; &#160; &#160; -names<br />&#160; &#160; &#160; &#160; &#160; -sort {name|kind|declaration}<br />&#160; &#160; &#160; <a href="#scope-scope_drivers">-drivers</a> [scope_name]<br />&#160; &#160; &#160; <a href="#scope-scope_disciplines">-disciplines</a> [scope_spec]<br />&#160; &#160; &#160; &#160; &#160; -recurse<br />&#160; &#160; &#160; &#160; &#160; -all<br />&#160; &#160; &#160; &#160; &#160; -sort {name|kind|declaration}<br />&#160; &#160; &#160; <a href="#scope-scope_list">-list</a> [line|start_line end_line] [scope_name]<br />&#160; &#160; &#160; <a href="#scope-scope_show">-show</a> </code></p>
<h3 id="scope-scopeCommandOptions">scope Command&#160;Options</h3>

<p>This section describes the options that you can use with the Tcl <code>scope</code>&#160;command.</p>
<div class="table-wrap"><table class="confluenceTable cadenceTable" id="cadsmallfont" style="width: 100% ;"><colgroup><col style="width: 180px;" /><col style="width: 74%px;" /></colgroup><tbody><tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="scope-scope_set"></span><code>-set [<em>scope_name</em>]</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p>Sets the current debug scope to the specified scope. If no scope or other option is given, the name of the current scope is printed.</p>

<p>The&#160;<code>-set</code>&#160;modifier is optional.</p>

<p><br /></p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_up"></span>-up</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">Sets the debug scope to one level up the hierarchy from the current scope.</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_aicms"></span>-aicms<br />[scope_spec]<br />-recurse&#160;-all</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p>Lists automatically-inserted connect modules (AICMs) inserted within the specified scope, or within the current debug scope if no scope is specified.</p>

<p>The&#160;<code>-recurse</code>&#160;option descends recursively through the design hierarchy, starting with the specified scope (or the current debug scope if no scope is specified), listing all the AICM instances.</p>

<p>The <code>-all</code> option lists the AICM instances in all top-level scopes. If used with -recurse, the -all option recursively lists all AICM instances in the entire design.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_describe"></span>-describe&#160;[<em>scope_name</em>]<br />-names<br />-sort {name|kind| declaration}</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p>Describes all objects declared within the specified scope. If no scope is specified, objects in the current debug scope are described.</p>

<p>For objects without read access, the output of <code>scope -describe</code> does not include the object&#39;s value. For objects that have read access but no write access, the string <code>(-W) </code>is included in the output. For objects with neither read nor write access, the string <code>(-RW)</code> is included in the output.</p>

<p>The <code>-names</code> option displays only the names of each declared item in the scope.</p>

<p>The -sort optoin specifies the sort order. There are three possible arguments to the <code>-sort</code> option:</p>
<ul><li><strong><code>name</code></strong>: sort alphabetically by name</li><li><strong><code>kind</code></strong>: sort by declaration type (reg, wire, instance, branch, etc.)</li><li><strong><code>declaration</code></strong>: sort by the order in which objects are declared in the source code</li></ul></td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_drivers"></span>-drivers&#160;[<em>scope_name</em>]</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p>Shows the drivers of each digital object declared within the specified scope. If no scope is specified, the drivers of digital objects in the current debug scope are displayed.</p>

<p>The output of <code>scope -drivers</code> includes only the digital objects that have read access. However, even if an object has read access, its drivers may have been collapsed, combined, or optimized away, and the output of the command might indicate that the object has no drivers.&#160;</p>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_disciplines"></span>-disciplines&#160;[scope_name]<br />-recurse&#160;-all&#160;<br />-sort { name|kind|declaration}</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p>Lists all resolved net disciplines within the given scope, or within the current debug scope if no scope is given.</p>

<p>The <code>-recurse</code> option descends recursively through the design hierarchy, starting with the specified scope (or the current debug scope if no scope is specified), listing all resolved net disciplines.</p>

<p>The <code>-all</code> option lists all resolved net disciplines in all top-level scopes. If used with <code>-recurse</code>, recursively lists all resolved net disciplines in the entire design.</p>

<p>The <code>-sort</code> option sorts the nets alphabetically by net name, by discipline (<code>electrical</code>, <code>logic</code>, and so on) or by the order they are declared in the source code. The default is to sort by discipline.</p>
</td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_list"></span>-list&#160;[line<br />
          |start_line  end_line][scope_name]</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">
<p>Prints lines of source code for the specified scope, or for the current debug scope if no scope is specified.</p>

<p>You can follow the <code>-list</code> modifier with</p>
<ul><li>No range of lines to print all lines for the scope.</li></ul><ul><li>One line number to display that line of source text.</li></ul><ul><li>Two line numbers to display the text between those two line numbers. You can use a dash (-) for either <code>start_line</code> or <code>end_line.</code></li></ul></td>
</tr>
<tr><td class="confluenceTd" style="border:none;"><div class="content-wrapper">
<p><code><span class="confluence-anchor-link" id="scope-scope_show"></span>-show</code></p>
</div>
</td>
<td class="confluenceTd" style="border:none;">Shows scope information, including the current debug scope, instances within the debug scope, and top-level modules in the currently loaded model.</td>
</tr>
</tbody></table></div>
<h3 id="scope-scopeCommandExample">scope Command Example</h3>

<p>The following example prints the name of the current scope. The&#160;<code>-set</code>&#160;modifier is not required.</p>

<p><code> xcelium&gt; scope -set </code></p>

<p>The following example sets the debug scope to scope<code> u1.</code> The <code>-set</code>&#160;modifier is not required.</p>

<p><code> xcelium&gt; scope -set u1 </code></p>

<p>The following example moves the debug scope up one level in the hierarchy.</p>

<p><code> xcelium&gt; scope -up </code></p>

<p>For the next example, you have a design that contains a top level module (top) in which three connect_module instances are instantiated with a merged connect mode attribute.</p>

<p>The command</p>

<p><code> xcelium&gt; scope -aicms -all -recurse </code></p>

<p>lists all automatically-inserted connect module (AICM) instances in the design as follows.</p>

<p><code> top.connect5a__elect_to_logic__logic&#160;(merged)&#160;is:<br />&#160;&#160;&#160;&#160;instance&#160;of&#160;connect_module:&#160;&#160;&#160;&#160;&#160;elect_to_logic,<br />&#160;&#160;&#160;&#160;inserted&#160;across&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect5a,<br />&#160;&#160;&#160;&#160;and&#160;ports&#160;of&#160;discipline:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;logic.<br />top.connect0a__elect_to_logic__logic&#160;(merged)&#160;is:<br />&#160;&#160;&#160;&#160;instance&#160;of&#160;connect_module:&#160;&#160;&#160;&#160;&#160;elect_to_logic,<br />&#160;&#160;&#160;&#160;inserted&#160;across&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect0a,<br />&#160;&#160;&#160;&#160;and&#160;ports&#160;of&#160;discipline:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;logic.<br />top.connect2a__elect_to_logic__logic&#160;(merged)&#160;is:<br />&#160;&#160;&#160;&#160;instance&#160;of&#160;connect_module:&#160;&#160;&#160;&#160;&#160;elect_to_logic,<br />&#160;&#160;&#160;&#160;inserted&#160;across&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect2a,<br />&#160;&#160;&#160;&#160;and ports of discipline:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;logic. </code></p>

<p>The following example shows the output of a similar design, in which the value of the connect mode attribute is split.</p>

<p><code> xcelium&gt; scope -aicms -all -recurse </code></p>

<p><code> top.connect5a__dig5__in&#160;(split)&#160;is&#160;instance&#160;of&#160;connect_module&#160;elect_to_logic:<br />&#160;&#160;&#160;&#160;connected&#160;where&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect5a,<br />&#160;&#160;&#160;&#160;joins&#160;port:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;in,<br />&#160;&#160;&#160;&#160;of&#160;instance:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;dig5.<br />top.connect5a__dig6__in&#160;(split)&#160;is&#160;instance&#160;of&#160;connect_module&#160;elect_to_logic:<br />&#160;&#160;&#160;&#160;connected&#160;where&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect5a,<br />&#160;&#160;&#160;&#160;joins&#160;port:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;in,<br />&#160;&#160;&#160;&#160;of&#160;instance:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;dig6.<br />top.connect0a__dig0__in&#160;(split)&#160;is&#160;instance&#160;of&#160;connect_module&#160;elect_to_logic:<br />&#160;&#160;&#160;&#160;connected&#160;where&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect0a,<br />&#160;&#160;&#160;&#160;joins&#160;port:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;in,<br />&#160;&#160;&#160;&#160;of&#160;instance:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;dig0.<br />top.connect0a__dig1__in&#160;(split)&#160;is&#160;instance&#160;of&#160;connect_module&#160;elect_to_logic:<br />&#160;&#160;&#160;&#160;connected&#160;where&#160;signal:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top.connect0a,<br />&#160;&#160;&#160;&#160;joins&#160;port:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;in,<br />&#160;&#160;&#160;&#160;of&#160;instance:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;dig1. </code></p>

<p>The following example illustrates how to display a list of resolved disciplines.</p>

<p><code> xcelium&gt; scope -discipline -recurse<br />net disciplines for: top.I3 (sareg) </code></p>

<p><code> result.....input (logic)<br />clkSig.....input (unknown discipline)<br />trigger....input (unknown discipline) </code></p>

<p><code> net disciplines for: top.I4 (daconv) </code></p>

<p><code> compSig....output (electrical)<br />b0.........input (logic)<br />b1.........input (logic)<br />b2.........input (logic)<br />b3.........input (logic)<br />b4.........input (logic)<br />b5.........input (logic)<br />b6.........input (logic)<br />b7.........input (logic) </code></p>

<p><code> net disciplines for: top.I0 (signalSrc) </code></p>

<p><code> gnd........analog net (electrical)<br />sig........output (electrical) </code></p>

<p><code> net disciplines for: top.I2 (comparator) </code></p>

<p><code> inn........input (electrical)<br />inp........input (electrical)<br />net55......wire (electrical)<br />net79......wire (electrical)<br />net84......wire (electrical)<br />net92......wire (electrical)<br />net94......wire (electrical)<br />out........output (electrical)<br />vref1......wire (electrical) </code></p>

<p><code> net disciplines for: top.I1 (samplehold) </code></p>

<p><code> gnd........analog net (electrical)<br />holdSig....output (electrical)<br />inSig......input (electrical)<br />trigger....input (unknown discipline) </code></p>

<p><code> net disciplines for: top.compOut__elect_to_logic__logic (elect_to_logic) </code></p>

<p><code> aVal.......input (electrical)<br />dVal.......output (logic) </code></p>

<p>The following command displays the disciplines of nets and buses, one of which is a mixed bus.</p>

<p><code> xcelium&gt; scope -discipline<br />net disciplines for: top (top)<br />e..........wire (electrical)<br />d..........wire (unknown discipline)<br />w..........wire (mixed bus) </code></p>

<p>The following command displays a list and a description of all objects declared in the current debug scope (a Verilog-AMS module).</p>

<p><code> xcelium&gt; scope -describe<br />clr..............register = 1&#39;hx<br />clk..............register = 1&#39;hx<br />data.............register [3:0] = 4&#39;hx<br />q................wire [3:0] (wire/tri) = 4&#39;hx<br />end_first_pass...named event<br />h1...............instance of module hardreg<br />inSig............analog net (electrical) = 3.45<br />vplus5_ground....branch(vplus5) = 2.22<br />sig1.............inout (electrical) = 0.12<br />R1...............instance of &#39;resistor&#39; Spice primitive<br />vout_vspply_n....branch(vout,vspply_n) = 0 </code></p>

<p>The following command displays a list and a description of all objects declared in the current debug scope (a VHDL architecture).</p>

<p><code> xcelium&gt; scope -describe<br />top..............component instantiation<br />load_nickels.....process statement<br />load_dimes.......process statement<br />load_cans........process statement<br />load_action......process statement<br />gen_clk..........process statement<br />gen_reset........process statement<br />gen_nickels......process statement<br />gen_dimes........process statement<br />gen_quarters.....process statement<br />$PROCESS_000.....process statement<br />$PROCESS_001.....process statement<br />stoppit..........signal : BOOLEAN = TRUE<br />t_NICKEL_OUT.....signal : std_logic = &#39;0&#39;<br />t_EMPTY..........signal : std_logic = &#39;1&#39;<br />t_EXACT_CHANGE...signal : std_logic = &#39;0&#39;<br />t_TWO_DIME_OUT...signal : std_logic = &#39;Z&#39;<br />... </code></p>

<p><code> ... </code></p>

<p><code> t_NICKELS........signal : std_logic_vector(7 downto 0) = &quot;11111111&quot;<br />t_RESET..........signal : std_logic = &#39;0&#39; </code></p>

<p>The following command lists the names of all objects declared in the current debug scope. No description is included.</p>

<p><code> xcelium&gt; scope -describe -names<br />clr clk data q end_first_pass h1 </code></p>

<p>The following example displays a list and a description of all objects declared in the current debug scope. Objects are listed in alphabetical order.</p>

<p><code> xcelium&gt; scope -describe -sort name </code></p>

<p>The following command displays a list and a description of all objects declared in the current debug scope. Objects are sorted by type of declaration.</p>

<p><code> xcelium&gt; scope -describe -sort kind </code></p>

<p>The following example displays a list and a description of all objects declared in scope<code> h1.</code> Objects are listed in the order in which they were declared in the source code.</p>

<p><code> xcelium&gt; scope -describe -sort declaration h1<br />clk.............input (wire/tri) = StX<br />clrb............input (wire/tri) = StX<br />d...............input [3:0] (wire/tri) = 4&#39;hx<br />compSig.........output (electrical) = 0<br />q...............output [3:0] (wire/tri) = 4&#39;hx<br />f1..............instance of module flop<br />f2..............instance of module flop<br />f3..............instance of module flop<br />f4..............instance of module flop<br />compSig_ground..branch(compSig) = 0 </code></p>

<p>The following command shows the drivers for all objects declared in scope <code>h1.</code></p>

<p><code> xcelium&gt; scope -drivers h1 </code></p>

<p><code> clk........input (wire/tri) = St1<br />&#160;&#160;&#160;&#160;St1 &lt;- (hardrive.h1) input port 2, bit 0 (./hardrive.v:8)<br />clrb.......input (wire/tri) = St1<br />&#160;&#160;&#160;&#160;St1 &lt;- (hardrive.h1) input port 3, bit 0 (./hardrive.v:8)<br />d..........input [3:0] (wire/tri) = 4&#39;h2<br />&#160;&#160;&#160;&#160;[3] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1) input port 1, bit 3 (./hardrive.v:8)<br />&#160;&#160;&#160;&#160;[2] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1) input port 1, bit 2 (./hardrive.v:8)<br />&#160;&#160;&#160;&#160;[1] = St1<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St1 &lt;- (hardrive.h1) input port 1, bit 1 (./hardrive.v:8)<br />&#160;&#160;&#160;&#160;[0] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1) input port 1, bit 0 (./hardrive.v:8)<br />q..........output [3:0] (wire/tri) = 4&#39;h1<br />&#160;&#160;&#160;&#160;[3] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f4) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;[2] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f3) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;[1] = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f2) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;[0] = St1<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St1 &lt;- (hardrive.h1.f1) nd7 (q, e, qb) </code></p>

<p>In the following example, the design was elaborated using the default access level (no read or write access to simulation objects). Notice the difference in output between this example and the previous example, where the design was elaborated with full access (<code>xmelab -access +r+w</code>). In this example, only the drivers for wires and registers with read access are shown.</p>

<p><code> xcelium&gt; scope -drivers h1<br />q..........output [3:0]<br />&#160;&#160;&#160;&#160;q[3] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f4) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;q[2] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f3) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;q[1] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St0 &lt;- (hardrive.h1.f2) nd7 (q, e, qb)<br />&#160;&#160;&#160;&#160;q[0] (wire/tri) = St1<br />&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;St1 &lt;- (hardrive.h1.f1) nd7 (q, e, qb) </code></p>

<p>The following example lists the drivers for a mixed bus.</p>

<p><code> xcelium&gt; scope -drivers<br />d..........wire (wire/tri) = StX<br />No drivers<br />e..........wire (electrical) = Inf<br />No drivers<br />w..........wire [0:2]<br /> w[1] (wire/tri) = StX<br />No drivers<br />w..........wire [0:2]<br /> w[2] (wire/tri) = StX<br />No drivers </code></p>

<p>The following example lists the source for the current debug scope.</p>

<p><code> xcelium&gt; scope -list </code></p>

<p>The following example lists the source for scope <code>u1.</code></p>

<p><code> xcelium&gt; scope -list u1 </code></p>

<p>The following example displays line 12 of the source for the current debug scope.</p>

<p><code> xcelium&gt; scope -list 12 </code></p>

<p>The following example lists lines 10 through 15 of the source for the current debug scope.</p>

<p><code> xcelium&gt; scope -list 10 15 </code></p>

<p>The following command lists lines from the top of the module through line 10 of the source for the current debug scope.</p>

<p><code> xcelium&gt; scope -list - 10 </code></p>

<p>The following command lists lines of source for the current debug scope, beginning with line 30.</p>

<p><code> xcelium&gt; scope -list 30 - </code></p>

<p>The following command shows the output of the<code> scope -describe </code>command when you run in regression mode and some objects do not have read or write access.</p>

<p><code> xcelium&gt; scope -describe h1<br />clk........input  (-RW)<br />clrb.......input  (-RW)<br />d..........input [3:0]<br />&#160;&#160;&#160;&#160;d[3]  (-RW)<br />&#160;&#160;&#160;&#160;d[2]  (-RW)<br />&#160;&#160;&#160;&#160;d[1]  (-RW)<br />&#160;&#160;&#160;&#160;d[0]  (-RW)<br />q..........output [3:0]<br />&#160;&#160;&#160;&#160;q[3] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;q[2] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;q[1] (wire/tri) = St0<br />&#160;&#160;&#160;&#160;q[0] (wire/tri) = St1<br />f1.........instance of module flop<br />f2.........instance of module flop<br />f3.........instance of module flop<br />f4.........instance of module flop</code></p>
<h5 id="scope-RelatedTopic">Related Topic</h5><ul><li><a href="Access_to_Digital_Simulation_Objects.html">Enabling Read, Write, or Connectivity Access to Digital&#160;Simulation Objects</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="save.html" id="prev" title="save">save</a></em></b><b><em><a href="set_analog_param.html" id="nex" title="set_analog_param">set_analog_param</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>