<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32690 Peripheral Driver API: gcr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32690 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32690</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gcr__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gcr_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gcr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_GCR_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gcr__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">sysctrl</a>;              </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">rst0</a>;                 </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">clkctrl</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">pm</a>;                   </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    __R  uint32_t rsv_0x10_0x17[2];</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">pclkdiv</a>;              </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    __R  uint32_t rsv_0x1c_0x23[2];</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">pclkdis0</a>;             </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">memctrl</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">memz</a>;                 </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x30_0x3f[4];</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">sysst</a>;                </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">rst1</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">pclkdis1</a>;             </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">eventen</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">   92</a></span>&#160;    __I  uint32_t <a class="code" href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">revision</a>;             </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">sysie</a>;                </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x58_0x63[3];</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">eccerr</a>;               </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">eccced</a>;               </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">eccie</a>;                </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">eccaddr</a>;              </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#a3e06b324623434ebdf034c623f969be1">   99</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#a3e06b324623434ebdf034c623f969be1">btleldoctrl</a>;          </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#ad8d1a11cea7528e1fff8b27ac268c31b">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#ad8d1a11cea7528e1fff8b27ac268c31b">btleldodly</a>;           </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x7c;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">gpr0</a>;                 </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;} <a class="code" href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Register offsets for module GCR */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5ebc84ad357544ead8d9e0db81230952">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYSCTRL                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gaf9f8418702ac255a8e00e6e341dce9b2">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RST0                     ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga546d34278bd54632084295bbac9f37ba">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_CLKCTRL                  ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga0dd4a149d0b485a1d62b76e66c421d6b">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PM                       ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae57ce8c33eea10f7bc327346df47d48b">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLKDIV                  ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gae77433c87011aa9cd5b31ac681321f44">  117</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLKDIS0                 ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga8a3e9c0584019be48db00ce58014e13e">  118</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEMCTRL                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga348df7be1b9655e9092484dfd614256d">  119</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_MEMZ                     ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5607af439a40e18f737013e4b8ec8ef5">  120</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYSST                    ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga78ef92c5823b41102bdbf8c29ed9da81">  121</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_RST1                     ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga702c9cb937841b3a1affd963c0be2329">  122</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_PCLKDIS1                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga7e80c82dc0f46b2be65746c57d8ef0c0">  123</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_EVENTEN                  ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga6e92d22536ef09f919044a404735d467">  124</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_REVISION                 ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga1d47f282fc6eb160216b620c31f93033">  125</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_SYSIE                    ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga22520c84ac4a539a63c0a7691cdeecc9">  126</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECCERR                   ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga4f58423da0e6ec081a6428ea6b4732e4">  127</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECCCED                   ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga5862f5a54da369035a3b9ea7a05bbcd7">  128</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECCIE                    ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga958606a1c73759081c3794c23859153b">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_ECCADDR                  ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#gad89fc8a07185d342fcb84ff7ca95218d">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_BTLELDOCTRL              ((uint32_t)0x00000074UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga99d81aab9e3cb26471ddf40445043900">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_BTLELDODLY               ((uint32_t)0x00000078UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_c_r___register___offsets.html#ga357af79e5ed8a450c3abd5f8b0aae01a">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_GCR_GPR0                     ((uint32_t)0x00000080UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga07d845292780fbc2d0b5f96348e8c9ed">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_BSTAPEN_POS                  0 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaefb1e8c74230ded073ea13cd647f20e7">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_BSTAPEN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_BSTAPEN_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4c42dadfbd3cb28e7e78502f97401b5a">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP_POS          4 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4f7a94f38af9b1fa0d74a303ce2ec518">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP              ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_FLASH_PAGE_FLIP_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga27ae1e71be971dff0911e27a1bc98a0a">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS               6 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gaa9e65ef0a6acaeccd99b06d2e0db62e0">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ICC0_FLUSH                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_ICC0_FLUSH_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga574d761d06836508670cd7fc1c24514c">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_SYSCACHE_DIS_POS             9 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4d392055427d0a2f095dd8a770241f18">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_SYSCACHE_DIS                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_SYSCACHE_DIS_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga5c07d5ced12ba762d76f960fc7bdcc9e">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ROMDONE_POS                  12 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga556921ec78356b82c867608b6b8dbce0">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_ROMDONE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_ROMDONE_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga81d1de7c8e2f33cd8d022ed2dc040ca6">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CCHK_POS                     13 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#gace9666716f2c924f998aaa6e348964cb">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CCHK                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CCHK_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga4c77947b0a40d66848c30bca411f5e0e">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_SWD_DIS_POS                  14 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga58c1ab5aaece340c7b766ba8f5078ef8">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_SWD_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_SWD_DIS_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga25640e9790a9343cb1ed3a4f219bb18f">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CHKRES_POS                   15 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7fb2a8ef2887fb3c0ba98ad34e237a42">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_CHKRES                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSCTRL_CHKRES_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga9f355991d7cb334355c83cc44b4f85bc">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_OVR_POS                      16 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga8c16543844c7f17a7782a1c7c58468bb">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSCTRL_OVR                          ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS)) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga7d37b9fea4e8e64a1f78e8531df62299">  167</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYSCTRL_OVR_V0_9                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga829db5ba29ec48addb99d7d4c2dbba66">  168</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYSCTRL_OVR_V0_9                     (MXC_V_GCR_SYSCTRL_OVR_V0_9 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga9815281b49d888d3198475f751325197">  169</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYSCTRL_OVR_V1_0                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga54f140a8e230bc7dfc3e3073ea632d85">  170</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYSCTRL_OVR_V1_0                     (MXC_V_GCR_SYSCTRL_OVR_V1_0 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga5ee00595c4dfb4860d43f51d795feb04">  171</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_SYSCTRL_OVR_V1_1                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_c_t_r_l.html#ga17a9b5708a8f0ff2ae4031071177371f">  172</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_SYSCTRL_OVR_V1_1                     (MXC_V_GCR_SYSCTRL_OVR_V1_1 &lt;&lt; MXC_F_GCR_SYSCTRL_OVR_POS) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafd2ecaa8271c8d3ed978de080deee74e">  182</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_DMA_POS                         0 </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga8316c671d1e4b5d229dcfcd23bdaa94f">  183</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_DMA                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_DMA_POS)) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4a7ca3e9fc666f24e80ef681f2b88573">  185</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_WDT0_POS                        1 </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga09e3616ed20f1c843abb15d6c2338cfa">  186</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_WDT0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_WDT0_POS)) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae493383ff031610aa7bedc1a164bf952">  188</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0_POS                       2 </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac42996a2438955cd9db5c44be646e0d7">  189</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO0_POS)) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga161753fa66dc49c44b30acff4a72e84a">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1_POS                       3 </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad4ae6050e72ca191a5683266993ff0b4">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO1_POS)) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab304c83ad23420e58ffa70b481d7a0aa">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO2_POS                       4 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gae82b75974dcdf07afecea385af2ddcca">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_GPIO2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_GPIO2_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad8b5fac6f4d7deb0dd6955851e9ccae1">  197</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR0_POS                        5 </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga72b154b253d2f6e3bd1ed9f44bf6a3b1">  198</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR0_POS)) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9909a866cd34da00d201e17becde9a37">  200</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR1_POS                        6 </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3709f474a430417d5df393be75f57310">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR1_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga02848dd019fde0866c308420c8476a21">  203</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR2_POS                        7 </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafb0e0834b093ce9dc2f8cc9418f879d9">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR2_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7d4f61279b36de9f9270280e08fdc2e4">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR3_POS                        8 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7ebe92bb974a3c96bc4a33558a5fbd1f">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TMR3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TMR3_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga3199b222f4ffce2a9aa53e0a97a58887">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART0_POS                       11 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf36e674305200ab3c4d33417c2312f85">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART0_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga94992fa56c8424914901306e9fbd8128">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART1_POS                       12 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1aa12c1e55c7addd1fb80f7a35fd9449">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART1_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf4aba58fb90a013bc0da4b8bb3a09ccf">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI0_POS                        13 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9c9018030f49a6a368456652d55eab1a">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI0_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga1a857ea25242922bc2c1257faa666604">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI1_POS                        14 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gab29e5f9e75587e20e0bf862fe2e772d0">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI1_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaf5cac9f9c7a668fec2266f7f4b88cae7">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI2_POS                        15 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga080fea87fdbca559fa0cd0313112a082">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SPI2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SPI2_POS)) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6bee3502f2912369ffef9de1ec4eca0b">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_I2C0_POS                        16 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9be9a47f2f2fab07aec56843c9ec40e2">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_I2C0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_I2C0_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac8c989d56d304b5baa6b9c868fa042f3">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_RTC_POS                         17 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad34dcfc51fe7565caf5e7ba9863a007a">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_RTC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_RTC_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga08a1c17bc14c10db7bb6daf07bc47d9c">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CRYPTO_POS                      18 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga9c20408bbb2544da73d47b97ce7b8508">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CRYPTO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_CRYPTO_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga7da93436b8475aba2fe1995d95513591">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CAN0_POS                        19 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4fee65c884e5c1affde540e4cfb2423b">  234</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CAN0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_CAN0_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga65412e3e954eaa68a6da1b76960ea61f">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CAN1_POS                        20 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga574626c36ca73e0f344f7854d51d902a">  237</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_CAN1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_CAN1_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga8c1f33712c29f6f957deae77e1ccd553">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_HPB_POS                         21 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gadaf4ee05d0165fee0b6d93f5401038ad">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_HPB                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_HPB_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga46cb5a4eec28bf5d979aadd91aab202b">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SMPHR_POS                       22 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga5e257e09ea0319f41ce70f6500c0214d">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SMPHR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SMPHR_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gaae8c0e19ae6c3a4e26922310c6166e55">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_USB_POS                         23 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gacf37b9c6d823761f18a1a681a7a01d9c">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_USB                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_USB_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4b6954254362dade12ff4d637886483b">  248</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TRNG_POS                        24 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga20bd51f139986f872a01826b942ebc57">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_TRNG                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_TRNG_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gac32a60c8e9665c3b0fd39218b17e1529">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_ADC_POS                         26 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga4986d4afcd196004a300a4914459702e">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_ADC                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_ADC_POS)) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga6951d88135400c9c5883e3b8567d8b6b">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART2_POS                       28 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga081a98c1b6ed1c6e5329264359ab2f30">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_UART2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_UART2_POS)) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga47e706ac0ed472d851ecbb032bb98d87">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SOFT_POS                        29 </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gafbc42d405bf68fd4281a65dce01342a3">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SOFT                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SOFT_POS)) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad85831f291134d99b68e87f70eb4982b">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH_POS                      30 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga43868014aa39582928ba9e93fedc6d12">  261</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_PERIPH                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_PERIPH_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#gad0cc1916b143df2197bf6ba61b6c4e55">  263</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SYS_POS                         31 </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t0.html#ga654eae2076012766e6fb8399c9e032d0">  264</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST0_SYS                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST0_SYS_POS)) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga4040a28554fb56f3de0f38423bac2816">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS               6 </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad917f8df1dac40305c559610cf86132c">  275</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_DIV                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS)) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1827b1a544aa73fd48afde1d2dd4ab19">  276</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5df790e88ea6a0c6f557b29a3dcb0e3b">  277</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV1              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV1 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga744e08af519be6f60a646337170bce55">  278</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaa0284f40e55f71a35af43cf29a6cad7d">  279</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV2              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV2 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga66da3b23b29f273bbe2de74f40c7c346">  280</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4              ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaed39338ba5adee51a6a4a8e8bb983b70">  281</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV4              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV4 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac9674d821099af878456f8bb6dbcbd96">  282</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gabdde355cdd4fdd6811e1f01f2a96f751">  283</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV8              (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV8 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaf2d4c01889f2ba728bd30b290d102306">  284</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16             ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae9a8700971f323e62ac1f2c83c856ba9">  285</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV16             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV16 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5f2da7e62be894092d818b0107befcb3">  286</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32             ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad22fb4bfbd1f22743d81ef80442434de">  287</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV32             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV32 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga626fd94eb8e96446db9760dd33006c39">  288</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64             ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1ffe8cf9bd1d6d082c21fb5ab18c832a">  289</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV64             (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV64 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac69ec0cfb0ccc2ee069d706583039f27">  290</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128            ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga85e34b3ff8754a0d98435d6c36c2475a">  291</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_DIV_DIV128            (MXC_V_GCR_CLKCTRL_SYSCLK_DIV_DIV128 &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_DIV_POS) </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga2f2a64f8ea6b42d5d000e9bfbd6859b9">  293</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS               9 </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga3b7c295d8c1717cb32ba4bdafe7506ce">  294</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_SEL                   ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS)) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga60bd27a2d9fba04140e57f7e0ee1e13d">  295</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ISO               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae57ded1c330ed414b380cea4c775b6ce">  296</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ISO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ISO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga715560804cbaec9f7b7a1c0e1e19146c">  297</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ITO               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga2440c946a50922fdff0808939c56fbfb">  298</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ITO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ITO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaac8983a9591b3b17586c4914b5e720d0">  299</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERFO              ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gae5fd810fba7a3f4299bde64b95fc4d30">  300</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ERFO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERFO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88cf0835f3968e41b0afcebbcada9c43">  301</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0cd39a8b4c57d860be5876d8c5468dde">  302</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_INRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_INRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga882cad78ad9e57a3079d91a3ef83b727">  303</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO               ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab347a3723b98e6aeff1b7fa8f9763485">  304</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IPO               (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IPO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga50e6e597d4bcec03ec5d47e113303b3c">  305</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO              ((uint32_t)0x5UL) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0eda5b222d3b0c5bf880d7e239bdc0c7">  306</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_IBRO              (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_IBRO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gac010d38b9df548560b5bc21849d85cc9">  307</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERTCO             ((uint32_t)0x6UL) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5628970cf81a9277e1f22e23cc4f4a02">  308</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_ERTCO             (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_ERTCO &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga44b3ca77fd6d6e2fc8cd8db32435fd22">  309</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK            ((uint32_t)0x7UL) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab2923277eb28aa33621d05001d660c80">  310</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK            (MXC_V_GCR_CLKCTRL_SYSCLK_SEL_EXTCLK &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_SEL_POS) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga1a19d0fb1bc8bdbf5ec9ccff3e879ffe">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS               13 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadae0aac9a0af1a7d7e3495d6d8364e8d">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_SYSCLK_RDY                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_SYSCLK_RDY_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaf321eeec354acb07939780a127a7e5af">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERFO_EN_POS                  16 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga059fbfac3d7efb526096aee2a283f9c2">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERFO_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERFO_EN_POS)) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga7cd9cb6cd8e2d55e703bd60cb5e308cf">  318</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERTCO_EN_POS                 17 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaacd184c6f7a6bfe362b5e41a13c7ce0d">  319</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERTCO_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERTCO_EN_POS)) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga618a9570d632d2ebd7653d69883cbe67">  321</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ISO_EN_POS                   18 </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5d0ebf8e09dfd381b67739e19717622a">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ISO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ISO_EN_POS)) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gab041dc21f292b2d8568b09dd06c37290">  324</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_EN_POS                   19 </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga88994e013d05fe5a756af7e217f3388b">  325</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_EN_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadc2306b736bab825d06981696960d050">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_EN_POS                  20 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gad16af4df87cefb7cf4ff5b4f1bc4e4cc">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_EN_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaeb75f18ab3295d1269060a4177f80ca1">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_VS_POS                  21 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga022578f1a30fd7047a2d420c23534108">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_VS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_VS_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga976281240672def44914d247f986021c">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERFO_RDY_POS                 24 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga7abaa6b4d621730247b9aa183f0332db">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERFO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERFO_RDY_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga11f74b233780a0c13a84950bcb884d1d">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERTCO_RDY_POS                25 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga0f617618409a4fd1dbc034092c1d2665">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ERTCO_RDY                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ERTCO_RDY_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga359dcf304e25e2d45c39020fc89171d5">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ISO_RDY_POS                  26 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga6a470666a880586eba7eb3c0af223036">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_ISO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_ISO_RDY_POS)) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga8be49bc92655f37d0b7caf259f0cb45c">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_RDY_POS                  27 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gadff1e9f74f917f83c0456be0f7c083a9">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IPO_RDY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IPO_RDY_POS)) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga5518df8266086ff29cc6106daec0847a">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_RDY_POS                 28 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga54b3fc65ff865932f6588ad406a89ef8">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_IBRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_IBRO_RDY_POS)) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#gaea258374993ecfe5d104cb7d65007e72">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_INRO_RDY_POS                 29 </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___g_c_r___c_l_k_c_t_r_l.html#ga768778c8ca2046ed4724f9dbf0215c3a">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_CLKCTRL_INRO_RDY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_CLKCTRL_INRO_RDY_POS)) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga1901a11f2db7a90ecb015d8a48b68d58">  359</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_MODE_POS                          0 </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga8ac4ad4a72969a207f0ee48ae9b60cdd">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_MODE                              ((uint32_t)(0xFUL &lt;&lt; MXC_F_GCR_PM_MODE_POS)) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga715cb4a9757575187f56aba8441cbdea">  361</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_ACTIVE                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga7a84921faef304e5f54e029f7eae5c5f">  362</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_ACTIVE                       (MXC_V_GCR_PM_MODE_ACTIVE &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadc21d5f5771becee38606c8a7f1f63b9">  363</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_SLEEP                        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga65523aa2eef7560c8fd9cb246f66d131">  364</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_SLEEP                        (MXC_V_GCR_PM_MODE_SLEEP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad52619e177b592660ff0c88d7bfedfa9">  365</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_STANDBY                      ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga483cbde8aacedb224930b5aef419745f">  366</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_STANDBY                      (MXC_V_GCR_PM_MODE_STANDBY &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafff5eb5f29ffa4aa3f8c1c80bfa73f77">  367</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_BACKUP                       ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad27fc9b7d4545830f04a38146523b32d">  368</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_BACKUP                       (MXC_V_GCR_PM_MODE_BACKUP &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab0a0c469c29cff497b1c37ed01d7c487">  369</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_LPM                          ((uint32_t)0x8UL) </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gaa966996db755ce5b81d0a5ccc120c197">  370</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_LPM                          (MXC_V_GCR_PM_MODE_LPM &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4167971aa7e6c28f1667305ed6a120a8">  371</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_UPM                          ((uint32_t)0x9UL) </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga88662da7465dd03e6226c5d2c49c2281">  372</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_UPM                          (MXC_V_GCR_PM_MODE_UPM &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gafd0620561b0589be2ef6e074dd1543e1">  373</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PM_MODE_POWERDOWN                    ((uint32_t)0xAUL) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga71b567afa76ecfb6a9723791e93eb2b3">  374</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PM_MODE_POWERDOWN                    (MXC_V_GCR_PM_MODE_POWERDOWN &lt;&lt; MXC_F_GCR_PM_MODE_POS) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gac182815f514f03faed12ef5f2cde76b3">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_GPIO_WE_POS                       4 </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab1cb8ae8e6d036b340be1ec4c301440d">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_GPIO_WE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_GPIO_WE_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gab28a7f94a78856f7df24a00d58b70cb7">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_RTC_WE_POS                        5 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga130a0cfe54d2269e004ca21c5bdc43c0">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_RTC_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_RTC_WE_POS)) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga9e6571b26f1ec16a8be7bba4ea0dd0f7">  382</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_USB_WE_POS                        6 </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga122f7f16024f54eafe245d438febc6d6">  383</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_USB_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_USB_WE_POS)) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga5c5310c551051afbe24b8388f6947df7">  385</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_WUT_WE_POS                        7 </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga4f3327bbbd4954f0321c4f785f61e698">  386</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_WUT_WE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_WUT_WE_POS)) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad626362095ecb73c29cb8d72916e475d">  388</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_AINCOMP_WE_POS                    9 </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gadce9d8fc5adfeb0979ac911f292dd1b6">  389</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_AINCOMP_WE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_AINCOMP_WE_POS)) </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga20512f20f1dbd94db181489593320523">  391</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_ISO_PD_POS                        15 </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga2e4fae0b9701478eb187e455b8795ef8">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_ISO_PD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_ISO_PD_POS)) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga865a9e6d0224581770c121a2320732b6">  394</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_IPO_PD_POS                        16 </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gabb8589f2680cd8e8e2635b095f009cae">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_IPO_PD                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IPO_PD_POS)) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga0eba699cd091fa636f6ffded27d33675">  397</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_IBRO_PD_POS                       17 </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gae3f8fd7d48cb0f267d20bcc650fe42fd">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_IBRO_PD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_IBRO_PD_POS)) </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#ga9becbb50b7d0823c15861ae5c1445272">  400</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_ERFO_BP_POS                       20 </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___g_c_r___p_m.html#gad2eec98b6aaef43ab9a009655105f40a">  401</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PM_ERFO_BP                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PM_ERFO_BP_POS)) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa498d455404c84ff842c310edf5c5617">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_SDIOCLKDIV_POS               7 </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga6d54bbde33d33bd9b665c612db27b257">  412</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_SDIOCLKDIV                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIV_SDIOCLKDIV_POS)) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga8eb4b1f8599aed552b225e76b96a5318">  414</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_ADCFRQ_POS                   10 </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gafd83c8dd4424ee5a8489963149099de5">  415</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_ADCFRQ                       ((uint32_t)(0xFUL &lt;&lt; MXC_F_GCR_PCLKDIV_ADCFRQ_POS)) </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gab35442eb5db429094c50e31daf40bc7b">  417</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS                14 </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga0e373f9376d48cb9cc9184cd30c5aec8">  418</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_CNNCLKDIV                    ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS)) </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaebc1bacb794cffc7711097d2d10f6e62">  419</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV2               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaf928834018ebf94f3504ef8669d69143">  420</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV2               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV2 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa25c3f15835f8f1f6b6ca3586c8409cc">  421</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV4               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga713081d2ee322120067343208a6f56db">  422</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV4               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV4 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gae779a3b2b29d3064aade96805063c827">  423</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV8               ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga79c75f3b18c0f20ab6590e2f37340bb7">  424</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV8               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV8 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga921fd4ba794e011385a144e9e7803ac6">  425</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV16              ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga5b486c244c356a919ea822f023de7242">  426</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV16              (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV16 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga915699156533feac8315f51112b0df43">  427</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV1               ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gad03a151cc0055358bc3a6d045c98de3a">  428</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKDIV_DIV1               (MXC_V_GCR_PCLKDIV_CNNCLKDIV_DIV1 &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKDIV_POS) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga039a48dff1fe884cc3e84f9129175a41">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS                17 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga7be8faea6a6e3fd07a0a413f2da7d143">  431</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIV_CNNCLKSEL                    ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga73e51f795b809801b27fe5015783e7d0">  432</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKSEL_PCLK               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga28d9bf6609c869d1d13d7faa04efd51c">  433</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKSEL_PCLK               (MXC_V_GCR_PCLKDIV_CNNCLKSEL_PCLK &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#gaa93064b945c469d28af826640499d9ec">  434</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKSEL_ISO                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga1f5a64777443aac8b1ee4c143b547ba2">  435</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKSEL_ISO                (MXC_V_GCR_PCLKDIV_CNNCLKSEL_ISO &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga74a6edb4509fc63add66b4aa4ddbfaab">  436</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_PCLKDIV_CNNCLKSEL_ITO                ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_v.html#ga22a90a9edb4f02d380c6902795fd05fc">  437</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_PCLKDIV_CNNCLKSEL_ITO                (MXC_V_GCR_PCLKDIV_CNNCLKSEL_ITO &lt;&lt; MXC_F_GCR_PCLKDIV_CNNCLKSEL_POS) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga7335d0df3efd11f5372e0072516c4b19">  447</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO0_POS                   0 </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac8eff3152d2a3cbc75922fcb3eb244">  448</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO0_POS)) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga152ccdc8655502f3a66a63329474e673">  450</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO1_POS                   1 </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga74c7f279ac65176e0826ed15ccd6efc8">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO1_POS)) </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa59dcd737114417e3d1e0a9549148fb1">  453</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO2_POS                   2 </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gae98a3505b82d9975761f8193ceed23f2">  454</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_GPIO2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_GPIO2_POS)) </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga11a244c44101859d0d8e1641c458369e">  456</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_USB_POS                     3 </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga6f1386ab20efa8494c9e892d5db43b9f">  457</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_USB                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_USB_POS)) </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga33d445e41a23f83f52ca3b42628eccd1">  459</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_DMA_POS                     5 </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga295607245a872e2aacdbc5a0458116d1">  460</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_DMA                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_DMA_POS)) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa5efd72717d5a368fce5b45ceaf0d586">  462</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI0_POS                    6 </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gac184cb3bbdd79e66209a71281152a61c">  463</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI0_POS)) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga23fdd70d9c2b7c919ecdd31a76ea4b43">  465</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI1_POS                    7 </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gad0cee6b676e3ba544009d774e5a91e8b">  466</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI1_POS)) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5aa889d1d2ec51ceb06ba31d6863d3f0">  468</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI2_POS                    8 </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga175382c2559dc63804d84b98c93038c1">  469</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPI2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPI2_POS)) </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga98047bb3c7d76e161ca712dbe6f788c9">  471</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART0_POS                   9 </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga90be1ae73d432e8b489f62ff6dae3ebd">  472</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_UART0_POS)) </span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga131c3771e53e140df6269a4a99618b07">  474</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART1_POS                   10 </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga1dfbfe6ee2501578375249d1d6d44451">  475</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_UART1                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_UART1_POS)) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga470c0e5edb253434c66a4f53bee4bcea">  477</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C0_POS                    13 </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabf905ec498c86ce7eb863cbb8a901e72">  478</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_I2C0_POS)) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gae6068c595704b65466b24dda5e315ce9">  480</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_CRYPTO_POS                  14 </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gac3169c4bfeb19c422f6ed223933b7dcb">  481</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_CRYPTO                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_CRYPTO_POS)) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga828e22c278ccf007152835596a11e6ef">  483</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR0_POS                    15 </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga54302c55d6ffbe583cec4b780a2e6d13">  484</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR0_POS)) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga8acd1bb6ee547c156378efcb95a296e3">  486</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR1_POS                    16 </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga38b2192c723ea063f1ce56b71dd85d5b">  487</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR1_POS)) </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaa2af6e26fc2d268568efdbc47366c1a0">  489</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR2_POS                    17 </span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga1a8ad487e5d6f993b27c44daeb8fbccf">  490</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR2_POS)) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gabac590106879aa92141c9150aa32ef6a">  492</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR3_POS                    18 </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5dbc066d5ffdc4cc8fee87f7bd6f3f77">  493</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_TMR3                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_TMR3_POS)) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga8fd3e2e5ed9de87d244a6ddfc07756ea">  495</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_ADC_POS                     23 </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga9ffde6d4351ae663f9b963810d41d902">  496</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_ADC                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_ADC_POS)) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gacf3d4a123c4b2cc50231da0c3f3479e6">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C1_POS                    28 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#gaf1c50771b8d2eb360a3b26717cc7bbda">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_I2C1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_I2C1_POS)) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga5bc5881428ce3fd59ae9169c595b4b4e">  501</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_PT_POS                      29 </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga524e738bb901271587f7f92ad4400492">  502</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_PT                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_PT_POS)) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga4dd8e06eb4092e4ca567bb454390b30d">  504</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPIXIP_POS                  30 </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga187bd14509ba560a93637b088b9bcc90">  505</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPIXIP                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPIXIP_POS)) </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga20f0aecd2d78f7c9756a779a609091b5">  507</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPIXIPC_POS                 31 </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s0.html#ga80a2ac9a980c8367d9e31ca2948e353f">  508</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS0_SPIXIPC                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS0_SPIXIPC_POS)) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga36b8618965a39ef35104263fd8a89e2b">  518</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCTRL_FWS_POS                      0 </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga629965774734075c6f9cd590f91de7e6">  519</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCTRL_FWS                          ((uint32_t)(0x7UL &lt;&lt; MXC_F_GCR_MEMCTRL_FWS_POS)) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#ga15d4d7a88de0bcde9edddb825eeed777">  521</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCTRL_HYPCLKDS_POS                 8 </span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_c_t_r_l.html#gaaf98c7f91108c7a8b5ecf2c1b0771491">  522</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMCTRL_HYPCLKDS                     ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_MEMCTRL_HYPCLKDS_POS)) </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf551fa8d3be10ce4b1e81647299a2223">  532</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM0_POS                        0 </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gafb0983dfafe05982dbc91f7a7ab395fe">  533</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM0_POS)) </span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga004144f993f0f0d97a32acbb0cfbc369">  535</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM1_POS                        1 </span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga0ed1b4ee64df634a6e9428177c139387">  536</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM1_POS)) </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga027fe8bd689b677328c7859dcc3cea03">  538</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM2_POS                        2 </span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga8e72d3cd739ccba0bdb255a7f3391fcd">  539</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM2_POS)) </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaefeeba64b32b73a8310daa6e6d53cfb9">  541</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM3_POS                        3 </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga369fb1b4178300361fdb2c78de90bfe6">  542</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM3_POS)) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga7f48b7e023d1fee390ebd5057e7f486d">  544</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM4_POS                        4 </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga99ddd6e8360a53b52b70d213ffefa9cb">  545</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM4_POS)) </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaa9e1db59fb86b6ac5d9a9ce7686db3a5">  547</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM5_POS                        5 </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga9974d6af30c08ff3c8027d666b5895dd">  548</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM5                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM5_POS)) </span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga7e6520f054aec159de1c2d35e8d1e4fe">  550</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM6_POS                        6 </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gafe9d0aac5a0c639c21edfbd4f0b57dff">  551</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM6                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM6_POS)) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga0f001f94875f3b111a15a8b5daacdabf">  553</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM7_POS                        7 </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga19a00afb85fe1cca8fe7259f20ea4217">  554</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM7                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM7_POS)) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga6c0b983a8a721902c2a7946e27c5bc6a">  556</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM8_POS                        8 </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga34638522925e95f26a2e652c275eec40">  557</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_RAM8                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_RAM8_POS)) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf18212b93531bb288d39042d3db99d1e">  559</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC0_POS                        9 </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga2db3532c2398a4a4da6b3f418775847b">  560</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC0                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICC0_POS)) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaa0a204c2a48a68a8619a7cf8bfe4bb92">  562</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC1_POS                        10 </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga636288bf6ab098cabc521bd42a16ef54">  563</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICC1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICC1_POS)) </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga022a70e49763fbcbc32233013e671d71">  565</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICCXIP_POS                      11 </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gab3448029e44c957671d77828003220d0">  566</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_ICCXIP                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_ICCXIP_POS)) </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga4927d7931dfbd5d2e116dc4132b5c4c4">  568</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_USBFIFO_POS                     12 </span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#gaf822de210c57cf8cfd350e51ea0f5cb0">  569</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_USBFIFO                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_USBFIFO_POS)) </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga5d9ce58be7fcba0a8d5becc2cc433586">  571</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_MAARAM_POS                      13 </span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga94d528df48327991f7ec7906961b11e2">  572</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_MAARAM                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_MAARAM_POS)) </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga9c4af237885445689ba701363c217ba9">  574</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_DCACHE_DATA_POS                 14 </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga9fc2a21b55db0e76c6bda02140c4afe9">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_DCACHE_DATA                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_DCACHE_DATA_POS)) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga1090a788e421917e5d82732d9fe811f8">  577</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_DCACHE_TAG_POS                  15 </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_c_r___m_e_m_z.html#ga3589ced64fb2a8e144cc16f693a5f104">  578</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_MEMZ_DCACHE_TAG                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_MEMZ_DCACHE_TAG_POS)) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#gad6fc95665fbac7751b752d342ea806f8">  588</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK_POS                    0 </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga2d81de58949eda396b2afadd314d3abf">  589</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_ICELOCK                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_ICELOCK_POS)) </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga8b17844355e464b509f142f26d0dbad9">  591</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_CODEINTERR_POS                 1 </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga05eb1f1c277ccc36363bc8de2cfbaa56">  592</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_CODEINTERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_CODEINTERR_POS)) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga4ab62c8e2989df24d80d15727f0eefdc">  594</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_DATAINTERR_POS                 2 </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_s_t.html#ga4c14806adfddc7d30702ecd279d3d6a0">  595</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSST_DATAINTERR                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSST_DATAINTERR_POS)) </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafcbe7213d21acfc851d75e94ea135524">  605</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C1_POS                        0 </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gafaa6b353e6b1ba5ce1536b5d46be89bb">  606</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2C1_POS)) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa45bae7fc09e21bfd36ee7fb382d2ce3">  608</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PT_POS                          1 </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga1b1c70244fba5c3c8f67e71323afbfac">  609</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PT                              ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_PT_POS)) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga1abe070154032dca77bf9c11a78c0064">  611</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIP_POS                      3 </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf4e6ab03385b3a62624f0b66919daf26">  612</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIP                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPIXIP_POS)) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7bca6eb7ce156e62e3827625c0a5d3cf">  614</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIPM_POS                     4 </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gacda47ba73b8d963d1bd414bbe3de1dd6">  615</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPIXIPM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPIXIPM_POS)) </span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaaf47d456f68b9d1c9d1d843218aba466">  617</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_OWM_POS                         7 </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf96a071ec12d050d79f041cc6e3e0bb9">  618</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_OWM                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_OWM_POS)) </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga4ba1ecc1119685e7ba3a5b41667d1b4c">  620</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI3_POS                        11 </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3775a48ff297b6886ea221ee82130e79">  621</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI3                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPI3_POS)) </span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga6ad5a280244a62f56681b9ec7c8c0351">  623</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI4_POS                        13 </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gacff3f95e77114ed1c12a923d54666115">  624</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SPI4                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SPI4_POS)) </span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga971a09a5ebd57bc925f7a3cb113e85f2">  626</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SMPHR_POS                       16 </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga6f192f72817088d17a3f457c23f5f409">  627</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_SMPHR                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_SMPHR_POS)) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3b694a99bb38c0bc4872d0876129f12d">  629</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_BTLE_POS                        18 </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga103c8b01406660d8cda282fd7c7ecbe7">  630</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_BTLE                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_BTLE_POS)) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaa02dad84759768f98d2051ea97e874bd">  632</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2S_POS                         19 </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga7783123ea2de597257ea75bb11a250d5">  633</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2S                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2S_POS)) </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga3c953a067ebc92ae9ad79d06a35536b0">  635</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C2_POS                        20 </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaec55b7f7f6ae487270e3a8fd3e97468f">  636</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_I2C2                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_I2C2_POS)) </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gac628c931945e9339b354e3f74b071127">  638</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PUF_POS                         28 </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga99fbf62cab8c210e0a2d86903c849b12">  639</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_PUF                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_PUF_POS)) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#gaf4dce8b6e89a7ba8d573f056aaa6ea88">  641</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_CPU1_POS                        31 </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___g_c_r___r_s_t1.html#ga00589efd04e9a55e74231dce2ef7b8fb">  642</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_RST1_CPU1                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_RST1_CPU1_POS)) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaf335eba2ee050985e717c8c80aa465c2">  652</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_BTLE_POS                    0 </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gadc528de2f82c68b26594f433cac8ce24">  653</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_BTLE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_BTLE_POS)) </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga4e3a79a5184ce147fbf9bb6eb1781d4b">  655</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_UART2_POS                   1 </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaabd4e3d3815c650819f74b2be6ad61c1">  656</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_UART2                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_UART2_POS)) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga1ec280a52a437caaf62587c67267d5c8">  658</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_TRNG_POS                    2 </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga02a7209c5b5b632e1bf6fceeb939bf27">  659</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_TRNG                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_TRNG_POS)) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga39d36e99d248039ff4d81e4a5eb8ea93">  661</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_PUF_POS                     3 </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaae0cc8a6194f7b1657cb1881387bd48a">  662</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_PUF                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_PUF_POS)) </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga5def487abcc63400825a876be9a0a929">  664</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_HPB_POS                     4 </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac6ad056a4aa483d75c25abbeaf8eec7d">  665</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_HPB                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_HPB_POS)) </span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gacf1f05586eb493dc3a22285027a21a57">  667</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SYSCACHE_POS                7 </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga475213bb2592ab159e24dcc4df67b51e">  668</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SYSCACHE                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SYSCACHE_POS)) </span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga09a6a21e723b76833e9ad32fd8106a1d">  670</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SMPHR_POS                   9 </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac331453c3684d4c28f8a45ba8e2cd196">  671</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SMPHR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SMPHR_POS)) </span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaba08a9f30b0513dd790cf6e974318ba1">  673</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CAN0_POS                    11 </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga9d03d45ac683fe5e55a26b45dbcac855">  674</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CAN0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CAN0_POS)) </span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gaa44ccb1cc30300797aa9f900085566bb">  676</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_OWM_POS                     13 </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga77ce5d640566c072313f82ec5ff2a649">  677</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_OWM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_OWM_POS)) </span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gacc4539eae15f33a3d80cce9bafbf4249">  679</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPI3_POS                    16 </span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga25985943bd721369021ff7a19162ba31">  680</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPI3                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SPI3_POS)) </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga81fae05c2386bc3b672bf9e45f7bdf99">  682</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPI4_POS                    17 </span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga03b95604d29405d674a9ce92c824de11">  683</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPI4                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SPI4_POS)) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga98c88df5aacdb51511cb5e4832f2ec4e">  685</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CAN1_POS                    19 </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga382949d124049eca8d3d68b490fdccde">  686</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CAN1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CAN1_POS)) </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga23f316d33ef6608198dfaf85c6b326cf">  688</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPIXR_POS                   20 </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga414c3b53ca7391f7212b9e8623f04ab3">  689</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_SPIXR                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_SPIXR_POS)) </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga2bd23deb802365f1398059d064eea10e">  691</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_I2S_POS                     23 </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga4c4a34d9447d424b2a30b971f05d9aef">  692</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_I2S                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_I2S_POS)) </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac4fa848b03e090da9915951cdb13a98e">  694</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_I2C2_POS                    24 </span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gad38ab004b670b048f1c62309846d2067">  695</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_I2C2                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_I2C2_POS)) </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga8b293a82c4a50fd21a9e266255c276f1">  697</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT0_POS                    27 </span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#gac222b30484da21858a7c4e1324519b6a">  698</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_WDT0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_WDT0_POS)) </span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga87adb0699d593b456780133b184bf683">  700</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CPU1_POS                    31 </span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___g_c_r___p_c_l_k_d_i_s1.html#ga873215ffe06972c8f419c3e4f9917dc9">  701</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_PCLKDIS1_CPU1                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_PCLKDIS1_CPU1_POS)) </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga0ed62da6dea197822d77cb3a336253e8">  711</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_DMA_POS                      0 </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gabbca618f11bb71debaa882b3d763ad9b">  712</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_DMA                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_DMA_POS)) </span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga94dfbd406a96e01c582519b5b422703f">  714</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_RX_POS                       1 </span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga80f9157b2d45ff894964670b7ecc5294">  715</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_RX                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_RX_POS)) </span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#gab99781509907cba87ea0ed718d102625">  717</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_TX_POS                       2 </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___g_c_r___e_v_e_n_t_e_n.html#ga840402d0d4f9a0c481ffd04e1cc979f7">  718</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_EVENTEN_TX                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_EVENTEN_TX_POS)) </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#ga3cf4c0cc3d78980001c528739dd92159">  728</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION_POS                0 </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___g_c_r___r_e_v_i_s_i_o_n.html#gab8acc9ee142dcec22b1c1cc7cf0cf08d">  729</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_REVISION_REVISION                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_GCR_REVISION_REVISION_POS)) </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga57f3c5d7ca4f8574078806c7a49781ab">  739</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSIE_ICEUNLOCK_POS                  0 </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___g_c_r___s_y_s_i_e.html#ga84c528324d7fe53996c5ffced5498ec8">  740</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_SYSIE_ICEUNLOCK                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_SYSIE_ICEUNLOCK_POS)) </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga9654ef227ed4577161bc670522a171d8">  750</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM0_POS                      0 </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga917457bedaa6c2a44b4afb0a39ee451f">  751</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM0_POS)) </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gab199f7b2e42a7a5d62d45459662f68ce">  753</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM1_POS                      1 </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gacca1b947cf28e77d24756eee4f71b7c4">  754</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM1_POS)) </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaee528219c0c0b974ffc7a5c3ff2cbf17">  756</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM2_POS                      2 </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga349109a729b0f814fa1b1eb8749ac9cc">  757</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM2_POS)) </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga9a43052c2fa971bb3a45eb2f97ff9836">  759</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM3_POS                      3 </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga0a261f978259e420974d51d784b2e806">  760</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM3_POS)) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaafbc8f5b1ba7f7092f2e449aab52f8b9">  762</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM4_POS                      4 </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga7857d97f010a40a7e895003e650f0c43">  763</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM4                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM4_POS)) </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaedd7defab4d157dafc840cd591720e14">  765</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM5_POS                      5 </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga4fe4ab64d38337a317375768802ef21d">  766</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM5                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM5_POS)) </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga99ea6845cefac1013a400848e602d580">  768</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM6_POS                      6 </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaae9b953c1c932b415c74d41f5d4df203">  769</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_RAM6                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_RAM6_POS)) </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga64635f0abd5bbe7b26fc7d81d74ff679">  771</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_ICACHE0_POS                   8 </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga64deafb8e5f7e48f75c3cfbc73ddd0d9">  772</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_ICACHE0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_ICACHE0_POS)) </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#ga0c33c47390e4f0d6888376b615065919">  774</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_ICACHEXIP_POS                 10 </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_e_r_r.html#gaaec85f12716ea95a679b2703ce4974a5">  775</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCERR_ICACHEXIP                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCERR_ICACHEXIP_POS)) </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gafdafa50efb15552a45af4f316e37754e">  785</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM0_POS                      0 </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga196592986dac4868aad8c03b0913d353">  786</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM0                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM0_POS)) </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga9beeaa55473c38c1c648d26d217dbc92">  788</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM1_POS                      1 </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga6a8d796771e084b86e3d0f84513b83ea">  789</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM1                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM1_POS)) </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gaf356fb2377f66cead8e520975b20ec9d">  791</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM2_POS                      2 </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8e2e6f81636db96a7db5dc4c3f7103d3">  792</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM2                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM2_POS)) </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gae83d87f03624289ba1b82007ba85b6cc">  794</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM3_POS                      3 </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga0690bab8700f839afe351030716dcd30">  795</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM3                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM3_POS)) </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8028bf2f2e0f61ea4561f44030c624bc">  797</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM4_POS                      4 </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga06d37319334a041a4dc37d4ad5e9f7fd">  798</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM4                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM4_POS)) </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga9a0827ada274a54bdc74f2d3f51e12b4">  800</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM5_POS                      5 </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga3796471b579ccb6ca71f41b6ef9efde7">  801</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM5                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM5_POS)) </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga37c11ca3d870688cfb335ddc15e879d4">  803</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM6_POS                      6 </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gacaf6f882def6fd35f227088d459ebbf2">  804</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_RAM6                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_RAM6_POS)) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#gaf0b2dda343eb4c1a584f60541ed0dc97">  806</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_ICACHE0_POS                   8 </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8ddfc201fbe204c63abd68722744ce36">  807</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_ICACHE0                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_ICACHE0_POS)) </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga8fe06588ce431fbade756a0bb5740f6b">  809</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_ICACHEXIP_POS                 10 </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_c_e_d.html#ga880d1c358b5d8fc1561d29d3833e95b2">  810</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCCED_ICACHEXIP                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCCED_ICACHEXIP_POS)) </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga8be5a963d894203360c309f6d2849b27">  820</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM0_POS                       0 </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gac257a2e63c14f0fcf73a89ad79042179">  821</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM0                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM0_POS)) </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga006ff81a7f2488cec4fee405bc189b03">  823</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM1_POS                       1 </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga5e239fb3cd2479294ef1ccf25c94fc7c">  824</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM1                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM1_POS)) </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga278df6c167a60a5440de8cfca622f7ad">  826</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM2_POS                       2 </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gacf304f526bdfd23eaa1b3ee67e334ced">  827</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM2                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM2_POS)) </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga6d94c48f7db1e1bd408e116693d032cb">  829</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM3_POS                       3 </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gaec821457e47d397eecde46457a1584e3">  830</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM3                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM3_POS)) </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga701ed392d9c4cc2de0204a98e154d2b7">  832</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM4_POS                       4 </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga441c3953fb5f6f28393fc97c81ef8c84">  833</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM4                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM4_POS)) </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gae5df0311fdec2e0fb8ce618ce3f12696">  835</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM5_POS                       5 </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga322709538e5ed4e48cc03e70c991fb53">  836</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM5                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM5_POS)) </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga6c4176365b24e0898bfbb1312aa092ca">  838</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM6_POS                       6 </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga7375cdb30350c27f8b7448f3dd9dcc49">  839</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_RAM6                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_RAM6_POS)) </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gadfebfdc58c6857680d7bd5a5258f3aa0">  841</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_ICACHE0_POS                    8 </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga0596c4cdb015e5f36d7fc46fe93b49b7">  842</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_ICACHE0                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_ICACHE0_POS)) </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#ga4062eddbbea6d4d598e227c4c903e136">  844</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_ICACHEXIP_POS                  10 </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_i_e.html#gab46266bd777c03baa013a40608cda8a8">  845</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCIE_ICACHEXIP                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCIE_ICACHEXIP_POS)) </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga6e1b3a31699cd1b185f8c07cdcb437a0">  855</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DADDR_POS                    0 </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga72c7adeda3fe22f7ac5e41f2bf104fe5">  856</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DADDR                        ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_GCR_ECCADDR_DADDR_POS)) </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga6201b5c0888d763d57cf0830ee745349">  858</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DB_POS                       14 </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga825d336d1786a6c67038d6a90f9727a1">  859</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DB                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_DB_POS)) </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gad1f957e70b99beec7117237a58ce443e">  861</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DE_POS                       15 </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gabb70755a25fe5bcb84c8044b91da9d3f">  862</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_DE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_DE_POS)) </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga11198285c89f0ed155d27d76e27ed916">  864</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TADDR_POS                    16 </span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gaa5b3a714bf99d0ff369e5534dfbab84f">  865</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TADDR                        ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_GCR_ECCADDR_TADDR_POS)) </span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#gab140b242c8dd21fc4ebe078b5563f319">  867</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TB_POS                       30 </span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga9e890c3e491b55de13f6572d44ef20dd">  868</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TB                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_TB_POS)) </span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga235155d4b28ad795fc111eded1ce3b5f">  870</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TE_POS                       31 </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___g_c_r___e_c_c_a_d_d_r.html#ga8f04a1af0389123ea595f7e88e3983cd">  871</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_ECCADDR_TE                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_ECCADDR_TE_POS)) </span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga55458753d966b6dbc1a0237219f06fb0">  881</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBEN_POS              0 </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gadd9be92446bc5ff3030b8c8ad7c86de5">  882</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBEN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBEN_POS)) </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga4e77d65763c76df5808c3bb0a724ac58">  884</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBPULLD_POS           1 </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga10f3da8cf7379a72451640a22df13813">  885</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBPULLD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBPULLD_POS)) </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaf1293523e2bcdca825a5a401b98c2f01">  887</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS            2 </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gafd33e9ad929deaa8e76d30101b6559a4">  888</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL                ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS)) </span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga2adabc1d09d8c300705bef979a834e73">  889</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_0_85           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga286a2b154d47e277311a616899717299">  890</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDOBBVSEL_0_85           (MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_0_85 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS) </span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gad1054c6b687bb28600ddd4db3c717be1">  891</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_0_9            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga974e79672228767d602c4a445131de03">  892</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDOBBVSEL_0_9            (MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_0_9 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS) </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaf004fed8408f8ce9fe93d4f527882bd4">  893</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_1_0            ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaa3ea93aee989003aa689d2f96394ad36">  894</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDOBBVSEL_1_0            (MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_1_0 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS) </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga84fe0374b405007b9a1db2d635cbc148">  895</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_1_1            ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga7774a1c93b286222134ea6546a626474">  896</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDOBBVSEL_1_1            (MXC_V_GCR_BTLELDOCTRL_LDOBBVSEL_1_1 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBVSEL_POS) </span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga892c545b5d4cf6121e64565929c1a671">  898</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFEN_POS              4 </span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga51d9e4903f9e0faadadd6938cd970a10">  899</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFEN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFEN_POS)) </span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaffd049adfd08ff2bd38bbd69a632fd1a">  901</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFPULLD_POS           5 </span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga6ec025e24a1ce96cc51fa7ab8436d738">  902</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFPULLD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFPULLD_POS)) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaf8335b24b9cd3728fe205df40cca60c7">  904</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS            6 </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga1467f90d5c43330d2b147aaad135843f">  905</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFVSEL                ((uint32_t)(0x3UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS)) </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga0fb9222bf8377b15bc27a9a74709a977">  906</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_0_85           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gab5c10c365318404c84d6bb6198573530">  907</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDORFVSEL_0_85           (MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_0_85 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS) </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga3988b94b5a51fb6dedc17e4f130fe52c">  908</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_0_9            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaee60c77b2b4a3c7dd6a2a710535fce53">  909</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDORFVSEL_0_9            (MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_0_9 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaef48ea03aed7b83b28ea4f51de8570f1">  910</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_1_0            ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga90002861c95781162f03027b27643928">  911</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDORFVSEL_1_0            (MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_1_0 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS) </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga56018bbd305a06f599dfa172beb0e421">  912</a></span>&#160;<span class="preprocessor">#define MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_1_1            ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga96574140fe262af57dd70f537b57f3fc">  913</a></span>&#160;<span class="preprocessor">#define MXC_S_GCR_BTLELDOCTRL_LDORFVSEL_1_1            (MXC_V_GCR_BTLELDOCTRL_LDORFVSEL_1_1 &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFVSEL_POS) </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gad03fddafeff3fe3fcd9ab96af78ab00c">  915</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFBYP_POS             8 </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga467ed540674130bee2c91db5748bd058">  916</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFBYP                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFBYP_POS)) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga09aa01a314084de9fcb0df8d51875c86">  918</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFDISCH_POS           9 </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gabe7eec6d917a8fb97c7965073e95a681">  919</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFDISCH               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFDISCH_POS)) </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga69a80d79aa7217d57b0e25c4fbc8caf5">  921</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBBYP_POS             10 </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga741c460aec9f73e348f1f3eb59c002b8">  922</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBBYP                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBBYP_POS)) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaa908e19664dfa7d40fa5210730c98d81">  924</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBDISCH_POS           11 </span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga8e71125e87faf0d0d8d1ec4d72021969">  925</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBDISCH               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBDISCH_POS)) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga5d9f319d2e2251c790f0c0aeac4ae24d">  927</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBENDLY_POS           12 </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga2e54afe96f3c5d2d21716da0279fa406">  928</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBENDLY               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBENDLY_POS)) </span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga595e04ae18e0d7eeaacd3c04b43a4ac3">  930</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFENDLY_POS           13 </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaf7078be1292bf1e48dcd081c45b4667f">  931</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFENDLY               ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFENDLY_POS)) </span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gadc5ec27d6abccf181111ce805309bc83">  933</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFBYPENENDLY_POS      14 </span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#gaa50fba867e2b7bb443ad9f7a89d556d1">  934</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDORFBYPENENDLY          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDORFBYPENENDLY_POS)) </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga41b2145af7a046a50fa645c30d38a0b7">  936</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBBYPENENDLY_POS      15 </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_c_t_r_l.html#ga4ba6fc365c32ac739198d8acc4a7c21e">  937</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDOCTRL_LDOBBBYPENENDLY          ((uint32_t)(0x1UL &lt;&lt; MXC_F_GCR_BTLELDOCTRL_LDOBBBYPENENDLY_POS)) </span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#ga5d2193908303dedbf15f0a7b1c630f07">  947</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_BYPDLYCNT_POS             0 </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#ga6f3b4544bcafb35f6760f86d8a22f2cf">  948</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_BYPDLYCNT                 ((uint32_t)(0xFFUL &lt;&lt; MXC_F_GCR_BTLELDODLY_BYPDLYCNT_POS)) </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#ga5e70cdee84668ef492320fd5bec6884d">  950</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_LDORFDLYCNT_POS           8 </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#gac41d183325260561208da1f9f0346fd2">  951</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_LDORFDLYCNT               ((uint32_t)(0x1FFUL &lt;&lt; MXC_F_GCR_BTLELDODLY_LDORFDLYCNT_POS)) </span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#gac1e18e715c8a451a0dc216575a920e71">  953</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_LDOBBDLYCNT_POS           20 </span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___g_c_r___b_t_l_e_l_d_o_d_l_y.html#ga2019e43487a2eeec3e1d03375136bb97">  954</a></span>&#160;<span class="preprocessor">#define MXC_F_GCR_BTLELDODLY_LDOBBDLYCNT               ((uint32_t)(0x1FFUL &lt;&lt; MXC_F_GCR_BTLELDODLY_LDOBBDLYCNT_POS)) </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;}</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32690_INCLUDE_GCR_REGS_H_</span></div><div class="ttc" id="group__gcr__registers_html_a6826ace542358140e4ade1c99ed5ca87"><div class="ttname"><a href="group__gcr__registers.html#a6826ace542358140e4ade1c99ed5ca87">mxc_gcr_regs_t::memz</a></div><div class="ttdeci">__IO uint32_t memz</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:86</div></div>
<div class="ttc" id="group__gcr__registers_html_a3d9300f370fea5ec743ab5e6d12db523"><div class="ttname"><a href="group__gcr__registers.html#a3d9300f370fea5ec743ab5e6d12db523">mxc_gcr_regs_t::eccerr</a></div><div class="ttdeci">__IO uint32_t eccerr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:95</div></div>
<div class="ttc" id="group__gcr__registers_html_aa852046af4a9d38d5f1b9022ab85dd3e"><div class="ttname"><a href="group__gcr__registers.html#aa852046af4a9d38d5f1b9022ab85dd3e">mxc_gcr_regs_t::gpr0</a></div><div class="ttdeci">__IO uint32_t gpr0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:102</div></div>
<div class="ttc" id="group__gcr__registers_html_ad8d1a11cea7528e1fff8b27ac268c31b"><div class="ttname"><a href="group__gcr__registers.html#ad8d1a11cea7528e1fff8b27ac268c31b">mxc_gcr_regs_t::btleldodly</a></div><div class="ttdeci">__IO uint32_t btleldodly</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:100</div></div>
<div class="ttc" id="group__gcr__registers_html_a8db7241bc2204b183f6bfc85b2e88a95"><div class="ttname"><a href="group__gcr__registers.html#a8db7241bc2204b183f6bfc85b2e88a95">mxc_gcr_regs_t::pclkdis0</a></div><div class="ttdeci">__IO uint32_t pclkdis0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:84</div></div>
<div class="ttc" id="group__gcr__registers_html_a528b8e5513397c4fd224f8e1ab137b63"><div class="ttname"><a href="group__gcr__registers.html#a528b8e5513397c4fd224f8e1ab137b63">mxc_gcr_regs_t::eccced</a></div><div class="ttdeci">__IO uint32_t eccced</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:96</div></div>
<div class="ttc" id="group__gcr__registers_html_a3e06b324623434ebdf034c623f969be1"><div class="ttname"><a href="group__gcr__registers.html#a3e06b324623434ebdf034c623f969be1">mxc_gcr_regs_t::btleldoctrl</a></div><div class="ttdeci">__IO uint32_t btleldoctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:99</div></div>
<div class="ttc" id="group__gcr__registers_html_aa2d61e2f99bf4305e4b5d33475388fd4"><div class="ttname"><a href="group__gcr__registers.html#aa2d61e2f99bf4305e4b5d33475388fd4">mxc_gcr_regs_t::pclkdiv</a></div><div class="ttdeci">__IO uint32_t pclkdiv</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:82</div></div>
<div class="ttc" id="group__gcr__registers_html_abb33e43ce55ab7142a4ea3ebc11b1e24"><div class="ttname"><a href="group__gcr__registers.html#abb33e43ce55ab7142a4ea3ebc11b1e24">mxc_gcr_regs_t::eventen</a></div><div class="ttdeci">__IO uint32_t eventen</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:91</div></div>
<div class="ttc" id="group__gcr__registers_html_a74affb3ea2ad99b50d09a476f75f7b05"><div class="ttname"><a href="group__gcr__registers.html#a74affb3ea2ad99b50d09a476f75f7b05">mxc_gcr_regs_t::pm</a></div><div class="ttdeci">__IO uint32_t pm</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:80</div></div>
<div class="ttc" id="group__gcr__registers_html_af22a3cb8fed5c7882995ff8e36131a8b"><div class="ttname"><a href="group__gcr__registers.html#af22a3cb8fed5c7882995ff8e36131a8b">mxc_gcr_regs_t::eccie</a></div><div class="ttdeci">__IO uint32_t eccie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:97</div></div>
<div class="ttc" id="group__gcr__registers_html_a5557fd03ed7398e31f6611c6b0e23bd6"><div class="ttname"><a href="group__gcr__registers.html#a5557fd03ed7398e31f6611c6b0e23bd6">mxc_gcr_regs_t::rst0</a></div><div class="ttdeci">__IO uint32_t rst0</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:78</div></div>
<div class="ttc" id="group__gcr__registers_html_a4d2fd2c661cc165f36e3b36cb794cafe"><div class="ttname"><a href="group__gcr__registers.html#a4d2fd2c661cc165f36e3b36cb794cafe">mxc_gcr_regs_t::memctrl</a></div><div class="ttdeci">__IO uint32_t memctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:85</div></div>
<div class="ttc" id="group__gcr__registers_html_a5614e3d3d61a7b8e1e1c753d4442f209"><div class="ttname"><a href="group__gcr__registers.html#a5614e3d3d61a7b8e1e1c753d4442f209">mxc_gcr_regs_t::clkctrl</a></div><div class="ttdeci">__IO uint32_t clkctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:79</div></div>
<div class="ttc" id="group__gcr__registers_html_a86a9c8da4c98f1feec252973106f11bc"><div class="ttname"><a href="group__gcr__registers.html#a86a9c8da4c98f1feec252973106f11bc">mxc_gcr_regs_t::eccaddr</a></div><div class="ttdeci">__IO uint32_t eccaddr</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:98</div></div>
<div class="ttc" id="group__gcr__registers_html_structmxc__gcr__regs__t"><div class="ttname"><a href="group__gcr__registers.html#structmxc__gcr__regs__t">mxc_gcr_regs_t</a></div><div class="ttdef"><b>Definition:</b> gcr_regs.h:76</div></div>
<div class="ttc" id="group__gcr__registers_html_a8f7a0b2eff9f55ace2c79ddea2e4a8f2"><div class="ttname"><a href="group__gcr__registers.html#a8f7a0b2eff9f55ace2c79ddea2e4a8f2">mxc_gcr_regs_t::sysie</a></div><div class="ttdeci">__IO uint32_t sysie</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:93</div></div>
<div class="ttc" id="group__gcr__registers_html_aa20185f27fffbec3311f25dd4ed63ed5"><div class="ttname"><a href="group__gcr__registers.html#aa20185f27fffbec3311f25dd4ed63ed5">mxc_gcr_regs_t::rst1</a></div><div class="ttdeci">__IO uint32_t rst1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:89</div></div>
<div class="ttc" id="group__gcr__registers_html_a407cda1ef910d9af256661910946b14e"><div class="ttname"><a href="group__gcr__registers.html#a407cda1ef910d9af256661910946b14e">mxc_gcr_regs_t::sysctrl</a></div><div class="ttdeci">__IO uint32_t sysctrl</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:77</div></div>
<div class="ttc" id="group__gcr__registers_html_aa8f90017103c08f3d9c41fe14bef8bc4"><div class="ttname"><a href="group__gcr__registers.html#aa8f90017103c08f3d9c41fe14bef8bc4">mxc_gcr_regs_t::pclkdis1</a></div><div class="ttdeci">__IO uint32_t pclkdis1</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:90</div></div>
<div class="ttc" id="group__gcr__registers_html_a6e139ffb1b218877f74b83aaddd17439"><div class="ttname"><a href="group__gcr__registers.html#a6e139ffb1b218877f74b83aaddd17439">mxc_gcr_regs_t::sysst</a></div><div class="ttdeci">__IO uint32_t sysst</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:88</div></div>
<div class="ttc" id="group__gcr__registers_html_ae93f00095baadabd87fea73087eb870a"><div class="ttname"><a href="group__gcr__registers.html#ae93f00095baadabd87fea73087eb870a">mxc_gcr_regs_t::revision</a></div><div class="ttdeci">__I uint32_t revision</div><div class="ttdef"><b>Definition:</b> gcr_regs.h:92</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_41f5b21bc3057491f33bb1e5f1b6721e.html">MAX32690</a></li><li class="navelem"><a class="el" href="dir_01da8a36c88079bb806b53d7124a4b5a.html">Include</a></li><li class="navelem"><a class="el" href="gcr__regs_8h.html">gcr_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 16:54:37 for MAX32690 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
