// Seed: 801169313
module module_0 (
    input tri1 id_0
);
  always_latch begin : LABEL_0
    $unsigned(32);
    ;
  end
  wire id_2, id_3;
  logic id_4;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    output tri   id_2,
    output uwire id_3
);
  logic id_5;
  module_0 modCall_1 (id_1);
endmodule
module module_2;
  wire id_1, id_2, id_3, id_4;
  logic id_5;
endmodule
module module_3 #(
    parameter id_5 = 32'd56
) (
    id_1,
    id_2[1 : id_5],
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire _id_5;
  inout wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  output tri0 id_1;
  logic id_13;
  ;
  assign id_1 = -1;
  logic [7:0][(  1  )] id_14;
  wire id_15;
  module_2 modCall_1 ();
endmodule
