Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 27 01:31:24 2021
| Host         : kPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25450)
5. checking no_input_delay (36)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20139)
----------------------------
 There are 6360 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/CPU/DEreg/D_alu_aluc_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/CPU/DEreg/D_alu_aluc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/CPU/DEreg/D_alu_aluc_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/CPU/DEreg/D_alu_aluc_reg[3]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_branch_flag_reg[0]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_branch_flag_reg[1]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_branch_flag_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_hi_lo_func_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_hi_lo_func_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_hi_lo_func_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mov_cond_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mov_cond_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_alu_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_alu_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_alu_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_hi_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_hi_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_hi_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_lo_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_lo_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_lo_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_rf_DMEM_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_rf_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_rf_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_rf_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_mux_rf_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata1_reg[31]_rep__0/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[10]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[11]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[12]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[13]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[14]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[15]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[16]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[17]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[18]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[19]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[1]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[20]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[21]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[22]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[23]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[24]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[25]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[26]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[27]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[28]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[29]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[30]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[31]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[4]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[5]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[6]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[7]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[8]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_rdata2_reg[9]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_waddr_reg[0]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_waddr_reg[1]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_waddr_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_waddr_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_waddr_reg[4]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: CPU/CPU/DEreg/D_rf_wena_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_alu_out_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_data_type_reg[0]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_data_type_reg[1]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: CPU/CPU/EMreg/D_data_type_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: CPU/CPU/EXE/branch_predict_fail_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/cause_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/cause_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/cause_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/exception_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/mux_pc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/mux_pc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CONTROL_UNIT/mux_pc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/regfiles_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/regfiles_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/regfiles_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/regfiles_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/regfiles_reg[12][1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/CP0/timer_int_o_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[0]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[1]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[2]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[3]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[4]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[5]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[6]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: CPU/CPU/ID/DECODER/out_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_blockade_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[16]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[16]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[17]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[17]_rep__0/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[21]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[21]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[22]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[22]_rep__1/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CPU/CPU/IR/D_inst_reg[5]/Q (HIGH)

 There are 2848 register/latch pins with no clock driven by root clock pin: CPU/Divider_slow1/out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU/dm_cyc_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/buffer_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/ddr_we_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/singal_controller/app_en_pe_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DDR2/singal_controller/app_en_wr_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: GPIO/wb_inta_o_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: SD/state_reg[0]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: SD/state_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: SD/state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SEG/cnt_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: UART/regs/int_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25450)
----------------------------------------------------
 There are 25450 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.501        0.000                      0                  450        0.106        0.000                      0                  436        0.264        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
wiz200mhz/inst/clk_in      {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_200MHZ   {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_200MHZ  {0.000 5.000}        10.000          100.000         
wiz25mhz/inst/clk_in       {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_25MHZ    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_25MHZ   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wiz200mhz/inst/clk_in                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_clk_wiz_200MHZ         2.501        0.000                      0                  126        0.117        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_clk_wiz_200MHZ                                                                                                                                                    7.845        0.000                       0                     3  
wiz25mhz/inst/clk_in                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out_clk_wiz_25MHZ         32.484        0.000                      0                  310        0.106        0.000                      0                  310       19.500        0.000                       0                   143  
  clkfbout_clk_wiz_25MHZ                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                        clk_out_clk_wiz_200MHZ       13.934        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                                                   3.740        0.000                      0                    1                                                                        
**default**             clk_out_clk_wiz_200MHZ                               18.138        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wiz200mhz/inst/clk_in
  To Clock:  wiz200mhz/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wiz200mhz/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz200mhz/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_200MHZ
  To Clock:  clk_out_clk_wiz_200MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.718ns (36.337%)  route 1.258ns (63.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 4.046 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.630     2.020    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y130        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.494     4.046    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y130        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.971     5.017    
                         clock uncertainty           -0.067     4.949    
    SLICE_X28Y130        FDRE (Setup_fdre_C_R)       -0.429     4.520    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          4.520    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.262%)  route 1.159ns (61.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.530     1.920    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.262%)  route 1.159ns (61.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.530     1.920    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.262%)  route 1.159ns (61.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.530     1.920    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.262%)  route 1.159ns (61.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.530     1.920    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.718ns (38.262%)  route 1.159ns (61.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.530     1.920    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X28Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.718ns (38.351%)  route 1.154ns (61.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.526     1.916    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X29Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.718ns (38.351%)  route 1.154ns (61.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.526     1.916    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X29Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.718ns (38.351%)  route 1.154ns (61.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.526     1.916    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X29Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_clk_wiz_200MHZ rise@5.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.718ns (38.351%)  route 1.154ns (61.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 4.047 - 5.000 ) 
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.617     0.044    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.419     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.628     1.091    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X28Y130        LUT2 (Prop_lut2_I0_O)        0.299     1.390 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.526     1.916    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      5.000     5.000 r  
    E3                   IBUF                         0.000     5.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.169     8.169    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625     0.544 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917     2.461    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.552 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.495     4.047    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.971     5.018    
                         clock uncertainty           -0.067     4.950    
    SLICE_X29Y131        FDRE (Setup_fdre_C_R)       -0.429     4.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          4.521    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  2.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.558     0.322    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y131        FDRE (Prop_fdre_C_Q)         0.141     0.463 f  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.065     0.528    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X30Y131        LUT4 (Prop_lut4_I2_O)        0.045     0.573 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.573    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X30Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.827     0.095    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.239     0.335    
    SLICE_X30Y131        FDRE (Hold_fdre_C_D)         0.121     0.456    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.096ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.560     0.324    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y132        FDRE (Prop_fdre_C_Q)         0.141     0.465 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     0.521    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.827     0.096    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.227     0.324    
    SLICE_X29Y132        FDRE (Hold_fdre_C_D)         0.075     0.399    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.597     0.361    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDPE (Prop_fdpe_C_Q)         0.141     0.502 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.557    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][0]
    SLICE_X87Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866     0.135    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]/C
                         clock pessimism              0.226     0.361    
    SLICE_X87Y72         FDPE (Hold_fdpe_C_D)         0.075     0.436    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.604%)  route 0.111ns (37.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.558     0.322    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y131        FDRE (Prop_fdre_C_Q)         0.141     0.463 f  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=4, routed)           0.111     0.574    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X30Y131        LUT5 (Prop_lut5_I3_O)        0.045     0.619 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     0.619    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X30Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.827     0.095    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.239     0.335    
    SLICE_X30Y131        FDRE (Hold_fdre_C_D)         0.121     0.456    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.094ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.558     0.322    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y119        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y119        FDRE (Prop_fdre_C_Q)         0.141     0.463 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.110     0.573    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X28Y119        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.826     0.094    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y119        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism              0.240     0.335    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.070     0.405    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.092ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.556     0.320    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     0.461 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.110     0.571    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.824     0.092    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism              0.241     0.334    
    SLICE_X29Y128        FDRE (Hold_fdre_C_D)         0.066     0.400    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    0.361ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.597     0.361    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.141     0.502 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][5]/Q
                         net (fo=1, routed)           0.121     0.622    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][5]
    SLICE_X86Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.866     0.135    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y72         FDPE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]/C
                         clock pessimism              0.226     0.361    
    SLICE_X86Y72         FDPE (Hold_fdpe_C_D)         0.075     0.436    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.810%)  route 0.120ns (39.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.095ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.559     0.323    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y131        FDRE (Prop_fdre_C_Q)         0.141     0.464 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/Q
                         net (fo=5, routed)           0.120     0.584    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
    SLICE_X28Y131        LUT6 (Prop_lut6_I0_O)        0.045     0.629 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.629    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.827     0.095    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y131        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.240     0.336    
    SLICE_X28Y131        FDRE (Hold_fdre_C_D)         0.092     0.428    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.121%)  route 0.165ns (53.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.321    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y129        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_fdre_C_Q)         0.141     0.462 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.165     0.626    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X30Y129        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.825     0.093    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y129        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism              0.261     0.355    
    SLICE_X30Y129        FDRE (Hold_fdre_C_D)         0.059     0.414    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_200MHZ rise@0.000ns - clk_out_clk_wiz_200MHZ rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.092ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.616     1.616    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -0.925 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -0.262    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.236 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.556     0.320    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y127        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_fdre_C_Q)         0.141     0.461 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.166     0.627    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.858     1.858    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -1.476 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.760    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.731 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.824     0.092    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism              0.241     0.334    
    SLICE_X29Y128        FDRE (Hold_fdre_C_D)         0.072     0.406    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_200MHZ
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wiz200mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   wiz200mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X31Y131    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y131    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y131    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y131    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y132    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X29Y132    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y127    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y72     DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y130    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X28Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y125    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y119    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y130    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y72     DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_200MHZ
  To Clock:  clkfbout_clk_wiz_200MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_200MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz200mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   wiz200mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  wiz200mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  wiz25mhz/inst/clk_in
  To Clock:  wiz25mhz/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wiz25mhz/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz25mhz/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_25MHZ
  To Clock:  clk_out_clk_wiz_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack       32.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.484ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.014ns (14.599%)  route 5.932ns (85.401%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 39.298 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  SD/signal_controller/cmd_out[35]_i_1/O
                         net (fo=19, routed)          1.053     7.286    SD/signal_controller/cmd_out[35]_i_1_n_8
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.497    39.298    SD/signal_controller/clk_out
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[22]/C
                         clock pessimism              0.998    40.296    
                         clock uncertainty           -0.098    40.198    
    SLICE_X61Y101        FDSE (Setup_fdse_C_S)       -0.429    39.769    SD/signal_controller/cmd_out_reg[22]
  -------------------------------------------------------------------
                         required time                         39.769    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 32.484    

Slack (MET) :             32.484ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.014ns (14.599%)  route 5.932ns (85.401%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 39.298 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  SD/signal_controller/cmd_out[35]_i_1/O
                         net (fo=19, routed)          1.053     7.286    SD/signal_controller/cmd_out[35]_i_1_n_8
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.497    39.298    SD/signal_controller/clk_out
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[23]/C
                         clock pessimism              0.998    40.296    
                         clock uncertainty           -0.098    40.198    
    SLICE_X61Y101        FDSE (Setup_fdse_C_S)       -0.429    39.769    SD/signal_controller/cmd_out_reg[23]
  -------------------------------------------------------------------
                         required time                         39.769    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 32.484    

Slack (MET) :             32.484ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.014ns (14.599%)  route 5.932ns (85.401%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 39.298 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  SD/signal_controller/cmd_out[35]_i_1/O
                         net (fo=19, routed)          1.053     7.286    SD/signal_controller/cmd_out[35]_i_1_n_8
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.497    39.298    SD/signal_controller/clk_out
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[26]/C
                         clock pessimism              0.998    40.296    
                         clock uncertainty           -0.098    40.198    
    SLICE_X61Y101        FDSE (Setup_fdse_C_S)       -0.429    39.769    SD/signal_controller/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         39.769    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 32.484    

Slack (MET) :             32.484ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 1.014ns (14.599%)  route 5.932ns (85.401%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 39.298 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  SD/signal_controller/cmd_out[35]_i_1/O
                         net (fo=19, routed)          1.053     7.286    SD/signal_controller/cmd_out[35]_i_1_n_8
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.497    39.298    SD/signal_controller/clk_out
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[27]/C
                         clock pessimism              0.998    40.296    
                         clock uncertainty           -0.098    40.198    
    SLICE_X61Y101        FDSE (Setup_fdse_C_S)       -0.429    39.769    SD/signal_controller/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         39.769    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 32.484    

Slack (MET) :             32.622ns  (required time - arrival time)
  Source:                 SD/signal_controller/boot_counter_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/byte_counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.324ns (19.912%)  route 5.325ns (80.088%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.689ns = ( 39.311 - 40.000 ) 
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.920ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.618     0.339    SD/signal_controller/clk_out
    SLICE_X68Y107        FDPE                                         r  SD/signal_controller/boot_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDPE (Prop_fdpe_C_Q)         0.456     0.795 f  SD/signal_controller/boot_counter_reg[20]/Q
                         net (fo=2, routed)           0.828     1.623    SD/signal_controller/boot_counter_reg[20]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.124     1.747 f  SD/signal_controller/boot_counter[0]_i_13/O
                         net (fo=1, routed)           0.634     2.381    SD/signal_controller/boot_counter[0]_i_13_n_8
    SLICE_X69Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.505 f  SD/signal_controller/boot_counter[0]_i_12/O
                         net (fo=1, routed)           0.151     2.657    SD/signal_controller/boot_counter[0]_i_12_n_8
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     2.781 f  SD/signal_controller/boot_counter[0]_i_8/O
                         net (fo=1, routed)           0.433     3.213    SD/signal_controller/boot_counter[0]_i_8_n_8
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  SD/signal_controller/boot_counter[0]_i_3/O
                         net (fo=6, routed)           0.593     3.931    SD/signal_controller/boot_counter[0]_i_3_n_8
    SLICE_X67Y103        LUT6 (Prop_lut6_I5_O)        0.124     4.055 r  SD/signal_controller/byte_available_i_3/O
                         net (fo=4, routed)           0.923     4.978    SD/signal_controller/byte_available_i_3_n_8
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  SD/signal_controller/byte_counter[9]_i_6/O
                         net (fo=3, routed)           0.605     5.707    SD/signal_controller/byte_counter[9]_i_6_n_8
    SLICE_X68Y100        LUT5 (Prop_lut5_I3_O)        0.124     5.831 r  SD/signal_controller/byte_counter[8]_i_1/O
                         net (fo=6, routed)           1.157     6.988    SD/signal_controller/byte_counter[8]_i_1_n_8
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.510    39.311    SD/signal_controller/clk_out
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[6]/C
                         clock pessimism              0.920    40.231    
                         clock uncertainty           -0.098    40.134    
    SLICE_X66Y99         FDSE (Setup_fdse_C_S)       -0.524    39.610    SD/signal_controller/byte_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         39.610    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 32.622    

Slack (MET) :             32.622ns  (required time - arrival time)
  Source:                 SD/signal_controller/boot_counter_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/byte_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.324ns (19.912%)  route 5.325ns (80.088%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.689ns = ( 39.311 - 40.000 ) 
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.920ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.618     0.339    SD/signal_controller/clk_out
    SLICE_X68Y107        FDPE                                         r  SD/signal_controller/boot_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y107        FDPE (Prop_fdpe_C_Q)         0.456     0.795 f  SD/signal_controller/boot_counter_reg[20]/Q
                         net (fo=2, routed)           0.828     1.623    SD/signal_controller/boot_counter_reg[20]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.124     1.747 f  SD/signal_controller/boot_counter[0]_i_13/O
                         net (fo=1, routed)           0.634     2.381    SD/signal_controller/boot_counter[0]_i_13_n_8
    SLICE_X69Y105        LUT5 (Prop_lut5_I4_O)        0.124     2.505 f  SD/signal_controller/boot_counter[0]_i_12/O
                         net (fo=1, routed)           0.151     2.657    SD/signal_controller/boot_counter[0]_i_12_n_8
    SLICE_X69Y105        LUT6 (Prop_lut6_I5_O)        0.124     2.781 f  SD/signal_controller/boot_counter[0]_i_8/O
                         net (fo=1, routed)           0.433     3.213    SD/signal_controller/boot_counter[0]_i_8_n_8
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     3.337 f  SD/signal_controller/boot_counter[0]_i_3/O
                         net (fo=6, routed)           0.593     3.931    SD/signal_controller/boot_counter[0]_i_3_n_8
    SLICE_X67Y103        LUT6 (Prop_lut6_I5_O)        0.124     4.055 r  SD/signal_controller/byte_available_i_3/O
                         net (fo=4, routed)           0.923     4.978    SD/signal_controller/byte_available_i_3_n_8
    SLICE_X67Y100        LUT6 (Prop_lut6_I5_O)        0.124     5.102 r  SD/signal_controller/byte_counter[9]_i_6/O
                         net (fo=3, routed)           0.605     5.707    SD/signal_controller/byte_counter[9]_i_6_n_8
    SLICE_X68Y100        LUT5 (Prop_lut5_I3_O)        0.124     5.831 r  SD/signal_controller/byte_counter[8]_i_1/O
                         net (fo=6, routed)           1.157     6.988    SD/signal_controller/byte_counter[8]_i_1_n_8
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.510    39.311    SD/signal_controller/clk_out
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[7]/C
                         clock pessimism              0.920    40.231    
                         clock uncertainty           -0.098    40.134    
    SLICE_X66Y99         FDSE (Setup_fdse_C_S)       -0.524    39.610    SD/signal_controller/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         39.610    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 32.622    

Slack (MET) :             32.648ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[51]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.042ns (16.078%)  route 5.439ns (83.922%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 39.301 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.152     6.261 r  SD/signal_controller/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.560     6.821    SD/signal_controller/cmd_out[55]_i_1_n_8
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[51]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.500    39.301    SD/signal_controller/clk_out
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[51]/C
                         clock pessimism              0.998    40.299    
                         clock uncertainty           -0.098    40.201    
    SLICE_X66Y101        FDSE (Setup_fdse_C_S)       -0.732    39.469    SD/signal_controller/cmd_out_reg[51]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 32.648    

Slack (MET) :             32.648ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.042ns (16.078%)  route 5.439ns (83.922%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 39.301 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.152     6.261 r  SD/signal_controller/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.560     6.821    SD/signal_controller/cmd_out[55]_i_1_n_8
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.500    39.301    SD/signal_controller/clk_out
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[52]/C
                         clock pessimism              0.998    40.299    
                         clock uncertainty           -0.098    40.201    
    SLICE_X66Y101        FDSE (Setup_fdse_C_S)       -0.732    39.469    SD/signal_controller/cmd_out_reg[52]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 32.648    

Slack (MET) :             32.648ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 1.042ns (16.078%)  route 5.439ns (83.922%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 39.301 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT3 (Prop_lut3_I2_O)        0.152     6.261 r  SD/signal_controller/cmd_out[55]_i_1/O
                         net (fo=9, routed)           0.560     6.821    SD/signal_controller/cmd_out[55]_i_1_n_8
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.500    39.301    SD/signal_controller/clk_out
    SLICE_X66Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[53]/C
                         clock pessimism              0.998    40.299    
                         clock uncertainty           -0.098    40.201    
    SLICE_X66Y101        FDSE (Setup_fdse_C_S)       -0.732    39.469    SD/signal_controller/cmd_out_reg[53]
  -------------------------------------------------------------------
                         required time                         39.469    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 32.648    

Slack (MET) :             32.668ns  (required time - arrival time)
  Source:                 SD/signal_controller/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_25MHZ rise@40.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.014ns (15.211%)  route 5.652ns (84.789%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 39.298 - 40.000 ) 
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.998ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.983     3.983    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.085 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -1.375    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -1.279 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.619     0.340    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.518     0.858 f  SD/signal_controller/state_reg[0]/Q
                         net (fo=77, routed)          1.333     2.191    SD/signal_controller/sd_signal_state[0]
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.124     2.315 r  SD/signal_controller/byte_counter[8]_i_6/O
                         net (fo=16, routed)          2.093     4.408    SD/signal_controller/byte_counter[8]_i_6_n_8
    SLICE_X66Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.532 r  SD/signal_controller/bit_counter[9]_i_6/O
                         net (fo=2, routed)           0.457     4.989    SD/signal_controller/bit_counter[9]_i_6_n_8
    SLICE_X66Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  SD/signal_controller/cmd_out[45]_i_1/O
                         net (fo=57, routed)          0.997     6.109    SD/signal_controller/cmd_out[45]_i_1_n_8
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  SD/signal_controller/cmd_out[35]_i_1/O
                         net (fo=19, routed)          0.773     7.006    SD/signal_controller/cmd_out[35]_i_1_n_8
    SLICE_X60Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.402    43.402    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    36.080 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    37.710    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.801 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         1.497    39.298    SD/signal_controller/clk_out
    SLICE_X60Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[17]/C
                         clock pessimism              0.998    40.296    
                         clock uncertainty           -0.098    40.198    
    SLICE_X60Y102        FDSE (Setup_fdse_C_S)       -0.524    39.674    SD/signal_controller/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         39.674    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                 32.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SD/signal_controller/cmd_out_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.262ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.459    SD/signal_controller/clk_out
    SLICE_X61Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDSE (Prop_fdse_C_Q)         0.141     0.600 r  SD/signal_controller/cmd_out_reg[28]/Q
                         net (fo=1, routed)           0.054     0.655    SD/signal_controller/cmd_out[28]
    SLICE_X60Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.700 r  SD/signal_controller/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.700    SD/signal_controller/cmd_out[29]_i_1_n_8
    SLICE_X60Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.262    SD/signal_controller/clk_out
    SLICE_X60Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[29]/C
                         clock pessimism              0.210     0.472    
    SLICE_X60Y102        FDSE (Hold_fdse_C_D)         0.121     0.593    SD/signal_controller/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.593    
                         arrival time                           0.700    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SD/signal_controller/return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X63Y101        FDRE                                         r  SD/signal_controller/return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     0.602 r  SD/signal_controller/return_state_reg[2]/Q
                         net (fo=1, routed)           0.091     0.694    SD/signal_controller/return_state[2]
    SLICE_X62Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.739 r  SD/signal_controller/state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.739    SD/signal_controller/state[2]_i_1__1_n_8
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.835     0.264    SD/signal_controller/clk_out
    SLICE_X62Y101        FDCE                                         r  SD/signal_controller/state_reg[2]/C
                         clock pessimism              0.210     0.474    
    SLICE_X62Y101        FDCE (Hold_fdce_C_D)         0.121     0.595    SD/signal_controller/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SD/signal_controller/cmd_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.265ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X67Y102        FDRE                                         r  SD/signal_controller/cmd_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     0.602 r  SD/signal_controller/cmd_out_reg[45]/Q
                         net (fo=1, routed)           0.100     0.702    SD/signal_controller/cmd_out[45]
    SLICE_X65Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.837     0.265    SD/signal_controller/clk_out
    SLICE_X65Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[46]/C
                         clock pessimism              0.212     0.477    
    SLICE_X65Y102        FDSE (Hold_fdse_C_D)         0.070     0.547    SD/signal_controller/cmd_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SD/signal_controller/data_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/data_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.044%)  route 0.140ns (42.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.262ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X45Y100        FDRE                                         r  SD/signal_controller/data_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     0.602 r  SD/signal_controller/data_sig_reg[6]/Q
                         net (fo=1, routed)           0.140     0.742    SD/signal_controller/data1__0[7]
    SLICE_X47Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.787 r  SD/signal_controller/data_sig[7]_i_2/O
                         net (fo=1, routed)           0.000     0.787    SD/signal_controller/data_sig[7]_i_2_n_8
    SLICE_X47Y100        FDRE                                         r  SD/signal_controller/data_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.262    SD/signal_controller/clk_out
    SLICE_X47Y100        FDRE                                         r  SD/signal_controller/data_sig_reg[7]/C
                         clock pessimism              0.234     0.496    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.092     0.588    SD/signal_controller/data_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SD/signal_controller/byte_counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.267ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    -0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.567     0.463    SD/signal_controller/clk_out
    SLICE_X65Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDSE (Prop_fdse_C_Q)         0.141     0.604 r  SD/signal_controller/byte_counter_reg[5]/Q
                         net (fo=4, routed)           0.117     0.722    SD/signal_controller/byte_counter[5]
    SLICE_X65Y99         LUT6 (Prop_lut6_I3_O)        0.045     0.767 r  SD/signal_controller/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.767    SD/signal_controller/byte_counter[5]_i_1_n_8
    SLICE_X65Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.839     0.267    SD/signal_controller/clk_out
    SLICE_X65Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[5]/C
                         clock pessimism              0.196     0.463    
    SLICE_X65Y99         FDSE (Hold_fdse_C_D)         0.091     0.554    SD/signal_controller/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SD/signal_controller/data_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/data_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.263ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X45Y101        FDRE                                         r  SD/signal_controller/data_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     0.602 r  SD/signal_controller/data_sig_reg[3]/Q
                         net (fo=1, routed)           0.136     0.739    SD/signal_controller/data1__0[4]
    SLICE_X45Y100        LUT6 (Prop_lut6_I2_O)        0.045     0.784 r  SD/signal_controller/data_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.784    SD/signal_controller/data_sig[4]_i_1_n_8
    SLICE_X45Y100        FDRE                                         r  SD/signal_controller/data_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.834     0.263    SD/signal_controller/clk_out
    SLICE_X45Y100        FDRE                                         r  SD/signal_controller/data_sig_reg[4]/C
                         clock pessimism              0.214     0.477    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.091     0.568    SD/signal_controller/data_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 SD/signal_controller/byte_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/byte_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.982%)  route 0.396ns (68.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.267ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X63Y100        FDRE                                         r  SD/signal_controller/byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     0.602 r  SD/signal_controller/byte_counter_reg[1]/Q
                         net (fo=14, routed)          0.396     0.998    SD/signal_controller/byte_counter[1]
    SLICE_X64Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.043 r  SD/signal_controller/byte_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.043    SD/signal_controller/byte_counter[2]_i_1_n_8
    SLICE_X64Y99         FDRE                                         r  SD/signal_controller/byte_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.839     0.267    SD/signal_controller/clk_out
    SLICE_X64Y99         FDRE                                         r  SD/signal_controller/byte_counter_reg[2]/C
                         clock pessimism              0.468     0.735    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092     0.827    SD/signal_controller/byte_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SD/signal_controller/cmd_out_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.262ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.563     0.459    SD/signal_controller/clk_out
    SLICE_X61Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDSE (Prop_fdse_C_Q)         0.141     0.600 r  SD/signal_controller/cmd_out_reg[25]/Q
                         net (fo=1, routed)           0.139     0.740    SD/signal_controller/cmd_out[25]
    SLICE_X61Y101        LUT6 (Prop_lut6_I0_O)        0.045     0.785 r  SD/signal_controller/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.785    SD/signal_controller/cmd_out[26]_i_1_n_8
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.833     0.262    SD/signal_controller/clk_out
    SLICE_X61Y101        FDSE                                         r  SD/signal_controller/cmd_out_reg[26]/C
                         clock pessimism              0.213     0.475    
    SLICE_X61Y101        FDSE (Hold_fdse_C_D)         0.092     0.567    SD/signal_controller/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SD/signal_controller/cmd_out_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.264ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X63Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDSE (Prop_fdse_C_Q)         0.128     0.589 r  SD/signal_controller/cmd_out_reg[13]/Q
                         net (fo=1, routed)           0.086     0.675    SD/signal_controller/cmd_out[13]
    SLICE_X63Y102        LUT4 (Prop_lut4_I3_O)        0.098     0.773 r  SD/signal_controller/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.773    SD/signal_controller/cmd_out[14]_i_1_n_8
    SLICE_X63Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.835     0.264    SD/signal_controller/clk_out
    SLICE_X63Y102        FDSE                                         r  SD/signal_controller/cmd_out_reg[14]/C
                         clock pessimism              0.197     0.461    
    SLICE_X63Y102        FDSE (Hold_fdse_C_D)         0.092     0.553    SD/signal_controller/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SD/signal_controller/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SD/signal_controller/byte_counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_25MHZ rise@0.000ns - clk_out_clk_wiz_25MHZ rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.522%)  route 0.385ns (62.478%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.267ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        1.751     1.751    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.624 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.129    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.103 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.565     0.461    SD/signal_controller/clk_out
    SLICE_X64Y102        FDCE                                         r  SD/signal_controller/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y102        FDCE (Prop_fdce_C_Q)         0.141     0.602 r  SD/signal_controller/state_reg[4]/Q
                         net (fo=44, routed)          0.133     0.736    SD/signal_controller/Q[1]
    SLICE_X65Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.781 r  SD/signal_controller/byte_counter[8]_i_5/O
                         net (fo=6, routed)           0.251     1.032    SD/signal_controller/byte_counter[8]_i_5_n_8
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.077 r  SD/signal_controller/byte_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.077    SD/signal_controller/byte_counter[7]_i_1_n_8
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        2.021     2.021    wiz25mhz/inst/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -1.140 r  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.600    wiz25mhz/inst/clk_out_clk_wiz_25MHZ
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.571 r  wiz25mhz/inst/clkout1_buf/O
                         net (fo=141, routed)         0.839     0.267    SD/signal_controller/clk_out
    SLICE_X66Y99         FDSE                                         r  SD/signal_controller/byte_counter_reg[7]/C
                         clock pessimism              0.468     0.735    
    SLICE_X66Y99         FDSE (Hold_fdse_C_D)         0.121     0.856    SD/signal_controller/byte_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wiz25mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    wiz25mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y101    SD/signal_controller/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y101    SD/signal_controller/bit_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    SD/signal_controller/bit_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y102    SD/signal_controller/bit_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_25MHZ
  To Clock:  clkfbout_clk_wiz_25MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_25MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wiz25mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y14   wiz25mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  wiz25mhz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out_clk_wiz_200MHZ

Setup :            0  Failing Endpoints,  Worst Slack       13.934ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.934ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_clk_wiz_200MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.971ns  (logic 0.456ns (7.636%)  route 5.515ns (92.364%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDPE                         0.000     0.000 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X83Y89         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=179, routed)         5.515     5.971    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/SR[0]
    SLICE_X29Y132        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y132        FDRE (Setup_fdre_C_D)       -0.095    19.905    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                 13.934    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.197%)  route 0.804ns (63.803%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDPE                         0.000     0.000 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X83Y89         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=179, routed)         0.804     1.260    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                  3.740    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out_clk_wiz_200MHZ
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       18.138ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.138ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.777ns  (logic 0.456ns (25.667%)  route 1.321ns (74.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.321     1.815    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X29Y110        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                 18.138    

Slack (MET) :             18.287ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.628ns  (logic 0.456ns (28.017%)  route 1.172ns (71.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.172     1.666    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X28Y112        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X28Y112        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                 18.287    

Slack (MET) :             18.307ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.369%)  route 1.151ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.151     1.646    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X28Y114        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X28Y114        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 18.307    

Slack (MET) :             18.313ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.733%)  route 1.114ns (68.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y129        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y129        FDRE (Prop_fdre_C_Q)         0.518     0.557 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.114     1.671    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X30Y114        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X30Y114        FDRE (Setup_fdre_C_D)       -0.016    19.984    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 18.313    

Slack (MET) :             18.379ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.566ns  (logic 0.456ns (29.121%)  route 1.110ns (70.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.110     1.605    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X30Y112        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X30Y112        FDRE (Setup_fdre_C_D)       -0.016    19.984    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.605    
  -------------------------------------------------------------------
                         slack                                 18.379    

Slack (MET) :             18.402ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.512ns  (logic 0.456ns (30.158%)  route 1.056ns (69.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.056     1.551    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X29Y117        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X29Y117        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.551    
  -------------------------------------------------------------------
                         slack                                 18.402    

Slack (MET) :             18.519ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.395ns  (logic 0.456ns (32.678%)  route 0.939ns (67.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.939     1.434    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X28Y116        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X28Y116        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.434    
  -------------------------------------------------------------------
                         slack                                 18.519    

Slack (MET) :             18.520ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.395ns  (logic 0.456ns (32.697%)  route 0.939ns (67.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.612     0.039    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y128        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y128        FDRE (Prop_fdre_C_Q)         0.456     0.495 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.939     1.433    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X29Y115        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X29Y115        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                 18.520    

Slack (MET) :             18.625ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.434%)  route 0.831ns (64.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.614     0.041    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y119        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     0.497 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.831     1.328    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y114        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X31Y114        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                 18.625    

Slack (MET) :             18.629ns  (required time - arrival time)
  Source:                 DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_200MHZ  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.531%)  route 0.827ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_200MHZ rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=1791, routed)        3.702     3.702    wiz200mhz/inst/clk_in
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -3.682 r  wiz200mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.669    wiz200mhz/inst/clk_out_clk_wiz_200MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -1.573 r  wiz200mhz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.614     0.041    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y119        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     0.497 r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.827     1.324    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X28Y110        FDRE                                         r  DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X28Y110        FDRE (Setup_fdre_C_D)       -0.047    19.953    DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 18.629    





